Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 14:57:06 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.471        0.000                      0                 1504        0.035        0.000                      0                 1504       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.471        0.000                      0                 1500        0.035        0.000                      0                 1500       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.802        0.000                      0                    4        0.845        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.775ns  (logic 60.449ns (57.694%)  route 44.326ns (42.306%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.032   106.610    sm/M_alum_out[0]
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.734 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.708   107.443    display/M_sm_bra[0]
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.124   107.567 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.449   109.016    sm/override_address
    SLICE_X48Y6          LUT4 (Prop_lut4_I2_O)        0.120   109.136 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.786   109.921    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -109.922    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.788ns  (logic 60.453ns (57.691%)  route 44.335ns (42.309%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.032   106.610    sm/M_alum_out[0]
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.734 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.708   107.443    display/M_sm_bra[0]
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.124   107.567 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.449   109.016    sm/override_address
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.124   109.140 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.795   109.935    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -109.935    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.989ns  (logic 60.453ns (58.134%)  route 43.536ns (41.866%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.605   106.184    sm/M_alum_out[0]
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.308 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.567   106.875    sm/D_states_q[2]_i_12_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.124   106.999 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.790   107.789    sm/D_states_q[2]_i_4_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.124   107.913 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           1.221   109.135    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X35Y10         FDRE (Setup_fdre_C_D)       -0.105   116.117    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -109.135    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.781ns  (logic 60.670ns (58.460%)  route 43.111ns (41.540%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.841   106.419    sm/M_alum_out[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I4_O)        0.117   106.536 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.290   106.826    sm/D_states_q[4]_i_15_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.348   107.174 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.340   107.514    sm/D_states_q[4]_i_6_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124   107.638 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           1.289   108.927    sm/D_states_d__0[4]
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X35Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.299   116.257    
                         clock uncertainty           -0.035   116.222    
    SLICE_X35Y10         FDSE (Setup_fdse_C_D)       -0.105   116.117    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -108.927    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.673ns  (logic 60.453ns (58.311%)  route 43.220ns (41.689%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.801   106.380    sm/M_alum_out[0]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.504 r  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.572   107.075    sm/D_states_q[1]_i_11_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124   107.199 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.665   107.864    sm/D_states_q[1]_i_3_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124   107.988 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.831   108.820    sm/D_states_d__0[1]
    SLICE_X34Y11         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.441   115.957    sm/clk
    SLICE_X34Y11         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)       -0.031   116.165    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.165    
                         arrival time                        -108.820    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.109ns  (logic 60.453ns (58.630%)  route 42.656ns (41.370%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.880   106.459    sm/M_alum_out[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.124   106.583 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.433   107.016    sm/D_states_q[0]_i_15_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.124   107.140 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.456   107.596    sm/D_states_q[0]_i_6_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124   107.720 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.535   108.255    sm/D_states_d__0[0]
    SLICE_X33Y12         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.441   115.957    sm/clk
    SLICE_X33Y12         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X33Y12         FDSE (Setup_fdse_C_D)       -0.067   116.114    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.114    
                         arrival time                        -108.255    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.138ns  (logic 60.329ns (58.494%)  route 42.809ns (41.507%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=25 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.185   106.763    sm/M_alum_out[0]
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.124   106.887 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.452   107.340    sm/D_states_q[7]_i_10_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124   107.464 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.821   108.284    sm/D_states_d__0[6]
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.277   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.031   116.169    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.169    
                         arrival time                        -108.284    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.971ns  (logic 60.190ns (58.453%)  route 42.781ns (41.547%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.465   105.099    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124   105.223 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.499   105.723    sm/D_states_q[3]_i_32_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124   105.847 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.594   106.441    sm/D_states_q[3]_i_26_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124   106.565 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.854   107.419    sm/D_states_q[3]_i_7_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.124   107.543 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.451   107.993    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.124   108.117 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.117    sm/D_states_d__0[3]
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.434   115.950    sm/clk
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X33Y20         FDSE (Setup_fdse_C_D)        0.029   116.203    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -108.118    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.864ns  (logic 60.329ns (58.649%)  route 42.535ns (41.351%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=25 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.185   106.763    sm/M_alum_out[0]
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.124   106.887 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.462   107.350    sm/D_states_q[7]_i_10_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124   107.474 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.537   108.010    sm/D_states_d__0[7]
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.441   115.957    sm/clk
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X34Y11         FDSE (Setup_fdse_C_D)       -0.045   116.151    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.151    
                         arrival time                        -108.010    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.616ns  (logic 60.453ns (58.912%)  route 42.163ns (41.088%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         2.328     7.930    sm/D_states_q[5]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.150     8.080 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.797     8.877    sm/ram_reg_i_159_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.328     9.205 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.643     9.848    sm/ram_reg_i_130_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.972 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.341    11.313    L_reg/M_sm_ra1[0]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.813    12.250    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.150    12.400 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.917    13.317    sm/M_alum_a[31]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.326    13.643 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.643    alum/S[0]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.175 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    14.175    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.289    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.412    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.526    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.640    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.754    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.868 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.868    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.982    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.253 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.084    16.338    alum/temp_out0[31]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.182 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.299    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.425    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.542 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.542    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.659 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.659    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.776 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.776    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.893 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.893    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.010 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.903    19.069    alum/temp_out0[30]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.332    19.401 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.401    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.951 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.951    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.065 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.065    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.179 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.009    20.188    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.302 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.302    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.416 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.416    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.530 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.530    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.644 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.644    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.758 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.758    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.915 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.179    22.094    alum/temp_out0[29]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.423 r  alum/D_registers_q[7][28]_i_83/O
                         net (fo=1, routed)           0.000    22.423    alum/D_registers_q[7][28]_i_83_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.803 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.803    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.920 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.920    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.037 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.037    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.154 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.009    23.163    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.280 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.280    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.397 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.397    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.514 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.514    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.631 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.788 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    24.901    alum/temp_out0[28]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    25.704 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.704    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.821 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.938 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.938    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.055 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.055    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.172 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.181    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.298 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.298    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.415 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.415    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.532 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.532    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.689 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.084    27.774    alum/temp_out0[27]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.904    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.018 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.132 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.141    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.255 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.255    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.369 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.369    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.526 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.013    30.539    alum/temp_out0[26]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.324 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.324    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.438 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.438    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.552 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.552    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    31.675    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.789 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.789    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.903 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.903    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.017 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.017    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.131 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.131    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.288 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.980    33.268    alum/temp_out0[25]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    33.597 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.597    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.147 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.147    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.261 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.261    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.375 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.489 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    34.498    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.612 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.612    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.726 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.840 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.840    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.954 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.954    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.041    36.151    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    36.480 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.480    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.030 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.030    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.144    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.258    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.372    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.486    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    37.609    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.723 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.723    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.837 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.837    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.994 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.054    39.048    alum/temp_out0[23]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.378    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.495 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.495    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.612 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.612    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.729 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.956    41.851    alum/temp_out0[22]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    42.183 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.183    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.733 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.189 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.189    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.303 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.303    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.417 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.417    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.531 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.540    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.697 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    44.684    alum/temp_out0[21]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    45.013 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.013    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.663 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.663    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.780    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.897    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.014    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.131 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.248 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.248    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.365 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.365    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.522 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.976    47.498    alum/temp_out0[20]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    47.830 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.830    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.380 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.494 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.494    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.608 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.608    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.722 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.722    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.836 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.836    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.950 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.950    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.064 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.064    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.178 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.178    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.335 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.027    50.362    alum/temp_out0[19]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.691 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    50.691    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.241 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.241    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.355    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.469 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.469    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.583 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.583    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.697 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.697    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.811 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.811    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.925 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.925    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.082 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    53.222    alum/temp_out0[18]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.007 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.007    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.121 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.121    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.235 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.235    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.349 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.349    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.463 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.463    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.577 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.691 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.691    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.805 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.805    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.962 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.200    56.162    alum/temp_out0[17]
    SLICE_X58Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.947 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.947    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.061 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.061    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.175 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.175    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.289 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.289    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.403 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.403    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.517    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.631    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.902 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.046    58.947    alum/temp_out0[16]
    SLICE_X56Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.276 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.276    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.809    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.926 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.926    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.043 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.043    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.160 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.160    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.277 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.277    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.394 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.511 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.511    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.628 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.628    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.785 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.972    61.757    alum/temp_out0[15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.332    62.089 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.622 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.622    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.739 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.739    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.856 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.856    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.973 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.973    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.090 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.090    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.207 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.207    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.441 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.441    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.598 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.979    64.577    alum/temp_out0[14]
    SLICE_X53Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.365 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.365    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.479 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.479    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.593 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.593    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.707 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.707    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.821 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.821    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.935 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.935    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.049 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.049    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.163 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.163    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.320 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.937    67.257    alum/temp_out0[13]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    67.586 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.586    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.119 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.119    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.353 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.353    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.470 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.470    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.587 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.587    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.704 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.704    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.821 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.821    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.938 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.938    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.095 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    70.025    alum/temp_out0[12]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.357 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.357    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.890 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.890    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.007 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.007    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.124 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.124    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.358 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.358    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.475 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.475    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.592 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.592    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.709 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.866 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.235    73.101    alum/temp_out0[11]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.433 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.433    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.966 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.966    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.083 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.083    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.200 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.200    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.317 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.317    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.434 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.434    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.551 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.551    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.668 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.668    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.785 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.785    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.942 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.892    75.834    alum/temp_out0[10]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.332    76.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.024    78.695    alum/temp_out0[9]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.024 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.024    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.574 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.574    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.688 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.802 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.802    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.916 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.916    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.030 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.030    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.144 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.144    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.258 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.258    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.372 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.372    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.529 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.983    81.513    alum/temp_out0[8]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    81.842 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.842    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.392 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.392    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.506    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.620    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.734    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.848    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.962 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.962    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.076 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.076    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.190 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.190    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.347 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.056    84.403    alum/temp_out0[7]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.732 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.732    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.282 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.282    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.396 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.396    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.510 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.510    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.624 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.624    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.738 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.738    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.852 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.852    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.966 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.966    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.080 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.080    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.237 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.937    87.174    alum/temp_out0[6]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.503 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.503    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.053 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.167 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.167    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.281 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.281    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.395 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.395    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.509 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.509    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.623 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.623    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.737 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.737    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.851 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.851    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.008 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.232    90.240    alum/temp_out0[5]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    90.569 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.569    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.119 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.119    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.233 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.233    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.347 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.347    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.461 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.461    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.575 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.575    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.689 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.689    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.803 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.803    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.917 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.917    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.074 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.031    93.105    alum/temp_out0[4]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.434 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.434    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.984 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.984    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.098 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.098    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.212 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.212    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.326 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.326    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.440 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.440    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.554 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.554    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.668 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.668    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.782 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.782    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.939 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.103    96.042    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.371 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    96.371    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.903 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.903    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.017 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.017    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.131 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.131    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.245 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.245    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.359 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.359    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.473 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.473    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.587 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.587    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.744 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.222    98.966    alum/temp_out0[2]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    99.295 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.295    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.845 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.845    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.959 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.959    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.073 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.073    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.187 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.187    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.301 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.301    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.415 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.415    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.529 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.529    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.643 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.643    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.800 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.027   101.827    alum/temp_out0[1]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329   102.156 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.156    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.689 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.689    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.806 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.806    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.923 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.923    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.040 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.040    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.157 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.157    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.274 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.274    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.391 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.391    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.508 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.508    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.665 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.638   104.302    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.332   104.634 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.634    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X45Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   104.846 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.280    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.299   105.579 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.995   106.574    sm/M_alum_out[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.124   106.698 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.502   107.200    sm/D_states_q[2]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124   107.324 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.315   107.639    sm/D_states_q[2]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124   107.763 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.763    sm/D_states_d__0[2]
    SLICE_X34Y20         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.433   115.949    sm/clk
    SLICE_X34Y20         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.077   116.265    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.265    
                         arrival time                        -107.763    
  -------------------------------------------------------------------
                         slack                                  8.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.561     1.505    sr2/clk
    SLICE_X31Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.561     1.505    sr2/clk
    SLICE_X31Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.561     1.505    sr2/clk
    SLICE_X31Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.561     1.505    sr2/clk
    SLICE_X31Y10         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.863    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X31Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X31Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X31Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X31Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X32Y14         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.917    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.559     1.503    sr3/clk
    SLICE_X32Y14         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.273     1.917    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.518    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y47   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y46   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y6    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y8    L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y12   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.802ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.934ns (24.005%)  route 2.957ns (75.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         1.016     6.619    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.150     6.769 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.121     7.890    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.328     8.218 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.819     9.037    fifo_reset_cond/AS[0]
    SLICE_X35Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443   115.959    fifo_reset_cond/clk
    SLICE_X35Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X35Y7          FDPE (Recov_fdpe_C_PRE)     -0.359   115.839    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                106.802    

Slack (MET) :             106.802ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.934ns (24.005%)  route 2.957ns (75.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         1.016     6.619    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.150     6.769 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.121     7.890    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.328     8.218 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.819     9.037    fifo_reset_cond/AS[0]
    SLICE_X35Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443   115.959    fifo_reset_cond/clk
    SLICE_X35Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X35Y7          FDPE (Recov_fdpe_C_PRE)     -0.359   115.839    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                106.802    

Slack (MET) :             107.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.934ns (25.518%)  route 2.726ns (74.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         1.016     6.619    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.150     6.769 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.121     7.890    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.328     8.218 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.589     8.807    fifo_reset_cond/AS[0]
    SLICE_X35Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    fifo_reset_cond/clk
    SLICE_X35Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X35Y9          FDPE (Recov_fdpe_C_PRE)     -0.359   115.838    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                107.031    

Slack (MET) :             107.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.934ns (25.518%)  route 2.726ns (74.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.562     5.146    sm/clk
    SLICE_X35Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         1.016     6.619    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.150     6.769 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.121     7.890    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.328     8.218 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.589     8.807    fifo_reset_cond/AS[0]
    SLICE_X35Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.442   115.958    fifo_reset_cond/clk
    SLICE_X35Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X35Y9          FDPE (Recov_fdpe_C_PRE)     -0.359   115.838    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                107.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.234%)  route 0.558ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.367     2.035    sm/D_states_q[7]
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     2.080 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.192     2.271    fifo_reset_cond/AS[0]
    SLICE_X35Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    fifo_reset_cond/clk
    SLICE_X35Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X35Y9          FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.234%)  route 0.558ns (72.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.367     2.035    sm/D_states_q[7]
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     2.080 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.192     2.271    fifo_reset_cond/AS[0]
    SLICE_X35Y9          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    fifo_reset_cond/clk
    SLICE_X35Y9          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X35Y9          FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.367     2.035    sm/D_states_q[7]
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     2.080 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.272     2.352    fifo_reset_cond/AS[0]
    SLICE_X35Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    fifo_reset_cond/clk
    SLICE_X35Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X35Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.646%)  route 0.639ns (75.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.560     1.504    sm/clk
    SLICE_X34Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.367     2.035    sm/D_states_q[7]
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     2.080 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.272     2.352    fifo_reset_cond/AS[0]
    SLICE_X35Y7          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.830     2.020    fifo_reset_cond/clk
    SLICE_X35Y7          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X35Y7          FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.926    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.132ns  (logic 12.117ns (32.633%)  route 25.014ns (67.367%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.392     7.070    L_reg/M_sm_pbc[12]
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.222 r  L_reg/L_7f9d930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.999     8.221    L_reg/L_7f9d930d_remainder0_carry_i_23__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.553 f  L_reg/L_7f9d930d_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.041     9.593    L_reg/L_7f9d930d_remainder0_carry_i_18__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.146     9.739 f  L_reg/L_7f9d930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.834    10.573    L_reg/L_7f9d930d_remainder0_carry_i_20__0_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.354    10.927 r  L_reg/L_7f9d930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.754    L_reg/L_7f9d930d_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.082 r  L_reg/L_7f9d930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.082    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.024    13.990    L_reg/L_7f9d930d_remainder0_1[5]
    SLICE_X52Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.293 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.913    15.206    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.330 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.959    16.289    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.152    16.441 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.858    17.299    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.651 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.956    18.607    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.935 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.815    19.751    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.875 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.599    20.474    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.598 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.598    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.978 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.978    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.301 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.132    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.438 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.863    23.301    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.425 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.435    24.860    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.150    25.010 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.681    25.691    L_reg/i__carry_i_13__1_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.360    26.051 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.821    26.872    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.332    27.204 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.799    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.149    27.948 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.810    28.758    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.090 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.090    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.623 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.623    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.740 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.740    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.063 f  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    30.774    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.306    31.080 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    31.957    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.081 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.189    33.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.394 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.444    33.837    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.961 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.189    35.150    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.154    35.304 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.351    38.656    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.353 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.353    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.964ns  (logic 11.789ns (31.892%)  route 25.176ns (68.108%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.100     7.776    L_reg/M_sm_timer[13]
    SLICE_X44Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.926 f  L_reg/L_7f9d930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.841     8.767    L_reg/L_7f9d930d_remainder0_carry_i_23__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.099 f  L_reg/L_7f9d930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.605     9.703    L_reg/L_7f9d930d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.150     9.853 f  L_reg/L_7f9d930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.522    L_reg/L_7f9d930d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.882 r  L_reg/L_7f9d930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.999    11.881    L_reg/L_7f9d930d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_7f9d930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.207    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.055 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.827    13.882    L_reg/L_7f9d930d_remainder0_3[7]
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.307    14.189 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.995    15.184    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.308 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.950    16.258    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.382 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.823    17.205    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.150    17.355 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.974    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.683 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.960    19.643    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.969 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.440    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.947 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.947    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.061 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.061    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.374 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.336    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.642 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.075    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.199 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.738    23.937    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.061 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    24.923    L_reg/i__carry_i_13__3_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.047 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.565    25.612    L_reg/i__carry_i_24__3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124    25.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.740    26.476    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.629 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.507    27.137    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.464 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.464    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.997 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.997    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.114 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.114    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.231 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.231    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.450 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.451    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.746 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.159    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.283 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    31.123    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.247 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    32.196    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.320 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.825    33.145    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.152    33.297 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.127    38.424    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.185 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.185    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.950ns  (logic 11.785ns (31.894%)  route 25.165ns (68.106%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.100     7.776    L_reg/M_sm_timer[13]
    SLICE_X44Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.926 f  L_reg/L_7f9d930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.841     8.767    L_reg/L_7f9d930d_remainder0_carry_i_23__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.099 f  L_reg/L_7f9d930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.605     9.703    L_reg/L_7f9d930d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.150     9.853 f  L_reg/L_7f9d930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.522    L_reg/L_7f9d930d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.882 r  L_reg/L_7f9d930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.999    11.881    L_reg/L_7f9d930d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_7f9d930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.207    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.055 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.827    13.882    L_reg/L_7f9d930d_remainder0_3[7]
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.307    14.189 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.995    15.184    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.308 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.950    16.258    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.382 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.823    17.205    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.150    17.355 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.974    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.683 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.960    19.643    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.969 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.440    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.947 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.947    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.061 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.061    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.374 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.336    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.642 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.075    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.199 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.738    23.937    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.061 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    24.923    L_reg/i__carry_i_13__3_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.047 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.565    25.612    L_reg/i__carry_i_24__3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124    25.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.740    26.476    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.629 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.507    27.137    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.464 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.464    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.997 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.997    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.114 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.114    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.231 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.231    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.450 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.451    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.746 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.159    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.283 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    31.123    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.247 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    32.196    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.320 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    33.144    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.152    33.296 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.117    38.414    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.170 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.170    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.941ns  (logic 11.900ns (32.213%)  route 25.042ns (67.787%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.392     7.070    L_reg/M_sm_pbc[12]
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.222 r  L_reg/L_7f9d930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.999     8.221    L_reg/L_7f9d930d_remainder0_carry_i_23__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.553 f  L_reg/L_7f9d930d_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.041     9.593    L_reg/L_7f9d930d_remainder0_carry_i_18__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.146     9.739 f  L_reg/L_7f9d930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.834    10.573    L_reg/L_7f9d930d_remainder0_carry_i_20__0_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.354    10.927 r  L_reg/L_7f9d930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.754    L_reg/L_7f9d930d_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.082 r  L_reg/L_7f9d930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.082    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.024    13.990    L_reg/L_7f9d930d_remainder0_1[5]
    SLICE_X52Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.293 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.913    15.206    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.330 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.959    16.289    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.152    16.441 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.858    17.299    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.651 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.956    18.607    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.935 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.815    19.751    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.875 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.599    20.474    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.598 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.598    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.978 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.978    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.301 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.132    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.438 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.863    23.301    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.425 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.435    24.860    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.150    25.010 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.681    25.691    L_reg/i__carry_i_13__1_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.360    26.051 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.821    26.872    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.332    27.204 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.799    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.149    27.948 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.810    28.758    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.090 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.090    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.623 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.623    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.740 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.740    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.063 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    30.774    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.306    31.080 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    31.957    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.081 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.189    33.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.394 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.433    33.826    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.950 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.240    35.190    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y8          LUT3 (Prop_lut3_I1_O)        0.124    35.314 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.339    38.653    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.163 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.163    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.906ns  (logic 11.556ns (31.311%)  route 25.350ns (68.689%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.100     7.776    L_reg/M_sm_timer[13]
    SLICE_X44Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.926 f  L_reg/L_7f9d930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.841     8.767    L_reg/L_7f9d930d_remainder0_carry_i_23__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.099 f  L_reg/L_7f9d930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.605     9.703    L_reg/L_7f9d930d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.150     9.853 f  L_reg/L_7f9d930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.522    L_reg/L_7f9d930d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.882 r  L_reg/L_7f9d930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.999    11.881    L_reg/L_7f9d930d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_7f9d930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.207    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.055 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.827    13.882    L_reg/L_7f9d930d_remainder0_3[7]
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.307    14.189 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.995    15.184    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.308 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.950    16.258    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.382 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.823    17.205    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.150    17.355 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.974    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.683 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.960    19.643    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.969 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.440    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.947 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.947    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.061 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.061    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.374 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.336    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.642 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.075    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.199 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.738    23.937    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.061 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    24.923    L_reg/i__carry_i_13__3_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.047 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.565    25.612    L_reg/i__carry_i_24__3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124    25.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.740    26.476    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.629 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.507    27.137    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.464 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.464    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.997 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.997    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.114 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.114    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.231 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.231    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.450 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.451    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.746 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.159    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.283 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    31.123    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.247 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    32.196    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.320 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.825    33.145    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I2_O)        0.124    33.269 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.302    38.571    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.126 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.126    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.764ns  (logic 12.172ns (33.107%)  route 24.593ns (66.893%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.392     7.070    L_reg/M_sm_pbc[12]
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.222 r  L_reg/L_7f9d930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.999     8.221    L_reg/L_7f9d930d_remainder0_carry_i_23__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.553 f  L_reg/L_7f9d930d_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.041     9.593    L_reg/L_7f9d930d_remainder0_carry_i_18__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.146     9.739 f  L_reg/L_7f9d930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.834    10.573    L_reg/L_7f9d930d_remainder0_carry_i_20__0_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.354    10.927 r  L_reg/L_7f9d930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.754    L_reg/L_7f9d930d_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.082 r  L_reg/L_7f9d930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.082    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.024    13.990    L_reg/L_7f9d930d_remainder0_1[5]
    SLICE_X52Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.293 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.913    15.206    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.330 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.959    16.289    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.152    16.441 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.858    17.299    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.651 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.956    18.607    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.935 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.815    19.751    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.875 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.599    20.474    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.598 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.598    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.978 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.978    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.301 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.132    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.438 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.863    23.301    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.425 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.435    24.860    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.150    25.010 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.681    25.691    L_reg/i__carry_i_13__1_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.360    26.051 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.821    26.872    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.332    27.204 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.799    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.149    27.948 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.810    28.758    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.090 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.090    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.623 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.623    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.740 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.740    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.063 f  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    30.774    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.306    31.080 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    31.957    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.081 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.189    33.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.394 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.444    33.837    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.961 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.178    35.139    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.152    35.291 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.941    38.232    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.985 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.985    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.727ns  (logic 11.904ns (32.412%)  route 24.823ns (67.588%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.392     7.070    L_reg/M_sm_pbc[12]
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.222 r  L_reg/L_7f9d930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.999     8.221    L_reg/L_7f9d930d_remainder0_carry_i_23__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.553 f  L_reg/L_7f9d930d_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.041     9.593    L_reg/L_7f9d930d_remainder0_carry_i_18__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.146     9.739 f  L_reg/L_7f9d930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.834    10.573    L_reg/L_7f9d930d_remainder0_carry_i_20__0_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.354    10.927 r  L_reg/L_7f9d930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.754    L_reg/L_7f9d930d_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.082 r  L_reg/L_7f9d930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.082    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.024    13.990    L_reg/L_7f9d930d_remainder0_1[5]
    SLICE_X52Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.293 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.913    15.206    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.330 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.959    16.289    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.152    16.441 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.858    17.299    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.651 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.956    18.607    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.935 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.815    19.751    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.875 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.599    20.474    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.598 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.598    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.978 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.978    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.301 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.132    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.438 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.863    23.301    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.425 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.435    24.860    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.150    25.010 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.681    25.691    L_reg/i__carry_i_13__1_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.360    26.051 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.821    26.872    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.332    27.204 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.799    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.149    27.948 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.810    28.758    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.090 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.090    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.623 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.623    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.740 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.740    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.063 f  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    30.774    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.306    31.080 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    31.957    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.081 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.189    33.270    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.394 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.444    33.837    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.961 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.178    35.139    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I0_O)        0.124    35.263 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.171    38.435    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.949 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.949    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.697ns  (logic 11.551ns (31.476%)  route 25.146ns (68.524%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.100     7.776    L_reg/M_sm_timer[13]
    SLICE_X44Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.926 f  L_reg/L_7f9d930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.841     8.767    L_reg/L_7f9d930d_remainder0_carry_i_23__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.099 f  L_reg/L_7f9d930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.605     9.703    L_reg/L_7f9d930d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.150     9.853 f  L_reg/L_7f9d930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.522    L_reg/L_7f9d930d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.882 r  L_reg/L_7f9d930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.999    11.881    L_reg/L_7f9d930d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_7f9d930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.207    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.055 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.827    13.882    L_reg/L_7f9d930d_remainder0_3[7]
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.307    14.189 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.995    15.184    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.308 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.950    16.258    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.382 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.823    17.205    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.150    17.355 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.974    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.683 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.960    19.643    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.969 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.440    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.947 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.947    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.061 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.061    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.374 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.336    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.642 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.075    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.199 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.738    23.937    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.061 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    24.923    L_reg/i__carry_i_13__3_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.047 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.565    25.612    L_reg/i__carry_i_24__3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124    25.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.740    26.476    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.629 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.507    27.137    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.464 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.464    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.997 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.997    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.114 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.114    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.231 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.231    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.450 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.451    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.746 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.159    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.283 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    31.123    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.247 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    32.196    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.320 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.825    33.145    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.124    33.269 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           5.097    38.366    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.917 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.917    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.680ns  (logic 11.544ns (31.472%)  route 25.136ns (68.528%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.100     7.776    L_reg/M_sm_timer[13]
    SLICE_X44Y4          LUT2 (Prop_lut2_I1_O)        0.150     7.926 f  L_reg/L_7f9d930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.841     8.767    L_reg/L_7f9d930d_remainder0_carry_i_23__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.332     9.099 f  L_reg/L_7f9d930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.605     9.703    L_reg/L_7f9d930d_remainder0_carry_i_12__1_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.150     9.853 f  L_reg/L_7f9d930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.522    L_reg/L_7f9d930d_remainder0_carry_i_20__1_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.882 r  L_reg/L_7f9d930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.999    11.881    L_reg/L_7f9d930d_remainder0_carry_i_10__1_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.207 r  L_reg/L_7f9d930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.207    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.740 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.055 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.827    13.882    L_reg/L_7f9d930d_remainder0_3[7]
    SLICE_X40Y4          LUT5 (Prop_lut5_I2_O)        0.307    14.189 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.995    15.184    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.308 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.950    16.258    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    16.382 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.823    17.205    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.150    17.355 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.974    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.683 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.960    19.643    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.969 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.440    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.947 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.947    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.061 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.061    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.374 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.336    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.642 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.075    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.199 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.738    23.937    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.061 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.862    24.923    L_reg/i__carry_i_13__3_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.047 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.565    25.612    L_reg/i__carry_i_24__3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I4_O)        0.124    25.736 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.740    26.476    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.629 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.507    27.137    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y0          LUT5 (Prop_lut5_I0_O)        0.327    27.464 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.464    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.997 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.997    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.114 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.114    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.231 r  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.231    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.450 f  timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    29.451    timerseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.295    29.746 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    30.159    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.283 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.841    31.123    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.247 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    32.196    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.320 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.824    33.144    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y1          LUT4 (Prop_lut4_I0_O)        0.124    33.268 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.088    38.356    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.900 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.900    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.574ns  (logic 12.127ns (33.156%)  route 24.448ns (66.844%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.392     7.070    L_reg/M_sm_pbc[12]
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.152     7.222 r  L_reg/L_7f9d930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.999     8.221    L_reg/L_7f9d930d_remainder0_carry_i_23__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.332     8.553 f  L_reg/L_7f9d930d_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.041     9.593    L_reg/L_7f9d930d_remainder0_carry_i_18__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I1_O)        0.146     9.739 f  L_reg/L_7f9d930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.834    10.573    L_reg/L_7f9d930d_remainder0_carry_i_20__0_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.354    10.927 r  L_reg/L_7f9d930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.754    L_reg/L_7f9d930d_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.082 r  L_reg/L_7f9d930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.082    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.632 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.632    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.966 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.024    13.990    L_reg/L_7f9d930d_remainder0_1[5]
    SLICE_X52Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.293 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.913    15.206    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.330 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.959    16.289    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.152    16.441 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.858    17.299    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.651 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.956    18.607    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.935 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.815    19.751    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.124    19.875 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.599    20.474    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.598 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.598    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.978 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.978    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.301 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    22.132    L_reg/L_7f9d930d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.438 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.863    23.301    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.425 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.435    24.860    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y2          LUT2 (Prop_lut2_I0_O)        0.150    25.010 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.681    25.691    L_reg/i__carry_i_13__1_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.360    26.051 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.821    26.872    L_reg/i__carry_i_18__1_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.332    27.204 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.595    27.799    L_reg/i__carry_i_13__1_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.149    27.948 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.810    28.758    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.090 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.090    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.623 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.623    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.740 r  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.740    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.063 f  bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    30.774    bseg_driver/decimal_renderer/L_7f9d930d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.306    31.080 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.877    31.957    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.081 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.937    33.018    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.124    33.142 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.495    33.637    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.761 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.195    34.956    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152    35.108 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.979    38.087    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.796 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.796    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.401ns (80.060%)  route 0.349ns (19.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X65Y51         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.349     2.015    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.288 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.288    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.350ns (76.452%)  route 0.416ns (23.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X61Y46         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.416     2.094    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.303 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.303    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.386ns (78.236%)  route 0.385ns (21.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X65Y51         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.385     2.064    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.309 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.309    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.372ns (74.116%)  route 0.479ns (25.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=7, routed)           0.479     2.158    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.389 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.389    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.383ns (74.666%)  route 0.469ns (25.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.469     2.148    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.390 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.390    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.383ns (72.069%)  route 0.536ns (27.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.540    display/clk
    SLICE_X63Y48         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.536     2.217    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.459 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.459    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.409ns (72.340%)  route 0.539ns (27.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X62Y51         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.539     2.204    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.485 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.485    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.396ns (71.307%)  route 0.562ns (28.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.540    display/clk
    SLICE_X64Y48         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.562     2.265    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.497 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.497    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.432ns (58.939%)  route 0.998ns (41.061%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.277     1.980    aseg_driver/ctr/S[1]
    SLICE_X65Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.025 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.721     2.745    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.968 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.968    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.454ns (57.603%)  route 1.070ns (42.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.510    bseg_driver/ctr/clk
    SLICE_X54Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.223     1.896    bseg_driver/ctr/S[0]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.789    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.034 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.034    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.643ns (31.450%)  route 3.581ns (68.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.197     3.716    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.840 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.384     5.224    reset_cond/M_reset_cond_in
    SLICE_X46Y21         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.436     4.841    reset_cond/clk
    SLICE_X46Y21         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.643ns (33.602%)  route 3.246ns (66.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.197     3.716    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.840 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.049     4.889    reset_cond/M_reset_cond_in
    SLICE_X40Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447     4.852    reset_cond/clk
    SLICE_X40Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.643ns (33.602%)  route 3.246ns (66.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.197     3.716    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.840 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.049     4.889    reset_cond/M_reset_cond_in
    SLICE_X40Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447     4.852    reset_cond/clk
    SLICE_X40Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 1.643ns (35.029%)  route 3.047ns (64.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.197     3.716    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.840 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.850     4.690    reset_cond/M_reset_cond_in
    SLICE_X40Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.443     4.848    reset_cond/clk
    SLICE_X40Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.630ns (38.990%)  route 2.551ns (61.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.551     4.057    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.181 r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.181    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y27         FDRE                                         r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.433     4.838    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/clk
    SLICE_X42Y27         FDRE                                         r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.641ns (39.476%)  route 2.517ns (60.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.034    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.158 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.158    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444     4.849    cond_butt_next_play/sync/clk
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.653ns (39.850%)  route 2.495ns (60.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.495     4.024    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.148 r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.148    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.434     4.839    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/clk
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.474ns (35.629%)  route 2.663ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.136    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.429     4.833    butt_cond/sync/clk
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.077ns  (logic 1.624ns (39.838%)  route 2.453ns (60.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.453     3.953    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.077 r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.077    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X39Y23         FDRE                                         r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.430     4.835    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/clk
    SLICE_X39Y23         FDRE                                         r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 1.640ns (41.144%)  route 2.346ns (58.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.346     3.862    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.986 r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.986    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.434     4.839    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.327ns (25.845%)  route 0.938ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.938     1.220    forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.265 r  forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.265    forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y21         FDRE                                         r  forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.820     2.010    forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/clk
    SLICE_X36Y21         FDRE                                         r  forLoop_idx_0_875045728[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.347ns (26.583%)  route 0.957ns (73.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.957     1.259    forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.304 r  forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.304    forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     2.007    forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/clk
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1046014911[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.329ns (24.237%)  route 1.027ns (75.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.311    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.356    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/clk
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_875045728[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.313ns (22.841%)  route 1.057ns (77.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.057     1.325    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.370 r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.370    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X39Y23         FDRE                                         r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.817     2.007    forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/clk
    SLICE_X39Y23         FDRE                                         r  forLoop_idx_0_1046014911[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.341ns (23.815%)  route 1.092ns (76.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.092     1.389    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.434 r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.434    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/clk
    SLICE_X39Y29         FDRE                                         r  forLoop_idx_0_1046014911[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.330ns (22.981%)  route 1.106ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.106     1.391    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.436 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.436    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X30Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.319ns (22.085%)  route 1.125ns (77.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.125     1.399    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.444 r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y27         FDRE                                         r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.820     2.010    forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/clk
    SLICE_X42Y27         FDRE                                         r  forLoop_idx_0_1046014911[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.242ns (16.709%)  route 1.205ns (83.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.446    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.823     2.013    butt_cond/sync/clk
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.331ns (20.345%)  route 1.297ns (79.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.975     1.261    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.306 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.322     1.629    reset_cond/M_reset_cond_in
    SLICE_X40Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.829     2.019    reset_cond/clk
    SLICE_X40Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.331ns (19.380%)  route 1.378ns (80.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.975     1.261    reset_cond/butt_reset_IBUF
    SLICE_X29Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.306 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.403     1.710    reset_cond/M_reset_cond_in
    SLICE_X40Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    reset_cond/clk
    SLICE_X40Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





