\hypertarget{struct_l_p_c___i2_c___t}{}\section{L\+P\+C\+\_\+\+I2\+C\+\_\+T Struct Reference}
\label{struct_l_p_c___i2_c___t}\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}


I2C register block structure.  




{\ttfamily \#include $<$i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a98ed6d816b3c7e00a29b32956fe5fa2d}{C\+O\+N\+S\+ET}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ae806722ff38a93680338e5607d96156d}{S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ab3babd27c9d202c1fefce13d5498d473}{D\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a900e0819e3f450e08a3566caf6f18851}{A\+D\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a73be20e257e178ea0deafd0057cc7900}{S\+C\+LH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a1cd0d0f95f90d6e6c3380f112144085b}{S\+C\+LL}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a091c12dd25fb7db692339da933c8b523}{C\+O\+N\+C\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ace2d21c2a5042f1355f98b2e687ae8c1}{M\+M\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_ad948a871ac4d57bde1698f91ea554903}{A\+D\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_aad3c43c326c675b3c9a02936f7b906fa}{A\+D\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a554732a259fca555bcec4201d756e945}{A\+D\+R3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a63283a528320f69703f42fcc919ab4bc}{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_c___t_a9e734d7a24b7a02ac1887608552b9c69}{M\+A\+SK} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C register block structure. 

Definition at line 47 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a900e0819e3f450e08a3566caf6f18851}\label{struct_l_p_c___i2_c___t_a900e0819e3f450e08a3566caf6f18851}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R0@{A\+D\+R0}}
\index{A\+D\+R0@{A\+D\+R0}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+R0}{ADR0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+A\+D\+R0}

I2C Slave Address Register 0. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definition at line 51 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_ad948a871ac4d57bde1698f91ea554903}\label{struct_l_p_c___i2_c___t_ad948a871ac4d57bde1698f91ea554903}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R1@{A\+D\+R1}}
\index{A\+D\+R1@{A\+D\+R1}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+R1}{ADR1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+A\+D\+R1}

I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definition at line 56 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_aad3c43c326c675b3c9a02936f7b906fa}\label{struct_l_p_c___i2_c___t_aad3c43c326c675b3c9a02936f7b906fa}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R2@{A\+D\+R2}}
\index{A\+D\+R2@{A\+D\+R2}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+R2}{ADR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+A\+D\+R2}

I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definition at line 57 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a554732a259fca555bcec4201d756e945}\label{struct_l_p_c___i2_c___t_a554732a259fca555bcec4201d756e945}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!A\+D\+R3@{A\+D\+R3}}
\index{A\+D\+R3@{A\+D\+R3}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+R3}{ADR3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+A\+D\+R3}

I2C Slave Address Register. Contains the 7-\/bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address. 

Definition at line 58 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a091c12dd25fb7db692339da933c8b523}\label{struct_l_p_c___i2_c___t_a091c12dd25fb7db692339da933c8b523}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!C\+O\+N\+C\+LR@{C\+O\+N\+C\+LR}}
\index{C\+O\+N\+C\+LR@{C\+O\+N\+C\+LR}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+C\+LR}{CONCLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+C\+O\+N\+C\+LR}

I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register. 

Definition at line 54 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a98ed6d816b3c7e00a29b32956fe5fa2d}\label{struct_l_p_c___i2_c___t_a98ed6d816b3c7e00a29b32956fe5fa2d}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!C\+O\+N\+S\+ET@{C\+O\+N\+S\+ET}}
\index{C\+O\+N\+S\+ET@{C\+O\+N\+S\+ET}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+S\+ET}{CONSET}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+C\+O\+N\+S\+ET}

I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register. 

Definition at line 48 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_ab3babd27c9d202c1fefce13d5498d473}\label{struct_l_p_c___i2_c___t_ab3babd27c9d202c1fefce13d5498d473}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!D\+AT@{D\+AT}}
\index{D\+AT@{D\+AT}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+AT}{DAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+D\+AT}

I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register. 

Definition at line 50 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a63283a528320f69703f42fcc919ab4bc}\label{struct_l_p_c___i2_c___t_a63283a528320f69703f42fcc919ab4bc}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER@{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}}
\index{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER@{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}{DATA\_BUFFER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER}

Data buffer register. The contents of the 8 M\+S\+Bs of the D\+AT shift register will be transferred to the D\+A\+T\+A\+\_\+\+B\+U\+F\+F\+ER automatically after every nine bits (8 bits of data plus A\+CK or N\+A\+CK) has been received on the bus. 

Definition at line 59 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a9e734d7a24b7a02ac1887608552b9c69}\label{struct_l_p_c___i2_c___t_a9e734d7a24b7a02ac1887608552b9c69}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+M\+A\+SK\mbox{[}4\mbox{]}}

I2C Slave address mask register 

Definition at line 60 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_ace2d21c2a5042f1355f98b2e687ae8c1}\label{struct_l_p_c___i2_c___t_ace2d21c2a5042f1355f98b2e687ae8c1}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!M\+M\+C\+T\+RL@{M\+M\+C\+T\+RL}}
\index{M\+M\+C\+T\+RL@{M\+M\+C\+T\+RL}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{M\+M\+C\+T\+RL}{MMCTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+M\+M\+C\+T\+RL}

Monitor mode control register. 

Definition at line 55 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a73be20e257e178ea0deafd0057cc7900}\label{struct_l_p_c___i2_c___t_a73be20e257e178ea0deafd0057cc7900}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+C\+LH@{S\+C\+LH}}
\index{S\+C\+LH@{S\+C\+LH}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+C\+LH}{SCLH}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+S\+C\+LH}

S\+CH Duty Cycle Register High Half Word. Determines the high time of the I2C clock. 

Definition at line 52 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_a1cd0d0f95f90d6e6c3380f112144085b}\label{struct_l_p_c___i2_c___t_a1cd0d0f95f90d6e6c3380f112144085b}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+C\+LL@{S\+C\+LL}}
\index{S\+C\+LL@{S\+C\+LL}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+C\+LL}{SCLL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+S\+C\+LL}

S\+CL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. S\+C\+LL and S\+C\+LH together determine the clock frequency generated by an I2C master and certain times used in slave mode. 

Definition at line 53 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___i2_c___t_ae806722ff38a93680338e5607d96156d}\label{struct_l_p_c___i2_c___t_ae806722ff38a93680338e5607d96156d}} 
\index{L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!L\+P\+C\+\_\+\+I2\+C\+\_\+T@{L\+P\+C\+\_\+\+I2\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+AT}{STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+I2\+C\+\_\+\+T\+::\+S\+T\+AT}

I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed. 

Definition at line 49 of file i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{i2c__common__18xx__43xx_8h}{i2c\+\_\+common\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
