// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AXI4ToTL(	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
  output        auto_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [30:0] auto_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_in_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [30:0] auto_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_in_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [30:0] auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_bufferable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_modifiable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_readalloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_writealloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_privileged,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_secure,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_bits_user_amba_prot_fetch,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_bits_corrupt	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire        w_out_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        _q_b_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _q_b_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _nodeIn_r_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [22:0] _r_size1_T_1 = {7'h0, auto_in_ar_bits_len, 8'hFF} << auto_in_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21]
  wire [13:0] _GEN = ~(_r_size1_T_1[22:9]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/util/package.scala:241:49]
  wire [7:0]  r_size_hi = _r_size1_T_1[22:15] & {1'h1, _GEN[13:7]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [6:0]  _r_size_T_6 = r_size_hi[7:1] | _r_size1_T_1[14:8] & _GEN[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]  _r_size_T_8 = _r_size_T_6[6:4] | _r_size_T_6[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire        _r_size_T_10 = _r_size_T_8[2] | _r_size_T_8[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]  r_size = {|r_size_hi, |(_r_size_T_6[6:3]), |(_r_size_T_8[2:1]), _r_size_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
  wire [30:0] r_addr = r_size < 4'hD & {auto_in_ar_bits_addr[30:14], ~(auto_in_ar_bits_addr[13:12])} == 19'h0 | r_size < 4'h7 & (auto_in_ar_bits_addr[30:13] == 18'h0 | {auto_in_ar_bits_addr[30:17], ~(auto_in_ar_bits_addr[16])} == 15'h0 | {auto_in_ar_bits_addr[30:21], auto_in_ar_bits_addr[20:17] ^ 4'h8, auto_in_ar_bits_addr[15:12]} == 18'h0 | {auto_in_ar_bits_addr[30:26], auto_in_ar_bits_addr[25:16] ^ 10'h200} == 15'h0 | {auto_in_ar_bits_addr[30:28], ~(auto_in_ar_bits_addr[27:26])} == 5'h0 | {auto_in_ar_bits_addr[30:29], auto_in_ar_bits_addr[28:12] ^ 17'h10020} == 19'h0) | r_size < 4'h3 & auto_in_ar_bits_addr[30:28] == 3'h6 | r_size < 4'hB & auto_in_ar_bits_addr[30:26] == 5'h15 ? auto_in_ar_bits_addr : {29'hC00, auto_in_ar_bits_addr[1:0]};	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:106:{23,72}, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:684:54, :685:42, :686:26, src/main/scala/chisel3/util/OneHot.scala:32:10]
  reg  [1:0]  r_count_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:107:28]
  wire [2:0]  _GEN_0 = {|r_size_hi, |(_r_size_T_6[6:3]), |(_r_size_T_8[2:1])};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
  wire        r_out_bits_a_mask_sub_0_1 = (|_GEN_0) | _r_size_T_10 & ~(r_addr[1]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:106:23, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :210:26, :211:20, :215:{29,38}, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire        r_out_bits_a_mask_sub_1_1 = (|_GEN_0) | _r_size_T_10 & r_addr[1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:106:23, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :210:26, :215:{29,38}, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire [22:0] _w_size1_T_1 = {7'h0, auto_in_aw_bits_len, 8'hFF} << auto_in_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21]
  wire [13:0] _GEN_1 = ~(_w_size1_T_1[22:9]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/util/package.scala:241:49]
  wire [7:0]  w_size_hi = _w_size1_T_1[22:15] & {1'h1, _GEN_1[13:7]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [6:0]  _w_size_T_6 = w_size_hi[7:1] | _w_size1_T_1[14:8] & _GEN_1[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]  _w_size_T_8 = _w_size_T_6[6:4] | _w_size_T_6[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire        _w_size_T_10 = _w_size_T_8[2] | _w_size_T_8[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]  w_size = {|w_size_hi, |(_w_size_T_6[6:3]), |(_w_size_T_8[2:1]), _w_size_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
  reg  [1:0]  w_count_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:143:28]
  wire        nodeIn_aw_ready = w_out_ready & auto_in_w_valid & auto_in_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:152:{34,48}, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        w_out_valid = auto_in_aw_valid & auto_in_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34]
  reg  [7:0]  beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire        idle = beatsLeft == 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28]
  wire [1:0]  readys_valid = {w_out_valid, auto_in_ar_valid};	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:68:51]
  reg  [1:0]  readys_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23]
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51]
  wire [1:0]  readys_readys = ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]} & ({_readys_filter_T_1[0], w_out_valid} | _readys_filter_T_1));	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, generators/rocket-chip/src/main/scala/util/package.scala:262:43]
  wire        winner_0 = readys_readys[0] & auto_in_ar_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69]
  wire        winner_1 = readys_readys[1] & w_out_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69]
  wire        _nodeOut_a_valid_T = auto_in_ar_valid | w_out_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
    wire [29:0] _GEN_2 = 30'h7FFF << {26'h0, |r_size_hi, |(_r_size_T_6[6:3]), |(_r_size_T_8[2:1]), _r_size_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, :243:71, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
    wire [29:0] _GEN_3 = 30'h7FFF << {26'h0, |w_size_hi, |(_w_size_T_6[6:3]), |(_w_size_T_8[2:1]), _w_size_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, :243:71, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
      if (~reset & ~(~auto_in_ar_valid | _r_size1_T_1[22:8] == ~(_GEN_2[14:0]))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:{14,15,28,39}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
          $error("Assertion failed\n    at ToTL.scala:114 assert (!in.ar.valid || r_size1 === UIntToOH1(r_size, beatCountBits)) // because aligned\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14]
      end
      if (~reset & ~(~auto_in_aw_valid | _w_size1_T_1[22:8] == ~(_GEN_3[14:0]))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14, :150:{14,15,28,39}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:150:14]
          $error("Assertion failed\n    at ToTL.scala:150 assert (!in.aw.valid || w_size1 === UIntToOH1(w_size, beatCountBits)) // because aligned\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:150:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:150:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:150:14]
      end
      if (~reset & ~(~auto_in_aw_valid | auto_in_aw_bits_len == 8'h0 | auto_in_aw_bits_size == 3'h2)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14, :150:15, :151:{14,28,46,54,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:151:14]
          $error("Assertion failed\n    at ToTL.scala:151 assert (!in.aw.valid || in.aw.bits.len === 0.U || in.aw.bits.size === log2Ceil(beatBytes).U) // because aligned\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:151:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:151:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:151:14]
      end
      if (~reset & ~(~winner_0 | ~winner_1)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:114:14, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36,54}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg         state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire        muxState_0 = idle ? winner_0 : state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire        muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire        r_out_ready = auto_out_a_ready & (idle ? readys_readys[0] : state_0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31]
  assign w_out_ready = auto_out_a_ready & (idle ? readys_readys[1] : state_1);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31]
  wire        nodeOut_a_valid = idle ? _nodeOut_a_valid_T : state_0 & auto_in_ar_valid | state_1 & w_out_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:154:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]  d_resp = {auto_out_d_bits_denied | auto_out_d_bits_corrupt, 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :182:{23,42}]
  wire [26:0] _d_last_beats1_decode_T = 27'hFFF << auto_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [9:0]  d_last_beats1 = auto_out_d_bits_opcode[0] ? ~(_d_last_beats1_decode_T[11:2]) : 10'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [9:0]  d_last_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire        nodeOut_d_ready = auto_out_d_bits_opcode[0] ? _nodeIn_r_deq_q_io_enq_ready : _q_b_deq_q_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:186:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [1:0]  b_count_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:208:28]
  wire        b_allow = b_count_0 != w_count_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:143:28, :208:28, :209:43]
  wire        nodeIn_b_valid = _q_b_deq_q_io_deq_valid & b_allow;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:209:43, :217:31, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51]
  wire        latch = idle & auto_out_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      r_count_0 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:107:28]
      w_count_0 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:143:28]
      beatsLeft <= 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      readys_mask <= 2'h3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      d_last_counter <= 10'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      b_count_0 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:208:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      if (r_out_ready & auto_in_ar_valid)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_count_0 <= r_count_0 + 2'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:107:28, :135:41]
      if (nodeIn_aw_ready & auto_in_aw_valid)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:152:{34,48}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        w_count_0 <= w_count_0 + 2'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:143:28, :174:41]
      beatsLeft <= latch ? (winner_1 ? auto_in_aw_bits_len : 8'h0) : beatsLeft - {7'h0, auto_out_a_ready & nodeOut_a_valid};	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :62:24, :71:69, :82:69, :85:{23,52}, :96:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (latch & (|readys_valid))	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51]
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= winner_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      if (nodeOut_d_ready & auto_out_d_valid)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:186:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        d_last_counter <= d_last_counter == 10'h0 ? d_last_beats1 : d_last_counter - 10'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      if (auto_in_b_ready & nodeIn_b_valid)	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:217:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        b_count_0 <= b_count_0 + 2'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:208:28, :213:40]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
        r_count_0 = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28]
        w_count_0 = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, :143:28]
        beatsLeft = _RANDOM[/*Zero width*/ 1'b0][11:4];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
        readys_mask = _RANDOM[/*Zero width*/ 1'b0][13:12];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23]
        state_0 = _RANDOM[/*Zero width*/ 1'b0][14];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        state_1 = _RANDOM[/*Zero width*/ 1'b0][15];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        d_last_counter = _RANDOM[/*Zero width*/ 1'b0][25:16];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        b_count_0 = _RANDOM[/*Zero width*/ 1'b0][27:26];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, :208:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleR nodeIn_r_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeIn_r_deq_q_io_enq_ready),
    .io_enq_valid     (auto_out_d_valid & auto_out_d_bits_opcode[0]),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:187:33, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36]
    .io_enq_bits_data (auto_out_d_bits_data),
    .io_enq_bits_resp (d_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:182:23]
    .io_enq_bits_last (d_last_counter == 10'h1 | d_last_beats1 == 10'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}]
    .io_deq_ready     (auto_in_r_ready),
    .io_deq_valid     (auto_in_r_valid),
    .io_deq_bits_data (auto_in_r_bits_data),
    .io_deq_bits_resp (auto_in_r_bits_resp),
    .io_deq_bits_last (auto_in_r_bits_last)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_AXI4BundleB q_b_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_q_b_deq_q_io_enq_ready),
    .io_enq_valid     (auto_out_d_valid & ~(auto_out_d_bits_opcode[0])),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:188:{33,36}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36]
    .io_enq_bits_resp (d_resp),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:182:23]
    .io_deq_ready     (auto_in_b_ready & b_allow),	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:209:43, :218:31]
    .io_deq_valid     (_q_b_deq_q_io_deq_valid),
    .io_deq_bits_resp (auto_in_b_bits_resp)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_in_aw_ready = nodeIn_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :152:{34,48}]
  assign auto_in_w_ready = w_out_ready & auto_in_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :153:34, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  assign auto_in_b_valid = nodeIn_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :217:31]
  assign auto_in_ar_ready = r_out_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  assign auto_out_a_valid = nodeOut_a_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  assign auto_out_a_bits_opcode = {muxState_0, 1'h0, muxState_1};	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_size = (muxState_0 ? r_size : 4'h0) | (muxState_1 ? w_size : 4'h0);	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10]
  assign auto_out_a_bits_source = (muxState_0 ? {r_count_0[0], 1'h0} : 2'h0) | (muxState_1 ? {w_count_0[0], 1'h1} : 2'h0);	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :107:28, :111:50, :143:28, :147:50, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:464:15, :504:15, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_address = (muxState_0 ? r_addr : 31'h0) | (muxState_1 ? (w_size < 4'hD & {auto_in_aw_bits_addr[30:14], ~(auto_in_aw_bits_addr[13:12])} == 19'h0 | w_size < 4'h7 & (auto_in_aw_bits_addr[30:13] == 18'h0 | {auto_in_aw_bits_addr[30:21], auto_in_aw_bits_addr[20:17] ^ 4'h8, auto_in_aw_bits_addr[15:12]} == 18'h0 | {auto_in_aw_bits_addr[30:26], auto_in_aw_bits_addr[25:16] ^ 10'h200} == 15'h0 | {auto_in_aw_bits_addr[30:28], ~(auto_in_aw_bits_addr[27:26])} == 5'h0 | {auto_in_aw_bits_addr[30:29], auto_in_aw_bits_addr[28:12] ^ 17'h10020} == 19'h0) | w_size < 4'h3 & auto_in_aw_bits_addr[30:28] == 3'h6 | w_size < 4'hB & auto_in_aw_bits_addr[30:26] == 5'h15 ? auto_in_aw_bits_addr : {29'hC00, auto_in_aw_bits_addr[1:0]}) : 31'h0);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25, generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :106:23, :142:{23,72}, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:684:54, :685:42, :686:26, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10]
  assign auto_out_a_bits_user_amba_prot_bufferable = muxState_0 & auto_in_ar_bits_cache[0] | muxState_1 & auto_in_aw_bits_cache[0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :127:46, :166:46, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_modifiable = muxState_0 & auto_in_ar_bits_cache[1] | muxState_1 & auto_in_aw_bits_cache[1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :128:46, :167:46, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_readalloc = muxState_0 & auto_in_ar_bits_cache[2] | muxState_1 & auto_in_aw_bits_cache[2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :129:46, :168:46, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_writealloc = muxState_0 & auto_in_ar_bits_cache[3] | muxState_1 & auto_in_aw_bits_cache[3];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :130:46, :169:46, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_privileged = muxState_0 & auto_in_ar_bits_prot[0] | muxState_1 & auto_in_aw_bits_prot[0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :124:45, :163:45, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_secure = muxState_0 & ~(auto_in_ar_bits_prot[1]) | muxState_1 & ~(auto_in_aw_bits_prot[1]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :125:{29,45}, :164:{29,45}, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_user_amba_prot_fetch = muxState_0 & auto_in_ar_bits_prot[2] | muxState_1 & auto_in_aw_bits_prot[2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :126:45, :165:45, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_mask = (muxState_0 ? {r_out_bits_a_mask_sub_1_1 | r_addr[1] & r_addr[0], r_out_bits_a_mask_sub_1_1 | r_addr[1] & ~(r_addr[0]), r_out_bits_a_mask_sub_0_1 | ~(r_addr[1]) & r_addr[0], r_out_bits_a_mask_sub_0_1 | ~(r_addr[1]) & ~(r_addr[0])} : 4'h0) | (muxState_1 ? auto_in_w_bits_strb : 4'h0);	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :106:23, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_data = muxState_1 ? auto_in_w_bits_data : 32'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/ToTL.scala:79:9, :186:25]
endmodule

