

================================================================
== Synthesis Summary Report of 'IDST7'
================================================================
+ General Information: 
    * Date:           Tue Dec  9 15:04:46 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        idst7_dir
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ IDST7                                 |     -|  0.00|    50316|  5.032e+05|         -|    50317|     -|        no|  58 (3%)|  112 (4%)|  13016 (2%)|  19231 (7%)|    -|
    | o VITIS_LOOP_259_1                     |     -|  7.30|    50176|  5.018e+05|        49|        -|  1024|        no|        -|         -|           -|           -|    -|
    |  + IDST7B8                             |     -|  0.27|       13|    130.000|         -|       13|     -|        no|        -|  16 (~0%)|   908 (~0%)|  1990 (~0%)|    -|
    |   + IDST7B8_Pipeline_VITIS_LOOP_21_1   |     -|  0.27|       12|    120.000|         -|       12|     -|        no|        -|  16 (~0%)|   462 (~0%)|  1523 (~0%)|    -|
    |    o VITIS_LOOP_21_1                   |     -|  7.30|       10|    100.000|         4|        1|     8|       yes|        -|         -|           -|           -|    -|
    |  + IDST7B16                            |     -|  0.27|       23|    230.000|         -|       23|     -|        no|        -|   32 (1%)|  1523 (~0%)|   3123 (1%)|    -|
    |   + IDST7B16_Pipeline_VITIS_LOOP_47_1  |     -|  0.27|       22|    220.000|         -|       22|     -|        no|        -|   32 (1%)|   793 (~0%)|  2584 (~0%)|    -|
    |    o VITIS_LOOP_47_1                   |     -|  7.30|       20|    200.000|         6|        1|    16|       yes|        -|         -|           -|           -|    -|
    |  + IDST7B32                            |     -|  0.27|       43|    430.000|         -|       43|     -|        no|        -|   64 (2%)|  2697 (~0%)|   5472 (1%)|    -|
    |   + IDST7B32_Pipeline_VITIS_LOOP_73_1  |     -|  0.27|       42|    420.000|         -|       42|     -|        no|        -|   64 (2%)|  1428 (~0%)|   4789 (1%)|    -|
    |    o VITIS_LOOP_73_1                   |     -|  7.30|       40|    400.000|        10|        1|    32|       yes|        -|         -|           -|           -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=29           |
| m_axi_gmem1 | WRITE_ONLY | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=29           |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | in_r_1     | 0x10   | 32    | W      | Data signal of in_r              |                                                                                    |
| s_axi_control | in_r_2     | 0x14   | 32    | W      | Data signal of in_r              |                                                                                    |
| s_axi_control | out_r_1    | 0x1c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2    | 0x20   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | block_size | 0x28   | 32    | W      | Data signal of block_size        |                                                                                    |
| s_axi_control | sIn        | 0x30   | 32    | W      | Data signal of sIn               |                                                                                    |
| s_axi_control | size       | 0x38   | 32    | W      | Data signal of size              |                                                                                    |
| s_axi_control | shift      | 0x40   | 32    | W      | Data signal of shift             |                                                                                    |
| s_axi_control | oMin       | 0x48   | 32    | W      | Data signal of oMin              |                                                                                    |
| s_axi_control | oMax       | 0x50   | 32    | W      | Data signal of oMax              |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| in         | in        | ap_int<512>* |
| out        | out       | ap_int<512>* |
| block_size | in        | ap_int<32>   |
| sIn        | in        | ap_int<32>   |
| size       | in        | ap_int<32>   |
| shift      | in        | ap_int<32>   |
| oMin       | in        | ap_int<32>   |
| oMax       | in        | ap_int<32>   |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+--------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                              |
+------------+---------------+-----------+----------+--------------------------------------+
| in         | m_axi_gmem0   | interface |          | channel=0                            |
| in         | s_axi_control | register  | offset   | name=in_r_1 offset=0x10 range=32     |
| in         | s_axi_control | register  | offset   | name=in_r_2 offset=0x14 range=32     |
| out        | m_axi_gmem1   | interface |          | channel=0                            |
| out        | s_axi_control | register  | offset   | name=out_r_1 offset=0x1c range=32    |
| out        | s_axi_control | register  | offset   | name=out_r_2 offset=0x20 range=32    |
| block_size | s_axi_control | register  |          | name=block_size offset=0x28 range=32 |
| sIn        | s_axi_control | register  |          | name=sIn offset=0x30 range=32        |
| size       | s_axi_control | register  |          | name=size offset=0x38 range=32       |
| shift      | s_axi_control | register  |          | name=shift offset=0x40 range=32      |
| oMin       | s_axi_control | register  |          | name=oMin offset=0x48 range=32       |
| oMax       | s_axi_control | register  |          | name=oMax offset=0x50 range=32       |
+------------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+------------------+----------------------+
| HW Interface | Direction | Length   | Width | Loop             | Loop Location        |
+--------------+-----------+----------+-------+------------------+----------------------+
| m_axi_gmem0  | read      | variable | 512   | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 |
| m_axi_gmem1  | write     | variable | 512   | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 |
+--------------+-----------+----------+-------+------------------+----------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------+-----------+--------------+----------+------------------+----------------------+------------+----------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location      | Direction | Burst Status | Length   | Loop             | Loop Location        | Resolution | Problem                                                                                                  |
+--------------+----------+----------------------+-----------+--------------+----------+------------------+----------------------+------------+----------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | in       | src/IDST7.cpp:263:25 | read      | Widen Fail   |          | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem0  | in       | src/IDST7.cpp:263:25 | read      | Inferred     | variable | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 |            |                                                                                                          |
| m_axi_gmem1  | out      | src/IDST7.cpp:345:16 | write     | Widen Fail   |          | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem1  | out      | src/IDST7.cpp:345:16 | write     | Inferred     | variable | VITIS_LOOP_259_1 | src/IDST7.cpp:259:20 |            |                                                                                                          |
+--------------+----------+----------------------+-----------+--------------+----------+------------------+----------------------+------------+----------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                                  | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+
| + IDST7                               | 112 |        |                |        |           |         |
|   icmp_ln259_fu_1122_p2               |     |        | icmp_ln259     | setgt  | auto      | 0       |
|   sub_i_i_i_fu_1183_p2                |     |        | sub_i_i_i      | add    | fabric    | 0       |
|   sub_i_i_i811_i_fu_1193_p2           |     |        | sub_i_i_i811_i | sub    | fabric    | 0       |
|   rnd_factor_fu_1199_p2               |     |        | rnd_factor     | lshr   | auto_pipe | 0       |
|   rnd_factor_1_fu_1205_p2             |     |        | rnd_factor_1   | shl    | auto_pipe | 0       |
|   sub_i_i_i520_i_fu_1211_p2           |     |        | sub_i_i_i520_i | sub    | fabric    | 0       |
|   empty_188_fu_1142_p3                |     |        | empty_188      | select | auto_sel  | 0       |
|   icmp_ln259_1_fu_1242_p2             |     |        | icmp_ln259_1   | setlt  | auto      | 0       |
|   add_ln259_fu_1247_p2                |     |        | add_ln259      | add    | fabric    | 0       |
|   rnd_factor_2_fu_1260_p3             |     |        | rnd_factor_2   | select | auto_sel  | 0       |
|   c_fu_1269_p2                        |     |        | c              | add    | fabric    | 0       |
|   c_1_fu_1275_p2                      |     |        | c_1            | add    | fabric    | 0       |
|   c_2_fu_1281_p2                      |     |        | c_2            | sub    | fabric    | 0       |
|   add_ln106_fu_1434_p2                |     |        | add_ln106      | add    | fabric    | 0       |
|   shl_ln106_fu_1470_p2                |     |        | shl_ln106      | shl    | auto_pipe | 0       |
|   ashr_ln106_fu_1475_p2               |     |        | ashr_ln106     | ashr   | auto_pipe | 0       |
|   x_fu_1488_p3                        |     |        | x              | select | auto_sel  | 0       |
|   icmp_ln8_fu_1496_p2                 |     |        | icmp_ln8       | setlt  | auto      | 0       |
|   icmp_ln9_fu_1501_p2                 |     |        | icmp_ln9       | setgt  | auto      | 0       |
|   select_ln9_fu_1506_p3               |     |        | select_ln9     | select | auto_sel  | 0       |
|   select_ln8_fu_1513_p3               |     |        | select_ln8     | select | auto_sel  | 0       |
|   sub_ln107_fu_1556_p2                |     |        | sub_ln107      | sub    | fabric    | 0       |
|   shl_ln107_fu_1578_p2                |     |        | shl_ln107      | shl    | auto_pipe | 0       |
|   ashr_ln107_fu_1583_p2               |     |        | ashr_ln107     | ashr   | auto_pipe | 0       |
|   x_1_fu_1596_p3                      |     |        | x_1            | select | auto_sel  | 0       |
|   icmp_ln8_1_fu_1604_p2               |     |        | icmp_ln8_1     | setlt  | auto      | 0       |
|   icmp_ln9_1_fu_1609_p2               |     |        | icmp_ln9_1     | setgt  | auto      | 0       |
|   select_ln9_1_fu_1614_p3             |     |        | select_ln9_1   | select | auto_sel  | 0       |
|   select_ln8_1_fu_1621_p3             |     |        | select_ln8_1   | select | auto_sel  | 0       |
|   sub_ln108_fu_1636_p2                |     |        | sub_ln108      | sub    | fabric    | 0       |
|   add_ln108_fu_1650_p2                |     |        | add_ln108      | add    | fabric    | 0       |
|   sub_ln108_1_fu_1680_p2              |     |        | sub_ln108_1    | sub    | fabric    | 0       |
|   shl_ln108_fu_1702_p2                |     |        | shl_ln108      | shl    | auto_pipe | 0       |
|   ashr_ln108_fu_1707_p2               |     |        | ashr_ln108     | ashr   | auto_pipe | 0       |
|   x_2_fu_1720_p3                      |     |        | x_2            | select | auto_sel  | 0       |
|   icmp_ln8_2_fu_1728_p2               |     |        | icmp_ln8_2     | setlt  | auto      | 0       |
|   icmp_ln9_2_fu_1733_p2               |     |        | icmp_ln9_2     | setgt  | auto      | 0       |
|   select_ln9_2_fu_1738_p3             |     |        | select_ln9_2   | select | auto_sel  | 0       |
|   select_ln8_2_fu_1745_p3             |     |        | select_ln8_2   | select | auto_sel  | 0       |
|   sub_ln109_fu_1796_p2                |     |        | sub_ln109      | sub    | fabric    | 0       |
|   shl_ln109_fu_1818_p2                |     |        | shl_ln109      | shl    | auto_pipe | 0       |
|   ashr_ln109_fu_1823_p2               |     |        | ashr_ln109     | ashr   | auto_pipe | 0       |
|   x_3_fu_1836_p3                      |     |        | x_3            | select | auto_sel  | 0       |
|   icmp_ln8_3_fu_1844_p2               |     |        | icmp_ln8_3     | setlt  | auto      | 0       |
|   icmp_ln9_3_fu_1849_p2               |     |        | icmp_ln9_3     | setgt  | auto      | 0       |
|   select_ln9_3_fu_1854_p3             |     |        | select_ln9_3   | select | auto_sel  | 0       |
|   select_ln8_3_fu_1861_p3             |     |        | select_ln8_3   | select | auto_sel  | 0       |
|  + IDST7B8                            | 16  |        |                |        |           |         |
|    add_ln17_fu_227_p2                 |     |        | add_ln17       | add    | fabric    | 0       |
|    sub_ln17_fu_245_p2                 |     |        | sub_ln17       | sub    | fabric    | 0       |
|    rndFactor_fu_251_p2                |     |        | rndFactor      | lshr   | auto_pipe | 0       |
|    rndFactor_1_fu_257_p2              |     |        | rndFactor_1    | shl    | auto_pipe | 0       |
|    rndFactor_2_fu_263_p3              |     |        | rndFactor_2    | select | auto_sel  | 0       |
|    cutoff_fu_272_p2                   |     |        | cutoff         | sub    | fabric    | 0       |
|    sub_i_i_i_i_fu_288_p2              |     |        | sub_i_i_i_i    | sub    | fabric    | 0       |
|   + IDST7B8_Pipeline_VITIS_LOOP_21_1  | 16  |        |                |        |           |         |
|     icmp50_fu_450_p2                  |     |        | icmp50         | setgt  | auto      | 0       |
|     cmp_i_i_6_fu_456_p2               |     |        | cmp_i_i_6      | setgt  | auto      | 0       |
|     cmp_i_i_5_fu_462_p2               |     |        | cmp_i_i_5      | setgt  | auto      | 0       |
|     cmp_i_i_4_fu_468_p2               |     |        | cmp_i_i_4      | setgt  | auto      | 0       |
|     icmp47_fu_474_p2                  |     |        | icmp47         | setgt  | auto      | 0       |
|     cmp_i_i_2_fu_480_p2               |     |        | cmp_i_i_2      | setgt  | auto      | 0       |
|     icmp_fu_486_p2                    |     |        | icmp           | setgt  | auto      | 0       |
|     cmp_i_i_fu_492_p2                 |     |        | cmp_i_i        | setgt  | auto      | 0       |
|     icmp_ln21_fu_506_p2               |     |        | icmp_ln21      | seteq  | auto      | 0       |
|     add_ln21_fu_512_p2                |     |        | add_ln21       | add    | fabric    | 0       |
|     mul_7ns_32s_32_1_1_U1             | 2   |        | sum            | mul    | auto      | 0       |
|     sum_1_fu_544_p3                   |     |        | sum_1          | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U2              | 2   |        | mul_ln30       | mul    | auto      | 0       |
|     sum_2_fu_556_p2                   |     |        | sum_2          | add    | fabric    | 0       |
|     sum_3_fu_562_p3                   |     |        | sum_3          | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U3              | 2   |        | mul_ln30_1     | mul    | auto      | 0       |
|     sum_4_fu_574_p2                   |     |        | sum_4          | add    | fabric    | 0       |
|     sum_5_fu_590_p3                   |     |        | sum_5          | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U4              | 2   |        | mul_ln30_2     | mul    | auto      | 0       |
|     sum_6_fu_595_p2                   |     |        | sum_6          | add    | fabric    | 0       |
|     sum_7_fu_600_p3                   |     |        | sum_7          | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U5              | 2   |        | mul_ln30_3     | mul    | auto      | 0       |
|     sum_8_fu_607_p2                   |     |        | sum_8          | add    | fabric    | 0       |
|     sum_9_fu_612_p3                   |     |        | sum_9          | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U6              | 2   |        | mul_ln30_4     | mul    | auto      | 0       |
|     sum_10_fu_623_p2                  |     |        | sum_10         | add    | fabric    | 0       |
|     sum_11_fu_629_p3                  |     |        | sum_11         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U7              | 2   |        | mul_ln30_5     | mul    | auto      | 0       |
|     sum_12_fu_640_p2                  |     |        | sum_12         | add    | fabric    | 0       |
|     sum_13_fu_646_p3                  |     |        | sum_13         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U8              | 2   |        | mul_ln30_6     | mul    | auto      | 0       |
|     sum_14_fu_657_p2                  |     |        | sum_14         | add    | fabric    | 0       |
|     sum_15_fu_661_p3                  |     |        | sum_15         | select | auto_sel  | 0       |
|     add_ln34_fu_671_p2                |     |        | add_ln34       | add    | fabric    | 0       |
|     shl_ln34_fu_676_p2                |     |        | shl_ln34       | shl    | auto_pipe | 0       |
|     ashr_ln34_fu_681_p2               |     |        | ashr_ln34      | ashr   | auto_pipe | 0       |
|     scaled_fu_694_p3                  |     |        | scaled         | select | auto_sel  | 0       |
|     icmp_ln8_fu_701_p2                |     |        | icmp_ln8       | setlt  | auto      | 0       |
|     icmp_ln9_fu_706_p2                |     |        | icmp_ln9       | setgt  | auto      | 0       |
|     select_ln9_fu_711_p3              |     |        | select_ln9     | select | auto_sel  | 0       |
|     select_ln8_fu_718_p3              |     |        | select_ln8     | select | auto_sel  | 0       |
|  + IDST7B16                           | 32  |        |                |        |           |         |
|    add_ln43_fu_376_p2                 |     |        | add_ln43       | add    | fabric    | 0       |
|    sub_ln43_fu_394_p2                 |     |        | sub_ln43       | sub    | fabric    | 0       |
|    rndFactor_fu_400_p2                |     |        | rndFactor      | lshr   | auto_pipe | 0       |
|    rndFactor_5_fu_406_p2              |     |        | rndFactor_5    | shl    | auto_pipe | 0       |
|    rndFactor_6_fu_412_p3              |     |        | rndFactor_6    | select | auto_sel  | 0       |
|    cutoff_fu_421_p2                   |     |        | cutoff         | sub    | fabric    | 0       |
|    sub_i_i_i_i_fu_437_p2              |     |        | sub_i_i_i_i    | sub    | fabric    | 0       |
|   + IDST7B16_Pipeline_VITIS_LOOP_47_1 | 32  |        |                |        |           |         |
|     icmp101_fu_780_p2                 |     |        | icmp101        | setgt  | auto      | 0       |
|     cmp_i_i_14_fu_786_p2              |     |        | cmp_i_i_14     | setgt  | auto      | 0       |
|     cmp_i_i_13_fu_792_p2              |     |        | cmp_i_i_13     | setgt  | auto      | 0       |
|     cmp_i_i_12_fu_798_p2              |     |        | cmp_i_i_12     | setgt  | auto      | 0       |
|     cmp_i_i_11_fu_804_p2              |     |        | cmp_i_i_11     | setgt  | auto      | 0       |
|     cmp_i_i_10_fu_810_p2              |     |        | cmp_i_i_10     | setgt  | auto      | 0       |
|     cmp_i_i_9_fu_816_p2               |     |        | cmp_i_i_9      | setgt  | auto      | 0       |
|     cmp_i_i_8_fu_822_p2               |     |        | cmp_i_i_8      | setgt  | auto      | 0       |
|     icmp98_fu_828_p2                  |     |        | icmp98         | setgt  | auto      | 0       |
|     cmp_i_i_6_fu_834_p2               |     |        | cmp_i_i_6      | setgt  | auto      | 0       |
|     cmp_i_i_5_fu_840_p2               |     |        | cmp_i_i_5      | setgt  | auto      | 0       |
|     cmp_i_i_4_fu_846_p2               |     |        | cmp_i_i_4      | setgt  | auto      | 0       |
|     icmp95_fu_852_p2                  |     |        | icmp95         | setgt  | auto      | 0       |
|     cmp_i_i_2_fu_858_p2               |     |        | cmp_i_i_2      | setgt  | auto      | 0       |
|     icmp_fu_864_p2                    |     |        | icmp           | setgt  | auto      | 0       |
|     cmp_i_i_fu_870_p2                 |     |        | cmp_i_i        | setgt  | auto      | 0       |
|     icmp_ln47_fu_884_p2               |     |        | icmp_ln47      | seteq  | auto      | 0       |
|     add_ln47_fu_890_p2                |     |        | add_ln47       | add    | fabric    | 0       |
|     mul_7ns_32s_32_1_1_U65            | 2   |        | sum            | mul    | auto      | 0       |
|     sum_79_fu_919_p3                  |     |        | sum_79         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U66             | 2   |        | mul_ln57       | mul    | auto      | 0       |
|     sum_80_fu_931_p2                  |     |        | sum_80         | add    | fabric    | 0       |
|     sum_81_fu_937_p3                  |     |        | sum_81         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U67             | 2   |        | mul_ln57_1     | mul    | auto      | 0       |
|     sum_82_fu_949_p2                  |     |        | sum_82         | add    | fabric    | 0       |
|     sum_83_fu_965_p3                  |     |        | sum_83         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U68             | 2   |        | mul_ln57_2     | mul    | auto      | 0       |
|     sum_84_fu_970_p2                  |     |        | sum_84         | add    | fabric    | 0       |
|     sum_85_fu_975_p3                  |     |        | sum_85         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U69             | 2   |        | mul_ln57_3     | mul    | auto      | 0       |
|     sum_86_fu_982_p2                  |     |        | sum_86         | add    | fabric    | 0       |
|     sum_87_fu_987_p3                  |     |        | sum_87         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U70             | 2   |        | mul_ln57_4     | mul    | auto      | 0       |
|     sum_88_fu_999_p2                  |     |        | sum_88         | add    | fabric    | 0       |
|     sum_89_fu_1005_p3                 |     |        | sum_89         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U71             | 2   |        | mul_ln57_5     | mul    | auto      | 0       |
|     sum_90_fu_1017_p2                 |     |        | sum_90         | add    | fabric    | 0       |
|     sum_91_fu_1023_p3                 |     |        | sum_91         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U72             | 2   |        | mul_ln57_6     | mul    | auto      | 0       |
|     sum_92_fu_1040_p2                 |     |        | sum_92         | add    | fabric    | 0       |
|     sum_93_fu_1044_p3                 |     |        | sum_93         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U73             | 2   |        | mul_ln57_7     | mul    | auto      | 0       |
|     sum_94_fu_1050_p2                 |     |        | sum_94         | add    | fabric    | 0       |
|     sum_95_fu_1055_p3                 |     |        | sum_95         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U74             | 2   |        | mul_ln57_8     | mul    | auto      | 0       |
|     sum_96_fu_1066_p2                 |     |        | sum_96         | add    | fabric    | 0       |
|     sum_97_fu_1072_p3                 |     |        | sum_97         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U75             | 2   |        | mul_ln57_9     | mul    | auto      | 0       |
|     sum_98_fu_1083_p2                 |     |        | sum_98         | add    | fabric    | 0       |
|     sum_99_fu_1089_p3                 |     |        | sum_99         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U76             | 2   |        | mul_ln57_10    | mul    | auto      | 0       |
|     sum_100_fu_1104_p2                |     |        | sum_100        | add    | fabric    | 0       |
|     sum_101_fu_1108_p3                |     |        | sum_101        | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U77             | 2   |        | mul_ln57_11    | mul    | auto      | 0       |
|     sum_102_fu_1114_p2                |     |        | sum_102        | add    | fabric    | 0       |
|     sum_103_fu_1119_p3                |     |        | sum_103        | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U78             | 2   |        | mul_ln57_12    | mul    | auto      | 0       |
|     sum_104_fu_1130_p2                |     |        | sum_104        | add    | fabric    | 0       |
|     sum_105_fu_1136_p3                |     |        | sum_105        | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U79             | 2   |        | mul_ln57_13    | mul    | auto      | 0       |
|     sum_106_fu_1147_p2                |     |        | sum_106        | add    | fabric    | 0       |
|     sum_107_fu_1153_p3                |     |        | sum_107        | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U80             | 2   |        | mul_ln57_14    | mul    | auto      | 0       |
|     sum_108_fu_1164_p2                |     |        | sum_108        | add    | fabric    | 0       |
|     sum_109_fu_1168_p3                |     |        | sum_109        | select | auto_sel  | 0       |
|     add_ln61_fu_1178_p2               |     |        | add_ln61       | add    | fabric    | 0       |
|     shl_ln61_fu_1183_p2               |     |        | shl_ln61       | shl    | auto_pipe | 0       |
|     ashr_ln61_fu_1188_p2              |     |        | ashr_ln61      | ashr   | auto_pipe | 0       |
|     scaled_fu_1201_p3                 |     |        | scaled         | select | auto_sel  | 0       |
|     icmp_ln8_fu_1208_p2               |     |        | icmp_ln8       | setlt  | auto      | 0       |
|     icmp_ln9_fu_1213_p2               |     |        | icmp_ln9       | setgt  | auto      | 0       |
|     select_ln9_fu_1218_p3             |     |        | select_ln9     | select | auto_sel  | 0       |
|     select_ln8_fu_1225_p3             |     |        | select_ln8     | select | auto_sel  | 0       |
|  + IDST7B32                           | 64  |        |                |        |           |         |
|    add_ln70_fu_517_p2                 |     |        | add_ln70       | add    | fabric    | 0       |
|    sub_ln70_fu_535_p2                 |     |        | sub_ln70       | sub    | fabric    | 0       |
|    rndFactor_fu_541_p2                |     |        | rndFactor      | lshr   | auto_pipe | 0       |
|    rndFactor_3_fu_547_p2              |     |        | rndFactor_3    | shl    | auto_pipe | 0       |
|    rndFactor_4_fu_553_p3              |     |        | rndFactor_4    | select | auto_sel  | 0       |
|    cutoff_fu_562_p2                   |     |        | cutoff         | sub    | fabric    | 0       |
|    sub_i_i_i_i_fu_578_p2              |     |        | sub_i_i_i_i    | sub    | fabric    | 0       |
|   + IDST7B32_Pipeline_VITIS_LOOP_73_1 | 64  |        |                |        |           |         |
|     icmp200_fu_1310_p2                |     |        | icmp200        | setgt  | auto      | 0       |
|     cmp_i_i_30_fu_1316_p2             |     |        | cmp_i_i_30     | setgt  | auto      | 0       |
|     cmp_i_i_29_fu_1322_p2             |     |        | cmp_i_i_29     | setgt  | auto      | 0       |
|     cmp_i_i_28_fu_1328_p2             |     |        | cmp_i_i_28     | setgt  | auto      | 0       |
|     cmp_i_i_27_fu_1334_p2             |     |        | cmp_i_i_27     | setgt  | auto      | 0       |
|     cmp_i_i_26_fu_1340_p2             |     |        | cmp_i_i_26     | setgt  | auto      | 0       |
|     cmp_i_i_25_fu_1346_p2             |     |        | cmp_i_i_25     | setgt  | auto      | 0       |
|     cmp_i_i_24_fu_1352_p2             |     |        | cmp_i_i_24     | setgt  | auto      | 0       |
|     cmp_i_i_23_fu_1358_p2             |     |        | cmp_i_i_23     | setgt  | auto      | 0       |
|     cmp_i_i_22_fu_1364_p2             |     |        | cmp_i_i_22     | setgt  | auto      | 0       |
|     cmp_i_i_21_fu_1370_p2             |     |        | cmp_i_i_21     | setgt  | auto      | 0       |
|     cmp_i_i_20_fu_1376_p2             |     |        | cmp_i_i_20     | setgt  | auto      | 0       |
|     cmp_i_i_19_fu_1382_p2             |     |        | cmp_i_i_19     | setgt  | auto      | 0       |
|     cmp_i_i_18_fu_1388_p2             |     |        | cmp_i_i_18     | setgt  | auto      | 0       |
|     cmp_i_i_17_fu_1394_p2             |     |        | cmp_i_i_17     | setgt  | auto      | 0       |
|     cmp_i_i_16_fu_1400_p2             |     |        | cmp_i_i_16     | setgt  | auto      | 0       |
|     icmp197_fu_1406_p2                |     |        | icmp197        | setgt  | auto      | 0       |
|     cmp_i_i_14_fu_1412_p2             |     |        | cmp_i_i_14     | setgt  | auto      | 0       |
|     cmp_i_i_13_fu_1418_p2             |     |        | cmp_i_i_13     | setgt  | auto      | 0       |
|     cmp_i_i_12_fu_1424_p2             |     |        | cmp_i_i_12     | setgt  | auto      | 0       |
|     cmp_i_i_11_fu_1430_p2             |     |        | cmp_i_i_11     | setgt  | auto      | 0       |
|     cmp_i_i_10_fu_1436_p2             |     |        | cmp_i_i_10     | setgt  | auto      | 0       |
|     cmp_i_i_9_fu_1442_p2              |     |        | cmp_i_i_9      | setgt  | auto      | 0       |
|     cmp_i_i_8_fu_1448_p2              |     |        | cmp_i_i_8      | setgt  | auto      | 0       |
|     icmp194_fu_1454_p2                |     |        | icmp194        | setgt  | auto      | 0       |
|     cmp_i_i_6_fu_1460_p2              |     |        | cmp_i_i_6      | setgt  | auto      | 0       |
|     cmp_i_i_5_fu_1466_p2              |     |        | cmp_i_i_5      | setgt  | auto      | 0       |
|     cmp_i_i_4_fu_1472_p2              |     |        | cmp_i_i_4      | setgt  | auto      | 0       |
|     icmp191_fu_1478_p2                |     |        | icmp191        | setgt  | auto      | 0       |
|     cmp_i_i_2_fu_1484_p2              |     |        | cmp_i_i_2      | setgt  | auto      | 0       |
|     icmp_fu_1490_p2                   |     |        | icmp           | setgt  | auto      | 0       |
|     cmp_i_i_fu_1496_p2                |     |        | cmp_i_i        | setgt  | auto      | 0       |
|     icmp_ln73_fu_1510_p2              |     |        | icmp_ln73      | seteq  | auto      | 0       |
|     add_ln73_fu_1516_p2               |     |        | add_ln73       | add    | fabric    | 0       |
|     mul_7ns_32s_32_1_1_U176           | 2   |        | sum            | mul    | auto      | 0       |
|     sum_16_fu_1545_p3                 |     |        | sum_16         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U177            | 2   |        | mul_ln83       | mul    | auto      | 0       |
|     sum_17_fu_1557_p2                 |     |        | sum_17         | add    | fabric    | 0       |
|     sum_18_fu_1563_p3                 |     |        | sum_18         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U178            | 2   |        | mul_ln83_1     | mul    | auto      | 0       |
|     sum_19_fu_1575_p2                 |     |        | sum_19         | add    | fabric    | 0       |
|     sum_20_fu_1591_p3                 |     |        | sum_20         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U179            | 2   |        | mul_ln83_2     | mul    | auto      | 0       |
|     sum_21_fu_1596_p2                 |     |        | sum_21         | add    | fabric    | 0       |
|     sum_22_fu_1601_p3                 |     |        | sum_22         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U180            | 2   |        | mul_ln83_3     | mul    | auto      | 0       |
|     sum_23_fu_1608_p2                 |     |        | sum_23         | add    | fabric    | 0       |
|     sum_24_fu_1613_p3                 |     |        | sum_24         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U181            | 2   |        | mul_ln83_4     | mul    | auto      | 0       |
|     sum_25_fu_1625_p2                 |     |        | sum_25         | add    | fabric    | 0       |
|     sum_26_fu_1631_p3                 |     |        | sum_26         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U182            | 2   |        | mul_ln83_5     | mul    | auto      | 0       |
|     sum_27_fu_1643_p2                 |     |        | sum_27         | add    | fabric    | 0       |
|     sum_28_fu_1649_p3                 |     |        | sum_28         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U183            | 2   |        | mul_ln83_6     | mul    | auto      | 0       |
|     sum_29_fu_1666_p2                 |     |        | sum_29         | add    | fabric    | 0       |
|     sum_30_fu_1670_p3                 |     |        | sum_30         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U184            | 2   |        | mul_ln83_7     | mul    | auto      | 0       |
|     sum_31_fu_1676_p2                 |     |        | sum_31         | add    | fabric    | 0       |
|     sum_32_fu_1681_p3                 |     |        | sum_32         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U185            | 2   |        | mul_ln83_8     | mul    | auto      | 0       |
|     sum_33_fu_1693_p2                 |     |        | sum_33         | add    | fabric    | 0       |
|     sum_34_fu_1699_p3                 |     |        | sum_34         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U186            | 2   |        | mul_ln83_9     | mul    | auto      | 0       |
|     sum_35_fu_1711_p2                 |     |        | sum_35         | add    | fabric    | 0       |
|     sum_36_fu_1717_p3                 |     |        | sum_36         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U187            | 2   |        | mul_ln83_10    | mul    | auto      | 0       |
|     sum_37_fu_1734_p2                 |     |        | sum_37         | add    | fabric    | 0       |
|     sum_38_fu_1738_p3                 |     |        | sum_38         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U188            | 2   |        | mul_ln83_11    | mul    | auto      | 0       |
|     sum_39_fu_1744_p2                 |     |        | sum_39         | add    | fabric    | 0       |
|     sum_40_fu_1749_p3                 |     |        | sum_40         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U189            | 2   |        | mul_ln83_12    | mul    | auto      | 0       |
|     sum_41_fu_1761_p2                 |     |        | sum_41         | add    | fabric    | 0       |
|     sum_42_fu_1767_p3                 |     |        | sum_42         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U190            | 2   |        | mul_ln83_13    | mul    | auto      | 0       |
|     sum_43_fu_1779_p2                 |     |        | sum_43         | add    | fabric    | 0       |
|     sum_44_fu_1785_p3                 |     |        | sum_44         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U191            | 2   |        | mul_ln83_14    | mul    | auto      | 0       |
|     sum_45_fu_1802_p2                 |     |        | sum_45         | add    | fabric    | 0       |
|     sum_46_fu_1806_p3                 |     |        | sum_46         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U192            | 2   |        | mul_ln83_15    | mul    | auto      | 0       |
|     sum_47_fu_1812_p2                 |     |        | sum_47         | add    | fabric    | 0       |
|     sum_48_fu_1817_p3                 |     |        | sum_48         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U193            | 2   |        | mul_ln83_16    | mul    | auto      | 0       |
|     sum_49_fu_1829_p2                 |     |        | sum_49         | add    | fabric    | 0       |
|     sum_50_fu_1835_p3                 |     |        | sum_50         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U194            | 2   |        | mul_ln83_17    | mul    | auto      | 0       |
|     sum_51_fu_1847_p2                 |     |        | sum_51         | add    | fabric    | 0       |
|     sum_52_fu_1853_p3                 |     |        | sum_52         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U195            | 2   |        | mul_ln83_18    | mul    | auto      | 0       |
|     sum_53_fu_1870_p2                 |     |        | sum_53         | add    | fabric    | 0       |
|     sum_54_fu_1874_p3                 |     |        | sum_54         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U196            | 2   |        | mul_ln83_19    | mul    | auto      | 0       |
|     sum_55_fu_1880_p2                 |     |        | sum_55         | add    | fabric    | 0       |
|     sum_56_fu_1885_p3                 |     |        | sum_56         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U197            | 2   |        | mul_ln83_20    | mul    | auto      | 0       |
|     sum_57_fu_1897_p2                 |     |        | sum_57         | add    | fabric    | 0       |
|     sum_58_fu_1903_p3                 |     |        | sum_58         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U198            | 2   |        | mul_ln83_21    | mul    | auto      | 0       |
|     sum_59_fu_1915_p2                 |     |        | sum_59         | add    | fabric    | 0       |
|     sum_60_fu_1921_p3                 |     |        | sum_60         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U199            | 2   |        | mul_ln83_22    | mul    | auto      | 0       |
|     sum_61_fu_1938_p2                 |     |        | sum_61         | add    | fabric    | 0       |
|     sum_62_fu_1942_p3                 |     |        | sum_62         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U200            | 2   |        | mul_ln83_23    | mul    | auto      | 0       |
|     sum_63_fu_1948_p2                 |     |        | sum_63         | add    | fabric    | 0       |
|     sum_64_fu_1953_p3                 |     |        | sum_64         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U201            | 2   |        | mul_ln83_24    | mul    | auto      | 0       |
|     sum_65_fu_1964_p2                 |     |        | sum_65         | add    | fabric    | 0       |
|     sum_66_fu_1970_p3                 |     |        | sum_66         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U202            | 2   |        | mul_ln83_25    | mul    | auto      | 0       |
|     sum_67_fu_1981_p2                 |     |        | sum_67         | add    | fabric    | 0       |
|     sum_68_fu_1987_p3                 |     |        | sum_68         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U203            | 2   |        | mul_ln83_26    | mul    | auto      | 0       |
|     sum_69_fu_2002_p2                 |     |        | sum_69         | add    | fabric    | 0       |
|     sum_70_fu_2006_p3                 |     |        | sum_70         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U204            | 2   |        | mul_ln83_27    | mul    | auto      | 0       |
|     sum_71_fu_2012_p2                 |     |        | sum_71         | add    | fabric    | 0       |
|     sum_72_fu_2017_p3                 |     |        | sum_72         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U205            | 2   |        | mul_ln83_28    | mul    | auto      | 0       |
|     sum_73_fu_2028_p2                 |     |        | sum_73         | add    | fabric    | 0       |
|     sum_74_fu_2034_p3                 |     |        | sum_74         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U206            | 2   |        | mul_ln83_29    | mul    | auto      | 0       |
|     sum_75_fu_2045_p2                 |     |        | sum_75         | add    | fabric    | 0       |
|     sum_76_fu_2051_p3                 |     |        | sum_76         | select | auto_sel  | 0       |
|     mul_8s_32s_32_1_1_U207            | 2   |        | mul_ln83_30    | mul    | auto      | 0       |
|     sum_77_fu_2062_p2                 |     |        | sum_77         | add    | fabric    | 0       |
|     sum_78_fu_2066_p3                 |     |        | sum_78         | select | auto_sel  | 0       |
|     add_ln87_fu_2076_p2               |     |        | add_ln87       | add    | fabric    | 0       |
|     shl_ln87_fu_2081_p2               |     |        | shl_ln87       | shl    | auto_pipe | 0       |
|     ashr_ln87_fu_2086_p2              |     |        | ashr_ln87      | ashr   | auto_pipe | 0       |
|     scaled_fu_2099_p3                 |     |        | scaled         | select | auto_sel  | 0       |
|     icmp_ln8_fu_2106_p2               |     |        | icmp_ln8       | setlt  | auto      | 0       |
|     icmp_ln9_fu_2111_p2               |     |        | icmp_ln9       | setgt  | auto      | 0       |
|     select_ln9_fu_2116_p3             |     |        | select_ln9     | select | auto_sel  | 0       |
|     select_ln8_fu_2123_p3             |     |        | select_ln8     | select | auto_sel  | 0       |
+---------------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| Name                                  | Usage     | Type      | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                                       |           |           |      |      |        |                  |      |         | Banks            |
+---------------------------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| + IDST7                               |           |           | 58   | 0    |        |                  |      |         |                  |
|   control_s_axi_U                     | interface | s_axilite |      |      |        |                  |      |         |                  |
|   gmem0_m_axi_U                       | interface | m_axi     | 29   |      |        |                  |      |         |                  |
|   gmem1_m_axi_U                       | interface | m_axi     | 29   |      |        |                  |      |         |                  |
|  + IDST7B8                            |           |           | 0    | 0    |        |                  |      |         |                  |
|   + IDST7B8_Pipeline_VITIS_LOOP_21_1  |           |           | 0    | 0    |        |                  |      |         |                  |
|     p_ZL7idst7_8_0_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_0   | auto | 1       | 7, 8, 1          |
|     p_ZL7idst7_8_1_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_1   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_2_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_2   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_3_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_3   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_4_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_4   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_5_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_5   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_6_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_6   | auto | 1       | 8, 8, 1          |
|     p_ZL7idst7_8_7_U                  | rom_1p    |           |      |      |        | p_ZL7idst7_8_7   | auto | 1       | 8, 8, 1          |
|  + IDST7B16                           |           |           | 0    | 0    |        |                  |      |         |                  |
|   + IDST7B16_Pipeline_VITIS_LOOP_47_1 |           |           | 0    | 0    |        |                  |      |         |                  |
|     p_ZL8idst7_16_0_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_0  | auto | 1       | 7, 16, 1         |
|     p_ZL8idst7_16_1_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_1  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_2_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_2  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_3_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_3  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_4_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_4  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_5_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_5  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_6_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_6  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_7_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_7  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_8_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_8  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_9_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_16_9  | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_10_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_10 | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_11_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_11 | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_12_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_12 | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_13_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_13 | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_14_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_14 | auto | 1       | 8, 16, 1         |
|     p_ZL8idst7_16_15_U                | rom_1p    |           |      |      |        | p_ZL8idst7_16_15 | auto | 1       | 8, 16, 1         |
|  + IDST7B32                           |           |           | 0    | 0    |        |                  |      |         |                  |
|   + IDST7B32_Pipeline_VITIS_LOOP_73_1 |           |           | 0    | 0    |        |                  |      |         |                  |
|     p_ZL8idst7_32_0_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_0  | auto | 1       | 7, 32, 1         |
|     p_ZL8idst7_32_1_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_1  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_2_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_2  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_3_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_3  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_4_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_4  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_5_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_5  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_6_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_6  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_7_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_7  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_8_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_8  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_9_U                 | rom_1p    |           |      |      |        | p_ZL8idst7_32_9  | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_10_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_10 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_11_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_11 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_12_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_12 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_13_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_13 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_14_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_14 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_15_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_15 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_16_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_16 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_17_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_17 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_18_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_18 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_19_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_19 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_20_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_20 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_21_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_21 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_22_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_22 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_23_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_23 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_24_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_24 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_25_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_25 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_26_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_26 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_27_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_27 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_28_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_28 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_29_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_29 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_30_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_30 | auto | 1       | 8, 32, 1         |
|     p_ZL8idst7_32_31_U                | rom_1p    |           |      |      |        | p_ZL8idst7_32_31 | auto | 1       | 8, 32, 1         |
+---------------------------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+----------------------------------------+
| Type            | Options                                  | Location                               |
+-----------------+------------------------------------------+----------------------------------------+
| inline          |                                          | src/IDST7.cpp:7 in clip3               |
| inline          |                                          | src/IDST7.cpp:15 in inv_matmul_8       |
| pipeline        |                                          | src/IDST7.cpp:23 in inv_matmul_8       |
| pipeline        |                                          | src/IDST7.cpp:27 in inv_matmul_8       |
| inline          |                                          | src/IDST7.cpp:41 in inv_matmul_16      |
| pipeline        |                                          | src/IDST7.cpp:49 in inv_matmul_16      |
| inline          |                                          | src/IDST7.cpp:68 in inv_matmul_32      |
| pipeline        |                                          | src/IDST7.cpp:75 in inv_matmul_32      |
| pipeline        |                                          | src/IDST7.cpp:80 in inv_matmul_32      |
| interface       | m_axi port=in offset=slave bundle=gmem0  | src/IDST7.cpp:245 in idst7, in         |
| interface       | m_axi port=out offset=slave bundle=gmem1 | src/IDST7.cpp:246 in idst7, out        |
| interface       | s_axilite port=in bundle=control         | src/IDST7.cpp:247 in idst7, in         |
| interface       | s_axilite port=out bundle=control        | src/IDST7.cpp:248 in idst7, out        |
| interface       | s_axilite port=block_size bundle=control | src/IDST7.cpp:249 in idst7, block_size |
| interface       | s_axilite port=sIn bundle=control        | src/IDST7.cpp:250 in idst7, sIn        |
| interface       | s_axilite port=size bundle=control       | src/IDST7.cpp:252 in idst7, size       |
| interface       | s_axilite port=shift bundle=control      | src/IDST7.cpp:253 in idst7, shift      |
| interface       | s_axilite port=oMin bundle=control       | src/IDST7.cpp:254 in idst7, oMin       |
| interface       | s_axilite port=oMax bundle=control       | src/IDST7.cpp:255 in idst7, oMax       |
| interface       | s_axilite port=return bundle=control     | src/IDST7.cpp:256 in idst7, return     |
| loop_tripcount  | min=1 max=1024                           | src/IDST7.cpp:260 in idst7             |
| pipeline        | OFF                                      | src/IDST7.cpp:261 in idst7             |
| array_partition | variable=in_data complete dim=0          | src/IDST7.cpp:269 in idst7, in_data    |
| array_partition | variable=out_data complete dim=0         | src/IDST7.cpp:270 in idst7, out_data   |
| unroll          |                                          | src/IDST7.cpp:273 in idst7             |
| unroll          |                                          | src/IDST7.cpp:280 in idst7             |
| array_partition | variable=in_data complete dim=0          | src/IDST7.cpp:289 in idst7, in_data    |
| array_partition | variable=out_data complete dim=0         | src/IDST7.cpp:290 in idst7, out_data   |
| unroll          |                                          | src/IDST7.cpp:293 in idst7             |
| unroll          |                                          | src/IDST7.cpp:300 in idst7             |
| array_partition | variable=in_data complete dim=0          | src/IDST7.cpp:308 in idst7, in_data    |
| array_partition | variable=out_data complete dim=0         | src/IDST7.cpp:309 in idst7, out_data   |
| unroll          |                                          | src/IDST7.cpp:312 in idst7             |
| unroll          |                                          | src/IDST7.cpp:319 in idst7             |
| array_partition | variable=in_data complete dim=0          | src/IDST7.cpp:328 in idst7, in_data    |
| array_partition | variable=out_data complete dim=0         | src/IDST7.cpp:329 in idst7, out_data   |
| unroll          |                                          | src/IDST7.cpp:332 in idst7             |
| unroll          |                                          | src/IDST7.cpp:339 in idst7             |
+-----------------+------------------------------------------+----------------------------------------+

* Inferred Pragmas
+----------------------------+-----------------+--------------------------------------------+-------------------------------------------------------+
| Source                     | Inferred Pragma | Options                                    | Location                                              |
+----------------------------+-----------------+--------------------------------------------+-------------------------------------------------------+
| pipeline  src/IDST7.cpp:23 | array_partition | dim=1 type=complete  variable=_ZL7idst7_8  | variable idst7_8 in idst7 src/transform_coeffs.h:223  |
| pipeline  src/IDST7.cpp:49 | array_partition | dim=1 type=complete  variable=_ZL8idst7_16 | variable idst7_16 in idst7 src/transform_coeffs.h:236 |
| pipeline  src/IDST7.cpp:75 | array_partition | dim=1 type=complete  variable=_ZL8idst7_32 | variable idst7_32 in idst7 src/transform_coeffs.h:256 |
+----------------------------+-----------------+--------------------------------------------+-------------------------------------------------------+


