
blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003f8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004b4  080004bc  000104bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080004b4  080004b4  000104b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080004b8  080004b8  000104b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000104bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000000  080004bc  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000020  080004bc  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000bda  00000000  00000000  000104e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000002cd  00000000  00000000  000110be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000000b0  00000000  00000000  00011390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000088  00000000  00000000  00011440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00000740  00000000  00000000  000114c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0000064b  00000000  00000000  00011c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000050  00000000  00000000  00012253  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000018c  00000000  00000000  000122a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000000 	.word	0x20000000
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800049c 	.word	0x0800049c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000004 	.word	0x20000004
 8000100:	0800049c 	.word	0x0800049c

08000104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000104:	b580      	push	{r7, lr}
 8000106:	b082      	sub	sp, #8
 8000108:	af00      	add	r7, sp, #0
 800010a:	0002      	movs	r2, r0
 800010c:	1dfb      	adds	r3, r7, #7
 800010e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	781b      	ldrb	r3, [r3, #0]
 8000114:	2b7f      	cmp	r3, #127	; 0x7f
 8000116:	d809      	bhi.n	800012c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000118:	1dfb      	adds	r3, r7, #7
 800011a:	781b      	ldrb	r3, [r3, #0]
 800011c:	001a      	movs	r2, r3
 800011e:	231f      	movs	r3, #31
 8000120:	401a      	ands	r2, r3
 8000122:	4b04      	ldr	r3, [pc, #16]	; (8000134 <__NVIC_EnableIRQ+0x30>)
 8000124:	2101      	movs	r1, #1
 8000126:	4091      	lsls	r1, r2
 8000128:	000a      	movs	r2, r1
 800012a:	601a      	str	r2, [r3, #0]
  }
}
 800012c:	46c0      	nop			; (mov r8, r8)
 800012e:	46bd      	mov	sp, r7
 8000130:	b002      	add	sp, #8
 8000132:	bd80      	pop	{r7, pc}
 8000134:	e000e100 	.word	0xe000e100

08000138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000138:	b590      	push	{r4, r7, lr}
 800013a:	b083      	sub	sp, #12
 800013c:	af00      	add	r7, sp, #0
 800013e:	0002      	movs	r2, r0
 8000140:	6039      	str	r1, [r7, #0]
 8000142:	1dfb      	adds	r3, r7, #7
 8000144:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000146:	1dfb      	adds	r3, r7, #7
 8000148:	781b      	ldrb	r3, [r3, #0]
 800014a:	2b7f      	cmp	r3, #127	; 0x7f
 800014c:	d828      	bhi.n	80001a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800014e:	4a2f      	ldr	r2, [pc, #188]	; (800020c <__NVIC_SetPriority+0xd4>)
 8000150:	1dfb      	adds	r3, r7, #7
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	b25b      	sxtb	r3, r3
 8000156:	089b      	lsrs	r3, r3, #2
 8000158:	33c0      	adds	r3, #192	; 0xc0
 800015a:	009b      	lsls	r3, r3, #2
 800015c:	589b      	ldr	r3, [r3, r2]
 800015e:	1dfa      	adds	r2, r7, #7
 8000160:	7812      	ldrb	r2, [r2, #0]
 8000162:	0011      	movs	r1, r2
 8000164:	2203      	movs	r2, #3
 8000166:	400a      	ands	r2, r1
 8000168:	00d2      	lsls	r2, r2, #3
 800016a:	21ff      	movs	r1, #255	; 0xff
 800016c:	4091      	lsls	r1, r2
 800016e:	000a      	movs	r2, r1
 8000170:	43d2      	mvns	r2, r2
 8000172:	401a      	ands	r2, r3
 8000174:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000176:	683b      	ldr	r3, [r7, #0]
 8000178:	019b      	lsls	r3, r3, #6
 800017a:	22ff      	movs	r2, #255	; 0xff
 800017c:	401a      	ands	r2, r3
 800017e:	1dfb      	adds	r3, r7, #7
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	0018      	movs	r0, r3
 8000184:	2303      	movs	r3, #3
 8000186:	4003      	ands	r3, r0
 8000188:	00db      	lsls	r3, r3, #3
 800018a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800018c:	481f      	ldr	r0, [pc, #124]	; (800020c <__NVIC_SetPriority+0xd4>)
 800018e:	1dfb      	adds	r3, r7, #7
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	b25b      	sxtb	r3, r3
 8000194:	089b      	lsrs	r3, r3, #2
 8000196:	430a      	orrs	r2, r1
 8000198:	33c0      	adds	r3, #192	; 0xc0
 800019a:	009b      	lsls	r3, r3, #2
 800019c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800019e:	e031      	b.n	8000204 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001a0:	4a1b      	ldr	r2, [pc, #108]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001a2:	1dfb      	adds	r3, r7, #7
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	0019      	movs	r1, r3
 80001a8:	230f      	movs	r3, #15
 80001aa:	400b      	ands	r3, r1
 80001ac:	3b08      	subs	r3, #8
 80001ae:	089b      	lsrs	r3, r3, #2
 80001b0:	3306      	adds	r3, #6
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	18d3      	adds	r3, r2, r3
 80001b6:	3304      	adds	r3, #4
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	1dfa      	adds	r2, r7, #7
 80001bc:	7812      	ldrb	r2, [r2, #0]
 80001be:	0011      	movs	r1, r2
 80001c0:	2203      	movs	r2, #3
 80001c2:	400a      	ands	r2, r1
 80001c4:	00d2      	lsls	r2, r2, #3
 80001c6:	21ff      	movs	r1, #255	; 0xff
 80001c8:	4091      	lsls	r1, r2
 80001ca:	000a      	movs	r2, r1
 80001cc:	43d2      	mvns	r2, r2
 80001ce:	401a      	ands	r2, r3
 80001d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001d2:	683b      	ldr	r3, [r7, #0]
 80001d4:	019b      	lsls	r3, r3, #6
 80001d6:	22ff      	movs	r2, #255	; 0xff
 80001d8:	401a      	ands	r2, r3
 80001da:	1dfb      	adds	r3, r7, #7
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	0018      	movs	r0, r3
 80001e0:	2303      	movs	r3, #3
 80001e2:	4003      	ands	r3, r0
 80001e4:	00db      	lsls	r3, r3, #3
 80001e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001e8:	4809      	ldr	r0, [pc, #36]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001ea:	1dfb      	adds	r3, r7, #7
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	001c      	movs	r4, r3
 80001f0:	230f      	movs	r3, #15
 80001f2:	4023      	ands	r3, r4
 80001f4:	3b08      	subs	r3, #8
 80001f6:	089b      	lsrs	r3, r3, #2
 80001f8:	430a      	orrs	r2, r1
 80001fa:	3306      	adds	r3, #6
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	18c3      	adds	r3, r0, r3
 8000200:	3304      	adds	r3, #4
 8000202:	601a      	str	r2, [r3, #0]
}
 8000204:	46c0      	nop			; (mov r8, r8)
 8000206:	46bd      	mov	sp, r7
 8000208:	b003      	add	sp, #12
 800020a:	bd90      	pop	{r4, r7, pc}
 800020c:	e000e100 	.word	0xe000e100
 8000210:	e000ed00 	.word	0xe000ed00

08000214 <mts_led_init>:
#define PWMPERIOD 10000
#define SAMPLE 10000
volatile uint16_t X = 0;
volatile uint8_t state =0;
void mts_led_init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	RCC->IOPENR |= (1U << 2); // PORTC CLOCK ENABLE
 8000218:	4b10      	ldr	r3, [pc, #64]	; (800025c <mts_led_init+0x48>)
 800021a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800021c:	4b0f      	ldr	r3, [pc, #60]	; (800025c <mts_led_init+0x48>)
 800021e:	2104      	movs	r1, #4
 8000220:	430a      	orrs	r2, r1
 8000222:	635a      	str	r2, [r3, #52]	; 0x34
	GPIOC->MODER &= ~(3U << 2*6); // MODE REG. RESET FOR PiN6
 8000224:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <mts_led_init+0x4c>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <mts_led_init+0x4c>)
 800022a:	490e      	ldr	r1, [pc, #56]	; (8000264 <mts_led_init+0x50>)
 800022c:	400a      	ands	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (1U <<2*6); // PiN6 OUTPUT
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <mts_led_init+0x4c>)
 8000232:	681a      	ldr	r2, [r3, #0]
 8000234:	4b0a      	ldr	r3, [pc, #40]	; (8000260 <mts_led_init+0x4c>)
 8000236:	2180      	movs	r1, #128	; 0x80
 8000238:	0149      	lsls	r1, r1, #5
 800023a:	430a      	orrs	r2, r1
 800023c:	601a      	str	r2, [r3, #0]
	GPIOC->BRR |= (1U << 6);  // BiT RESET
 800023e:	4b08      	ldr	r3, [pc, #32]	; (8000260 <mts_led_init+0x4c>)
 8000240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000242:	4b07      	ldr	r3, [pc, #28]	; (8000260 <mts_led_init+0x4c>)
 8000244:	2140      	movs	r1, #64	; 0x40
 8000246:	430a      	orrs	r2, r1
 8000248:	629a      	str	r2, [r3, #40]	; 0x28
	GPIOC->ODR |= (1U << 6);
 800024a:	4b05      	ldr	r3, [pc, #20]	; (8000260 <mts_led_init+0x4c>)
 800024c:	695a      	ldr	r2, [r3, #20]
 800024e:	4b04      	ldr	r3, [pc, #16]	; (8000260 <mts_led_init+0x4c>)
 8000250:	2140      	movs	r1, #64	; 0x40
 8000252:	430a      	orrs	r2, r1
 8000254:	615a      	str	r2, [r3, #20]
}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40021000 	.word	0x40021000
 8000260:	50000800 	.word	0x50000800
 8000264:	ffffcfff 	.word	0xffffcfff

08000268 <led_set>:
void led_set(void){	GPIOC->ODR |= (1U << 6); /* PiN6 ON */ }
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <led_set+0x18>)
 800026e:	695a      	ldr	r2, [r3, #20]
 8000270:	4b03      	ldr	r3, [pc, #12]	; (8000280 <led_set+0x18>)
 8000272:	2140      	movs	r1, #64	; 0x40
 8000274:	430a      	orrs	r2, r1
 8000276:	615a      	str	r2, [r3, #20]
 8000278:	46c0      	nop			; (mov r8, r8)
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	46c0      	nop			; (mov r8, r8)
 8000280:	50000800 	.word	0x50000800

08000284 <TIM3_IRQHandler>:
void led_clear(void) {	GPIOC->BRR |= (1U << 6); /*TO RESET WRiTE 1 BiT RESET REG */ }
void led_toggle(void){	 GPIOC->ODR ^= (1U << 6);	; }

void TIM3_IRQHandler(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
     // clear interrupt status
    if (TIM3->DIER & 0x01) {
 8000288:	4b21      	ldr	r3, [pc, #132]	; (8000310 <TIM3_IRQHandler+0x8c>)
 800028a:	68db      	ldr	r3, [r3, #12]
 800028c:	2201      	movs	r2, #1
 800028e:	4013      	ands	r3, r2
 8000290:	d00a      	beq.n	80002a8 <TIM3_IRQHandler+0x24>
        if (TIM3->SR & 0x01) {
 8000292:	4b1f      	ldr	r3, [pc, #124]	; (8000310 <TIM3_IRQHandler+0x8c>)
 8000294:	691b      	ldr	r3, [r3, #16]
 8000296:	2201      	movs	r2, #1
 8000298:	4013      	ands	r3, r2
 800029a:	d005      	beq.n	80002a8 <TIM3_IRQHandler+0x24>
            TIM3->SR &= ~(1U << 0); //interrupt clear
 800029c:	4b1c      	ldr	r3, [pc, #112]	; (8000310 <TIM3_IRQHandler+0x8c>)
 800029e:	691a      	ldr	r2, [r3, #16]
 80002a0:	4b1b      	ldr	r3, [pc, #108]	; (8000310 <TIM3_IRQHandler+0x8c>)
 80002a2:	2101      	movs	r1, #1
 80002a4:	438a      	bics	r2, r1
 80002a6:	611a      	str	r2, [r3, #16]
        }
    }
    TIM3->CCR3 = X;
 80002a8:	4b1a      	ldr	r3, [pc, #104]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002aa:	881b      	ldrh	r3, [r3, #0]
 80002ac:	b29a      	uxth	r2, r3
 80002ae:	4b18      	ldr	r3, [pc, #96]	; (8000310 <TIM3_IRQHandler+0x8c>)
 80002b0:	63da      	str	r2, [r3, #60]	; 0x3c
    if (!state)	X+=1;
 80002b2:	4b19      	ldr	r3, [pc, #100]	; (8000318 <TIM3_IRQHandler+0x94>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d107      	bne.n	80002cc <TIM3_IRQHandler+0x48>
 80002bc:	4b15      	ldr	r3, [pc, #84]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	b29b      	uxth	r3, r3
 80002c2:	3301      	adds	r3, #1
 80002c4:	b29a      	uxth	r2, r3
 80002c6:	4b13      	ldr	r3, [pc, #76]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002c8:	801a      	strh	r2, [r3, #0]
 80002ca:	e006      	b.n	80002da <TIM3_IRQHandler+0x56>
    else 		X-=1;
 80002cc:	4b11      	ldr	r3, [pc, #68]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002ce:	881b      	ldrh	r3, [r3, #0]
 80002d0:	b29b      	uxth	r3, r3
 80002d2:	3b01      	subs	r3, #1
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002d8:	801a      	strh	r2, [r3, #0]

    if (X > 1900){ 	state = 1;   TIM3->CNT = 0;   }
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002dc:	881b      	ldrh	r3, [r3, #0]
 80002de:	b29b      	uxth	r3, r3
 80002e0:	4a0e      	ldr	r2, [pc, #56]	; (800031c <TIM3_IRQHandler+0x98>)
 80002e2:	4293      	cmp	r3, r2
 80002e4:	d905      	bls.n	80002f2 <TIM3_IRQHandler+0x6e>
 80002e6:	4b0c      	ldr	r3, [pc, #48]	; (8000318 <TIM3_IRQHandler+0x94>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	701a      	strb	r2, [r3, #0]
 80002ec:	4b08      	ldr	r3, [pc, #32]	; (8000310 <TIM3_IRQHandler+0x8c>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	625a      	str	r2, [r3, #36]	; 0x24
    if( X < 30)  {  state=0;	 TIM3->CNT = 0;   }
 80002f2:	4b08      	ldr	r3, [pc, #32]	; (8000314 <TIM3_IRQHandler+0x90>)
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	2b1d      	cmp	r3, #29
 80002fa:	d805      	bhi.n	8000308 <TIM3_IRQHandler+0x84>
 80002fc:	4b06      	ldr	r3, [pc, #24]	; (8000318 <TIM3_IRQHandler+0x94>)
 80002fe:	2200      	movs	r2, #0
 8000300:	701a      	strb	r2, [r3, #0]
 8000302:	4b03      	ldr	r3, [pc, #12]	; (8000310 <TIM3_IRQHandler+0x8c>)
 8000304:	2200      	movs	r2, #0
 8000306:	625a      	str	r2, [r3, #36]	; 0x24


}
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	46c0      	nop			; (mov r8, r8)
 8000310:	40000400 	.word	0x40000400
 8000314:	2000001c 	.word	0x2000001c
 8000318:	2000001e 	.word	0x2000001e
 800031c:	0000076c 	.word	0x0000076c

08000320 <mts_TIM3_init>:

void mts_TIM3_init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
	RCC->IOPENR |= (1U << 1);
 8000324:	4b28      	ldr	r3, [pc, #160]	; (80003c8 <mts_TIM3_init+0xa8>)
 8000326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000328:	4b27      	ldr	r3, [pc, #156]	; (80003c8 <mts_TIM3_init+0xa8>)
 800032a:	2102      	movs	r1, #2
 800032c:	430a      	orrs	r2, r1
 800032e:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->APBENR1 |= RCC_APBENR1_TIM3EN ;
 8000330:	4b25      	ldr	r3, [pc, #148]	; (80003c8 <mts_TIM3_init+0xa8>)
 8000332:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000334:	4b24      	ldr	r3, [pc, #144]	; (80003c8 <mts_TIM3_init+0xa8>)
 8000336:	2102      	movs	r1, #2
 8000338:	430a      	orrs	r2, r1
 800033a:	63da      	str	r2, [r3, #60]	; 0x3c

	GPIOB->MODER &= ~(3U << 2*0	);
 800033c:	4b23      	ldr	r3, [pc, #140]	; (80003cc <mts_TIM3_init+0xac>)
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	4b22      	ldr	r3, [pc, #136]	; (80003cc <mts_TIM3_init+0xac>)
 8000342:	2103      	movs	r1, #3
 8000344:	438a      	bics	r2, r1
 8000346:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= (2U << 2*0	);
 8000348:	4b20      	ldr	r3, [pc, #128]	; (80003cc <mts_TIM3_init+0xac>)
 800034a:	681a      	ldr	r2, [r3, #0]
 800034c:	4b1f      	ldr	r3, [pc, #124]	; (80003cc <mts_TIM3_init+0xac>)
 800034e:	2102      	movs	r1, #2
 8000350:	430a      	orrs	r2, r1
 8000352:	601a      	str	r2, [r3, #0]

	GPIOB->AFR[0] |= (1U << 4*0	); //Bpin 5 alternate func
 8000354:	4b1d      	ldr	r3, [pc, #116]	; (80003cc <mts_TIM3_init+0xac>)
 8000356:	6a1a      	ldr	r2, [r3, #32]
 8000358:	4b1c      	ldr	r3, [pc, #112]	; (80003cc <mts_TIM3_init+0xac>)
 800035a:	2101      	movs	r1, #1
 800035c:	430a      	orrs	r2, r1
 800035e:	621a      	str	r2, [r3, #32]

	TIM3->CR1 = 0;
 8000360:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
	// CLOCK / PSC+1 = CNT   16 000 000/15
	// ARR = CNT / ARR+1
	TIM3->PSC = 15 ;
 8000366:	4b1a      	ldr	r3, [pc, #104]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000368:	220f      	movs	r2, #15
 800036a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 2000 ;
 800036c:	4b18      	ldr	r3, [pc, #96]	; (80003d0 <mts_TIM3_init+0xb0>)
 800036e:	22fa      	movs	r2, #250	; 0xfa
 8000370:	00d2      	lsls	r2, r2, #3
 8000372:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CNT = 0 ;
 8000374:	4b16      	ldr	r3, [pc, #88]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000376:	2200      	movs	r2, #0
 8000378:	625a      	str	r2, [r3, #36]	; 0x24

    // reset duty cycle on channel 2
    TIM3->CCR3 = 0 ;
 800037a:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <mts_TIM3_init+0xb0>)
 800037c:	2200      	movs	r2, #0
 800037e:	63da      	str	r2, [r3, #60]	; 0x3c

    // enable channel 2 in capture/compare register
    // set output cap comp 2 mode as pwm (0b110 or 0x6 in bits 6-4) preload arr enable
    TIM3->CCMR2 |= 0x68U;
 8000380:	4b13      	ldr	r3, [pc, #76]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000382:	69da      	ldr	r2, [r3, #28]
 8000384:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000386:	2168      	movs	r1, #104	; 0x68
 8000388:	430a      	orrs	r2, r1
 800038a:	61da      	str	r2, [r3, #28]
    // Preload Enable
  //  TIM3->CCMR1 |= ( 0x1U << 11 )	;
    // enable capture/compare ch3 enable reg
    TIM3->CCER |= (	0x100U )	 	;
 800038c:	4b10      	ldr	r3, [pc, #64]	; (80003d0 <mts_TIM3_init+0xb0>)
 800038e:	6a1a      	ldr	r2, [r3, #32]
 8000390:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <mts_TIM3_init+0xb0>)
 8000392:	2180      	movs	r1, #128	; 0x80
 8000394:	0049      	lsls	r1, r1, #1
 8000396:	430a      	orrs	r2, r1
 8000398:	621a      	str	r2, [r3, #32]
    // enable update interrupt
    TIM3->DIER |= (1 << 0) ;
 800039a:	4b0d      	ldr	r3, [pc, #52]	; (80003d0 <mts_TIM3_init+0xb0>)
 800039c:	68da      	ldr	r2, [r3, #12]
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <mts_TIM3_init+0xb0>)
 80003a0:	2101      	movs	r1, #1
 80003a2:	430a      	orrs	r2, r1
 80003a4:	60da      	str	r2, [r3, #12]

    NVIC_SetPriority(TIM3_IRQn, 1) ;
 80003a6:	2101      	movs	r1, #1
 80003a8:	2010      	movs	r0, #16
 80003aa:	f7ff fec5 	bl	8000138 <__NVIC_SetPriority>
    // enable TIM3 IRQ from NVIC
    NVIC_EnableIRQ(TIM3_IRQn) ;
 80003ae:	2010      	movs	r0, #16
 80003b0:	f7ff fea8 	bl	8000104 <__NVIC_EnableIRQ>

    // Enable Timer 3 module (CEN, bit0)
    TIM3->CR1 |= 1U ;
 80003b4:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <mts_TIM3_init+0xb0>)
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <mts_TIM3_init+0xb0>)
 80003ba:	2101      	movs	r1, #1
 80003bc:	430a      	orrs	r2, r1
 80003be:	601a      	str	r2, [r3, #0]
}
 80003c0:	46c0      	nop			; (mov r8, r8)
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	46c0      	nop			; (mov r8, r8)
 80003c8:	40021000 	.word	0x40021000
 80003cc:	50000400 	.word	0x50000400
 80003d0:	40000400 	.word	0x40000400

080003d4 <main>:

int main(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0

	mts_TIM3_init();
 80003d8:	f7ff ffa2 	bl	8000320 <mts_TIM3_init>
	mts_led_init();
 80003dc:	f7ff ff1a 	bl	8000214 <mts_led_init>
	led_set();
 80003e0:	f7ff ff42 	bl	8000268 <led_set>

    while(1) {
 80003e4:	e7fe      	b.n	80003e4 <main+0x10>
	...

080003e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003e8:	480d      	ldr	r0, [pc, #52]	; (8000420 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ea:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003ec:	f000 f826 	bl	800043c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f0:	480c      	ldr	r0, [pc, #48]	; (8000424 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f2:	490d      	ldr	r1, [pc, #52]	; (8000428 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f4:	4a0d      	ldr	r2, [pc, #52]	; (800042c <LoopForever+0xe>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f8:	e002      	b.n	8000400 <LoopCopyDataInit>

080003fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003fe:	3304      	adds	r3, #4

08000400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000404:	d3f9      	bcc.n	80003fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000406:	4a0a      	ldr	r2, [pc, #40]	; (8000430 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000408:	4c0a      	ldr	r4, [pc, #40]	; (8000434 <LoopForever+0x16>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800040c:	e001      	b.n	8000412 <LoopFillZerobss>

0800040e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800040e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000410:	3204      	adds	r2, #4

08000412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000414:	d3fb      	bcc.n	800040e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000416:	f000 f81d 	bl	8000454 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800041a:	f7ff ffdb 	bl	80003d4 <main>

0800041e <LoopForever>:

LoopForever:
    b LoopForever
 800041e:	e7fe      	b.n	800041e <LoopForever>
  ldr   r0, =_estack
 8000420:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000428:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800042c:	080004bc 	.word	0x080004bc
  ldr r2, =_sbss
 8000430:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000434:	20000020 	.word	0x20000020

08000438 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000438:	e7fe      	b.n	8000438 <ADC_COMP_IRQHandler>
	...

0800043c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000440:	4b03      	ldr	r3, [pc, #12]	; (8000450 <SystemInit+0x14>)
 8000442:	2280      	movs	r2, #128	; 0x80
 8000444:	0512      	lsls	r2, r2, #20
 8000446:	609a      	str	r2, [r3, #8]
#endif
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <__libc_init_array>:
 8000454:	b570      	push	{r4, r5, r6, lr}
 8000456:	2600      	movs	r6, #0
 8000458:	4d0c      	ldr	r5, [pc, #48]	; (800048c <__libc_init_array+0x38>)
 800045a:	4c0d      	ldr	r4, [pc, #52]	; (8000490 <__libc_init_array+0x3c>)
 800045c:	1b64      	subs	r4, r4, r5
 800045e:	10a4      	asrs	r4, r4, #2
 8000460:	42a6      	cmp	r6, r4
 8000462:	d109      	bne.n	8000478 <__libc_init_array+0x24>
 8000464:	2600      	movs	r6, #0
 8000466:	f000 f819 	bl	800049c <_init>
 800046a:	4d0a      	ldr	r5, [pc, #40]	; (8000494 <__libc_init_array+0x40>)
 800046c:	4c0a      	ldr	r4, [pc, #40]	; (8000498 <__libc_init_array+0x44>)
 800046e:	1b64      	subs	r4, r4, r5
 8000470:	10a4      	asrs	r4, r4, #2
 8000472:	42a6      	cmp	r6, r4
 8000474:	d105      	bne.n	8000482 <__libc_init_array+0x2e>
 8000476:	bd70      	pop	{r4, r5, r6, pc}
 8000478:	00b3      	lsls	r3, r6, #2
 800047a:	58eb      	ldr	r3, [r5, r3]
 800047c:	4798      	blx	r3
 800047e:	3601      	adds	r6, #1
 8000480:	e7ee      	b.n	8000460 <__libc_init_array+0xc>
 8000482:	00b3      	lsls	r3, r6, #2
 8000484:	58eb      	ldr	r3, [r5, r3]
 8000486:	4798      	blx	r3
 8000488:	3601      	adds	r6, #1
 800048a:	e7f2      	b.n	8000472 <__libc_init_array+0x1e>
 800048c:	080004b4 	.word	0x080004b4
 8000490:	080004b4 	.word	0x080004b4
 8000494:	080004b4 	.word	0x080004b4
 8000498:	080004b8 	.word	0x080004b8

0800049c <_init>:
 800049c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004a2:	bc08      	pop	{r3}
 80004a4:	469e      	mov	lr, r3
 80004a6:	4770      	bx	lr

080004a8 <_fini>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ae:	bc08      	pop	{r3}
 80004b0:	469e      	mov	lr, r3
 80004b2:	4770      	bx	lr
