<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p518" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_518{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_518{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_518{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_518{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_518{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_518{left:147px;bottom:1038px;letter-spacing:0.1px;word-spacing:0.11px;}
#t7_518{left:96px;bottom:1003px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t8_518{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.82px;}
#t9_518{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_518{left:96px;bottom:924px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_518{left:259px;bottom:923px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tc_518{left:96px;bottom:902px;letter-spacing:0.09px;word-spacing:-0.41px;}
#td_518{left:96px;bottom:865px;letter-spacing:-0.18px;word-spacing:0.08px;}
#te_518{left:294px;bottom:865px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_518{left:96px;bottom:843px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_518{left:96px;bottom:807px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#th_518{left:508px;bottom:806px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ti_518{left:96px;bottom:785px;letter-spacing:0.13px;word-spacing:-0.58px;}
#tj_518{left:96px;bottom:763px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tk_518{left:96px;bottom:727px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tl_518{left:270px;bottom:726px;letter-spacing:0.12px;word-spacing:-0.89px;}
#tm_518{left:96px;bottom:705px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tn_518{left:96px;bottom:668px;letter-spacing:-0.33px;word-spacing:0.24px;}
#to_518{left:213px;bottom:668px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_518{left:96px;bottom:646px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_518{left:96px;bottom:625px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tr_518{left:96px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_518{left:96px;bottom:567px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tt_518{left:405px;bottom:566px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tu_518{left:96px;bottom:545px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_518{left:96px;bottom:510px;letter-spacing:0.12px;word-spacing:-0.37px;}
#tw_518{left:96px;bottom:488px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_518{left:96px;bottom:449px;letter-spacing:0.11px;}
#ty_518{left:147px;bottom:449px;letter-spacing:0.17px;word-spacing:0.04px;}
#tz_518{left:96px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_518{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_518{left:96px;bottom:371px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t12_518{left:96px;bottom:334px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t13_518{left:257px;bottom:333px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_518{left:96px;bottom:312px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_518{left:96px;bottom:276px;letter-spacing:-0.12px;}
#t16_518{left:189px;bottom:276px;}
#t17_518{left:203px;bottom:276px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t18_518{left:292px;bottom:276px;}
#t19_518{left:306px;bottom:276px;letter-spacing:-0.1px;}
#t1a_518{left:397px;bottom:275px;letter-spacing:0.02px;word-spacing:-0.34px;}
#t1b_518{left:96px;bottom:254px;letter-spacing:0.06px;word-spacing:-0.39px;}
#t1c_518{left:96px;bottom:232px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1d_518{left:96px;bottom:197px;letter-spacing:0.12px;word-spacing:-0.66px;}
#t1e_518{left:96px;bottom:176px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_518{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_518{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_518{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_518{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_518{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_518{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_518{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts518" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg518Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg518" style="-webkit-user-select: none;"><object width="935" height="1210" data="518/518.svg" type="image/svg+xml" id="pdf518" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_518" class="t s1_518">63 </span><span id="t2_518" class="t s2_518">System Resources </span>
<span id="t3_518" class="t s1_518">AMD64 Technology </span><span id="t4_518" class="t s1_518">24593—Rev. 3.41—June 2023 </span>
<span id="t5_518" class="t s3_518">3.2.3 </span><span id="t6_518" class="t s3_518">Memory-Typing Registers </span>
<span id="t7_518" class="t s4_518">Memory-typing MSRs are used to characterize, or type, memory. Memory typing allows software to </span>
<span id="t8_518" class="t s4_518">control the cacheability of memory, and determine how accesses to memory are ordered. The memory- </span>
<span id="t9_518" class="t s4_518">typing registers perform the following functions: </span>
<span id="ta_518" class="t s5_518">MTRRcap Register. </span><span id="tb_518" class="t s4_518">This register contains information describing the level of MTRR support </span>
<span id="tc_518" class="t s4_518">provided by the processor. </span>
<span id="td_518" class="t s5_518">MTRRdefType Register. </span><span id="te_518" class="t s4_518">This register establishes the default memory type to be used for physical </span>
<span id="tf_518" class="t s4_518">memory that is not specifically characterized using the fixed-range and variable-range MTRRs. </span>
<span id="tg_518" class="t s5_518">MTRRphysBasen and MTRRphysMaskn Registers. </span><span id="th_518" class="t s4_518">These registers form a register pair that can </span>
<span id="ti_518" class="t s4_518">be used to characterize any address range within the physical-memory space, including all of physical </span>
<span id="tj_518" class="t s4_518">memory. Up to eight address ranges of varying sizes can be characterized using these registers. </span>
<span id="tk_518" class="t s5_518">MTRRfixn Registers. </span><span id="tl_518" class="t s4_518">These registers are used to characterize fixed-size memory ranges in the first 1 </span>
<span id="tm_518" class="t s4_518">Mbytes of physical-memory space. </span>
<span id="tn_518" class="t s5_518">PAT Register. </span><span id="to_518" class="t s4_518">This register allows memory-type characterization based on the virtual (linear) </span>
<span id="tp_518" class="t s4_518">address. It is an extension to the PCD and PWT memory types supported by the legacy paging </span>
<span id="tq_518" class="t s4_518">mechanism. The PAT mechanism provides the same memory-typing capabilities as the MTRRs, but </span>
<span id="tr_518" class="t s4_518">with the added flexibility provided by the paging mechanism. </span>
<span id="ts_518" class="t s5_518">TOP_MEM and TOP_MEM2 Registers. </span><span id="tt_518" class="t s4_518">These top-of-memory registers allow system software to </span>
<span id="tu_518" class="t s4_518">specify physical addresses ranges as memory-mapped I/O locations. </span>
<span id="tv_518" class="t s4_518">Refer to Section 7.7 “Memory-Type Range Registers,” on page 216 for more information on using </span>
<span id="tw_518" class="t s4_518">these registers. </span>
<span id="tx_518" class="t s3_518">3.2.4 </span><span id="ty_518" class="t s3_518">Debug-Extension Registers </span>
<span id="tz_518" class="t s4_518">The debug-extension MSRs provide software-debug capability not available in the legacy debug </span>
<span id="t10_518" class="t s4_518">registers (DR0–DR7). These MSRs allow single stepping and recording of control transfers to take </span>
<span id="t11_518" class="t s4_518">place. The debug-extension registers perform the following functions: </span>
<span id="t12_518" class="t s5_518">DebugCtl Register. </span><span id="t13_518" class="t s4_518">This MSR register provides control over control-transfer recording and single </span>
<span id="t14_518" class="t s4_518">stepping, and external-breakpoint reporting and trace messages. </span>
<span id="t15_518" class="t s5_518">LastBranch</span><span id="t16_518" class="t s1_518">x </span><span id="t17_518" class="t s5_518">and LastInt</span><span id="t18_518" class="t s1_518">x </span><span id="t19_518" class="t s5_518">Registers. </span><span id="t1a_518" class="t s4_518">The four registers, LastBranchToIP, LastBranchFromIP, </span>
<span id="t1b_518" class="t s4_518">LastIntToIP, and LastIntFromIP, are all used to record the source and target of control transfers when </span>
<span id="t1c_518" class="t s4_518">branch recording is enabled. </span>
<span id="t1d_518" class="t s4_518">Refer to Section 13.1.6 “Control-Transfer Breakpoint Features,” on page 408 for more information on </span>
<span id="t1e_518" class="t s4_518">using these debug registers. </span>
<span id="t1f_518" class="t s6_518">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
