{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728715561940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728715561940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:16:01 2024 " "Processing started: Sat Oct 12 10:16:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728715561940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728715561940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU_Test -c CU_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU_Test -c CU_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728715561940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1728715562294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SC-SC_behave " "Found design unit 1: SC-SC_behave" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/SC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""} { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "SC.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/SC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_16-IR_16_behave " "Found design unit 1: IR_16-IR_16_behave" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_16 " "Found entity 1: IR_16" {  } { { "IR.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3-Decoder3_behave " "Found design unit 1: Decoder3-Decoder3_behave" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3 " "Found entity 1: Decoder3" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder4-Decoder4_behave " "Found design unit 1: Decoder4-Decoder4_behave" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder4 " "Found entity 1: Decoder4" {  } { { "Decoder4.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONVERTER-CONVERTER_Behave " "Found design unit 1: CONVERTER-CONVERTER_Behave" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disp_CA-Disp_CA_Behave " "Found design unit 1: Disp_CA-Disp_CA_Behave" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Disp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disp_CA " "Found entity 1: Disp_CA" {  } { { "Disp.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_16-CU_16_behave " "Found design unit 1: CU_16-CU_16_behave" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_16 " "Found entity 1: CU_16" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_controll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave " "Found design unit 1: Clock_controll_50MHZ_T_50HZ-Clock_Controll_50MHZ_T_50HZ_Behave" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_controll_50MHZ_T_50HZ " "Found entity 1: Clock_controll_50MHZ_T_50HZ" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_Test-CU_Test_Behave " "Found design unit 1: CU_Test-CU_Test_Behave" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_Test " "Found entity 1: CU_Test" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715562609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU_Test " "Elaborating entity \"CU_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728715562659 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Zero CU_Test.vhd(157) " "VHDL Signal Declaration warning at CU_Test.vhd(157): used explicit default value for signal \"Zero\" because signal was never assigned a value" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 157 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig1 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig1\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig2 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig2\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig3 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig3\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig4 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig4\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dig5 CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Dig5\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Table_Led CU_Test.vhd(230) " "VHDL Process Statement warning at CU_Test.vhd(230): inferring latch(es) for signal or variable \"Table_Led\", which holds its previous value in one or more paths through the process" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Table_Led\[0\] CU_Test.vhd(230) " "Inferred latch for \"Table_Led\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Table_Led\[1\] CU_Test.vhd(230) " "Inferred latch for \"Table_Led\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig5\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig5\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig4\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig4\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig3\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig3\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig2\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig2\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[0\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[0\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[1\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[1\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[2\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[2\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[3\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[3\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[4\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[4\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[5\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[5\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dig1\[6\] CU_Test.vhd(230) " "Inferred latch for \"Dig1\[6\]\" at CU_Test.vhd(230)" {  } { { "CU_Test.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562659 "|CU_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_controll_50MHZ_T_50HZ Clock_controll_50MHZ_T_50HZ:CC " "Elaborating entity \"Clock_controll_50MHZ_T_50HZ\" for hierarchy \"Clock_controll_50MHZ_T_50HZ:CC\"" {  } { { "CU_Test.vhd" "CC" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN Clock_Controll.vhd(18) " "VHDL Process Statement warning at Clock_Controll.vhd(18): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728715562675 "|CU_Test|Clock_controll_50MHZ_T_50HZ:CC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Clock_Controll.vhd(19) " "VHDL Process Statement warning at Clock_Controll.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Controll.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Clock_Controll.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1728715562675 "|CU_Test|Clock_controll_50MHZ_T_50HZ:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC SC:SC1 " "Elaborating entity \"SC\" for hierarchy \"SC:SC1\"" {  } { { "CU_Test.vhd" "SC1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4 Decoder4:DEC " "Elaborating entity \"Decoder4\" for hierarchy \"Decoder4:DEC\"" {  } { { "CU_Test.vhd" "DEC" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_16 CU_16:CU1 " "Elaborating entity \"CU_16\" for hierarchy \"CU_16:CU1\"" {  } { { "CU_Test.vhd" "CU1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562690 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout CU.vhd(135) " "Inferred latch for \"Rout\" at CU.vhd(135)" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3 CU_16:CU1\|Decoder3:U1 " "Elaborating entity \"Decoder3\" for hierarchy \"CU_16:CU1\|Decoder3:U1\"" {  } { { "CU.vhd" "U1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562690 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] Decoder3.vhd(11) " "Inferred latch for \"o\[0\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] Decoder3.vhd(11) " "Inferred latch for \"o\[1\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] Decoder3.vhd(11) " "Inferred latch for \"o\[2\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] Decoder3.vhd(11) " "Inferred latch for \"o\[3\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] Decoder3.vhd(11) " "Inferred latch for \"o\[4\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] Decoder3.vhd(11) " "Inferred latch for \"o\[5\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] Decoder3.vhd(11) " "Inferred latch for \"o\[6\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] Decoder3.vhd(11) " "Inferred latch for \"o\[7\]\" at Decoder3.vhd(11)" {  } { { "Decoder3.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Decoder3.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1728715562690 "|CU_Test|CU_16:CU1|Decoder3:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONVERTER CONVERTER:CON1 " "Elaborating entity \"CONVERTER\" for hierarchy \"CONVERTER:CON1\"" {  } { { "CU_Test.vhd" "CON1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_CA Disp_CA:DIS1 " "Elaborating entity \"Disp_CA\" for hierarchy \"Disp_CA:DIS1\"" {  } { { "CU_Test.vhd" "DIS1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU_Test.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715562690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU_16:CU1\|Rout " "LATCH primitive \"CU_16:CU1\|Rout\" is permanently disabled" {  } { { "CU.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/CU.vhd" 37 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1728715562800 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod0\"" {  } { { "Converter.vhd" "Mod0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div0\"" {  } { { "Converter.vhd" "Div0" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod1\"" {  } { { "Converter.vhd" "Mod1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div1\"" {  } { { "Converter.vhd" "Div1" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod2\"" {  } { { "Converter.vhd" "Mod2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div2\"" {  } { { "Converter.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod3\"" {  } { { "Converter.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div2\"" {  } { { "Converter.vhd" "Div2" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod3\"" {  } { { "Converter.vhd" "Mod3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Div3\"" {  } { { "Converter.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON1\|Mod4\"" {  } { { "Converter.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Div3\"" {  } { { "Converter.vhd" "Div3" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CONVERTER:CON2\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CONVERTER:CON2\|Mod4\"" {  } { { "Converter.vhd" "Mod4" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1728715563465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563516 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CONVERTER:CON2\|lpm_divide:Mod0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON2\|lpm_divide:Mod0 " "Instantiated megafunction \"CONVERTER:CON2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563610 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728715563688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728715563688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Mod1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Mod1 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CONVERTER:CON2\|lpm_divide:Div0\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON2\|lpm_divide:Div0 " "Instantiated megafunction \"CONVERTER:CON2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563703 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONVERTER:CON1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CONVERTER:CON1\|lpm_divide:Div1\"" {  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715563719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONVERTER:CON1\|lpm_divide:Div1 " "Instantiated megafunction \"CONVERTER:CON1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728715563719 ""}  } { { "Converter.vhd" "" { Text "C:/Users/NSB/Documents/U/project/Final Files (Synthesis)/CU Test/Converter.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1728715563719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728715574959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1728715575332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728715575645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728715575645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3866 " "Implemented 3866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728715575973 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728715575973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3809 " "Implemented 3809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728715575973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728715575973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728715576016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:16:16 2024 " "Processing ended: Sat Oct 12 10:16:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728715576016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728715576016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728715576016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728715576016 ""}
