#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 14 17:30:30 2025
# Process ID: 13088
# Current directory: C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4748 C:\Users\Farbo\Desktop\Uni Stuff\Term 2\Logic Circuits\Project\LogicCircuits_Project_CPU_Cache\LogicCircuits_Project_CPU_Cache.xpr
# Log file: C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/vivado.log
# Journal file: C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache'
WARNING: [Board 49-91] Board repository path 'C:/Users/Farbo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Farbo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_handler_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Farbo/Desktop/Uni -notrace
couldn't read file "C:/Users/Farbo/Desktop/Uni": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 14 17:34:00 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 894.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memory.list referenced on C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v at line 20 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 908.539 ; gain = 13.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memory.list referenced on C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v at line 20 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memory.list referenced on C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v at line 20 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'B' found in data of file "memory.list"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit 'b' found in data of file "memory.list"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: cache_handler
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v:1]
Failed to read verilog 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_handler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v:1]
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
"xelab -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8ba9ce1a5d8f4eb8968e841e05f60a6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_handler_behav xil_defaultlib.cache_handler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_handler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_handler_behav -key {Behavioral:sim_1:Functional:cache_handler} -tclbatch {cache_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cache_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: cache_handler
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v:1]
Failed to read verilog 'C:/Users/Farbo/Desktop/Uni Stuff/Term 2/Logic Circuits/Project/LogicCircuits_Project_CPU_Cache/LogicCircuits_Project_CPU_Cache.srcs/sources_1/new/main.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
