#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbaaec4aed0 .scope module, "oriTB" "oriTB" 2 1;
 .timescale 0 0;
v0x7fbaaec60d70_0 .var "clk", 0 0;
v0x7fbaaec60e00_0 .net "dataadr", 31 0, v0x7fbaaec58550_0;  1 drivers
v0x7fbaaec60e90_0 .net "memwrite", 0 0, L_0x7fbaaec613c0;  1 drivers
v0x7fbaaec60f20_0 .var "reset", 0 0;
v0x7fbaaec61030_0 .net "writedata", 31 0, L_0x7fbaaec62fc0;  1 drivers
E_0x7fbaaec444d0 .event negedge, v0x7fbaaec55220_0;
S_0x7fbaaec4bdc0 .scope module, "dut" "ori" 2 8, 2 44 0, S_0x7fbaaec4aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fbaaec607f0_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  1 drivers
v0x7fbaaec60880_0 .net "dataadr", 31 0, v0x7fbaaec58550_0;  alias, 1 drivers
v0x7fbaaec60910_0 .net "instr", 31 0, L_0x7fbaaec641d0;  1 drivers
v0x7fbaaec609a0_0 .net "memwrite", 0 0, L_0x7fbaaec613c0;  alias, 1 drivers
v0x7fbaaec60a30_0 .net "pc", 31 0, v0x7fbaaec5a8b0_0;  1 drivers
v0x7fbaaec60b40_0 .net "readdata", 31 0, L_0x7fbaaec645a0;  1 drivers
v0x7fbaaec60c50_0 .net "reset", 0 0, v0x7fbaaec60f20_0;  1 drivers
v0x7fbaaec60ce0_0 .net "writedata", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
L_0x7fbaaec64280 .part v0x7fbaaec5a8b0_0, 2, 6;
S_0x7fbaaec25400 .scope module, "dmem" "dmem" 2 52, 2 85 0, S_0x7fbaaec4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fbaaec645a0 .functor BUFZ 32, L_0x7fbaaec64320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbaaec08b70 .array "RAM", 0 63, 31 0;
v0x7fbaaec032b0_0 .net *"_ivl_0", 31 0, L_0x7fbaaec64320;  1 drivers
v0x7fbaaec550b0_0 .net *"_ivl_3", 29 0, L_0x7fbaaec643c0;  1 drivers
v0x7fbaaec55170_0 .net "a", 31 0, v0x7fbaaec58550_0;  alias, 1 drivers
v0x7fbaaec55220_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  alias, 1 drivers
v0x7fbaaec55300_0 .net "rd", 31 0, L_0x7fbaaec645a0;  alias, 1 drivers
v0x7fbaaec553b0_0 .net "wd", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
v0x7fbaaec55460_0 .net "we", 0 0, L_0x7fbaaec613c0;  alias, 1 drivers
E_0x7fbaaec3cd90 .event posedge, v0x7fbaaec55220_0;
L_0x7fbaaec64320 .array/port v0x7fbaaec08b70, L_0x7fbaaec643c0;
L_0x7fbaaec643c0 .part v0x7fbaaec58550_0, 2, 30;
S_0x7fbaaec55580 .scope module, "imem" "imem" 2 51, 2 74 0, S_0x7fbaaec4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fbaaec641d0 .functor BUFZ 32, L_0x7fbaaec64090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbaaec55740 .array "RAM", 0 63, 31 0;
v0x7fbaaec557e0_0 .net *"_ivl_0", 31 0, L_0x7fbaaec64090;  1 drivers
v0x7fbaaec55890_0 .net *"_ivl_2", 7 0, L_0x7fbaaec64130;  1 drivers
L_0x10adb53b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec55950_0 .net *"_ivl_5", 1 0, L_0x10adb53b0;  1 drivers
v0x7fbaaec55a00_0 .net "a", 5 0, L_0x7fbaaec64280;  1 drivers
v0x7fbaaec55af0_0 .net "rd", 31 0, L_0x7fbaaec641d0;  alias, 1 drivers
L_0x7fbaaec64090 .array/port v0x7fbaaec55740, L_0x7fbaaec64130;
L_0x7fbaaec64130 .concat [ 6 2 0 0], L_0x7fbaaec64280, L_0x10adb53b0;
S_0x7fbaaec55bd0 .scope module, "mips" "mips" 2 49, 2 55 0, S_0x7fbaaec4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fbaaec5f850_0 .net "alucontrol", 2 0, v0x7fbaaec56450_0;  1 drivers
v0x7fbaaec5f8e0_0 .net "aluout", 31 0, v0x7fbaaec58550_0;  alias, 1 drivers
v0x7fbaaec5fa00_0 .net "alusrc", 0 0, L_0x7fbaaec61200;  1 drivers
v0x7fbaaec5fb10_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  alias, 1 drivers
v0x7fbaaec5fc20_0 .net "instr", 31 0, L_0x7fbaaec641d0;  alias, 1 drivers
v0x7fbaaec5fcb0_0 .net "jump", 0 0, L_0x7fbaaec61500;  1 drivers
v0x7fbaaec5fdc0_0 .net "memtoreg", 0 0, L_0x7fbaaec61460;  1 drivers
v0x7fbaaec5fed0_0 .net "memwrite", 0 0, L_0x7fbaaec613c0;  alias, 1 drivers
v0x7fbaaec5ff60_0 .net "ori", 0 0, L_0x7fbaaec615a0;  1 drivers
v0x7fbaaec600f0_0 .net "pc", 31 0, v0x7fbaaec5a8b0_0;  alias, 1 drivers
v0x7fbaaec60180_0 .net "pcsrc", 0 0, L_0x7fbaaec61830;  1 drivers
v0x7fbaaec60210_0 .net "readdata", 31 0, L_0x7fbaaec645a0;  alias, 1 drivers
v0x7fbaaec602a0_0 .net "regdst", 0 0, L_0x7fbaaec61160;  1 drivers
v0x7fbaaec603b0_0 .net "regwrite", 0 0, L_0x7fbaaec610c0;  1 drivers
v0x7fbaaec604c0_0 .net "reset", 0 0, v0x7fbaaec60f20_0;  alias, 1 drivers
v0x7fbaaec60550_0 .net "writedata", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
v0x7fbaaec60660_0 .net "zero", 0 0, v0x7fbaaec586f0_0;  1 drivers
L_0x7fbaaec619a0 .part L_0x7fbaaec641d0, 26, 6;
L_0x7fbaaec61ac0 .part L_0x7fbaaec641d0, 0, 6;
S_0x7fbaaec55e90 .scope module, "c" "controller" 2 65, 2 97 0, S_0x7fbaaec55bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "ori";
    .port_info 11 /OUTPUT 3 "alucontrol";
L_0x7fbaaec61830 .functor AND 1, L_0x7fbaaec612a0, v0x7fbaaec586f0_0, C4<1>, C4<1>;
v0x7fbaaec57370_0 .net "alucontrol", 2 0, v0x7fbaaec56450_0;  alias, 1 drivers
v0x7fbaaec57400_0 .net "aluop", 1 0, L_0x7fbaaec61740;  1 drivers
v0x7fbaaec57490_0 .net "alusrc", 0 0, L_0x7fbaaec61200;  alias, 1 drivers
v0x7fbaaec57540_0 .net "branch", 0 0, L_0x7fbaaec612a0;  1 drivers
v0x7fbaaec575f0_0 .net "funct", 5 0, L_0x7fbaaec61ac0;  1 drivers
v0x7fbaaec576c0_0 .net "jump", 0 0, L_0x7fbaaec61500;  alias, 1 drivers
v0x7fbaaec57770_0 .net "memtoreg", 0 0, L_0x7fbaaec61460;  alias, 1 drivers
v0x7fbaaec57820_0 .net "memwrite", 0 0, L_0x7fbaaec613c0;  alias, 1 drivers
v0x7fbaaec578f0_0 .net "op", 5 0, L_0x7fbaaec619a0;  1 drivers
v0x7fbaaec57a00_0 .net "ori", 0 0, L_0x7fbaaec615a0;  alias, 1 drivers
v0x7fbaaec57a90_0 .net "pcsrc", 0 0, L_0x7fbaaec61830;  alias, 1 drivers
v0x7fbaaec57b20_0 .net "regdst", 0 0, L_0x7fbaaec61160;  alias, 1 drivers
v0x7fbaaec57bb0_0 .net "regwrite", 0 0, L_0x7fbaaec610c0;  alias, 1 drivers
v0x7fbaaec57c60_0 .net "zero", 0 0, v0x7fbaaec586f0_0;  alias, 1 drivers
S_0x7fbaaec561d0 .scope module, "ad" "aludec" 2 111, 2 172 0, S_0x7fbaaec55e90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fbaaec56450_0 .var "alucontrol", 2 0;
v0x7fbaaec56510_0 .net "aluop", 1 0, L_0x7fbaaec61740;  alias, 1 drivers
v0x7fbaaec565c0_0 .net "funct", 5 0, L_0x7fbaaec61ac0;  alias, 1 drivers
E_0x7fbaaec56400 .event edge, v0x7fbaaec56510_0, v0x7fbaaec565c0_0;
S_0x7fbaaec566d0 .scope module, "md" "maindec" 2 108, 2 154 0, S_0x7fbaaec55e90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "ori";
    .port_info 9 /OUTPUT 2 "aluop";
v0x7fbaaec56a10_0 .net *"_ivl_11", 9 0, v0x7fbaaec56cc0_0;  1 drivers
v0x7fbaaec56ac0_0 .net "aluop", 1 0, L_0x7fbaaec61740;  alias, 1 drivers
v0x7fbaaec56b80_0 .net "alusrc", 0 0, L_0x7fbaaec61200;  alias, 1 drivers
v0x7fbaaec56c30_0 .net "branch", 0 0, L_0x7fbaaec612a0;  alias, 1 drivers
v0x7fbaaec56cc0_0 .var "controls", 9 0;
v0x7fbaaec56db0_0 .net "jump", 0 0, L_0x7fbaaec61500;  alias, 1 drivers
v0x7fbaaec56e50_0 .net "memtoreg", 0 0, L_0x7fbaaec61460;  alias, 1 drivers
v0x7fbaaec56ef0_0 .net "memwrite", 0 0, L_0x7fbaaec613c0;  alias, 1 drivers
v0x7fbaaec56f80_0 .net "op", 5 0, L_0x7fbaaec619a0;  alias, 1 drivers
v0x7fbaaec570a0_0 .net "ori", 0 0, L_0x7fbaaec615a0;  alias, 1 drivers
v0x7fbaaec57140_0 .net "regdst", 0 0, L_0x7fbaaec61160;  alias, 1 drivers
v0x7fbaaec571e0_0 .net "regwrite", 0 0, L_0x7fbaaec610c0;  alias, 1 drivers
E_0x7fbaaec569e0 .event edge, v0x7fbaaec56f80_0;
L_0x7fbaaec610c0 .part v0x7fbaaec56cc0_0, 9, 1;
L_0x7fbaaec61160 .part v0x7fbaaec56cc0_0, 8, 1;
L_0x7fbaaec61200 .part v0x7fbaaec56cc0_0, 7, 1;
L_0x7fbaaec612a0 .part v0x7fbaaec56cc0_0, 6, 1;
L_0x7fbaaec613c0 .part v0x7fbaaec56cc0_0, 5, 1;
L_0x7fbaaec61460 .part v0x7fbaaec56cc0_0, 4, 1;
L_0x7fbaaec61500 .part v0x7fbaaec56cc0_0, 3, 1;
L_0x7fbaaec615a0 .part v0x7fbaaec56cc0_0, 2, 1;
L_0x7fbaaec61740 .part v0x7fbaaec56cc0_0, 0, 2;
S_0x7fbaaec57da0 .scope module, "dp" "datapath" 2 67, 2 115 0, S_0x7fbaaec55bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "ori";
    .port_info 9 /INPUT 3 "alucontrol";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /INPUT 32 "instr";
    .port_info 13 /OUTPUT 32 "aluout";
    .port_info 14 /OUTPUT 32 "writedata";
    .port_info 15 /INPUT 32 "readdata";
v0x7fbaaec5e100_0 .net *"_ivl_3", 3 0, L_0x7fbaaec62300;  1 drivers
v0x7fbaaec5e1c0_0 .net *"_ivl_5", 25 0, L_0x7fbaaec623a0;  1 drivers
L_0x10adb50e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5e260_0 .net/2u *"_ivl_6", 1 0, L_0x10adb50e0;  1 drivers
v0x7fbaaec5e310_0 .net "alucontrol", 2 0, v0x7fbaaec56450_0;  alias, 1 drivers
v0x7fbaaec5e3b0_0 .net "aluout", 31 0, v0x7fbaaec58550_0;  alias, 1 drivers
v0x7fbaaec5e490_0 .net "alusrc", 0 0, L_0x7fbaaec61200;  alias, 1 drivers
v0x7fbaaec5e520_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  alias, 1 drivers
v0x7fbaaec5e5b0_0 .net "instr", 31 0, L_0x7fbaaec641d0;  alias, 1 drivers
v0x7fbaaec5e650_0 .net "jump", 0 0, L_0x7fbaaec61500;  alias, 1 drivers
v0x7fbaaec5e760_0 .net "memtoreg", 0 0, L_0x7fbaaec61460;  alias, 1 drivers
v0x7fbaaec5e7f0_0 .net "ori", 0 0, L_0x7fbaaec615a0;  alias, 1 drivers
v0x7fbaaec5e880_0 .net "pc", 31 0, v0x7fbaaec5a8b0_0;  alias, 1 drivers
v0x7fbaaec5e910_0 .net "pcbranch", 31 0, L_0x7fbaaec61f40;  1 drivers
v0x7fbaaec5e9f0_0 .net "pcnext", 31 0, L_0x7fbaaec621e0;  1 drivers
v0x7fbaaec5eac0_0 .net "pcnextbr", 31 0, L_0x7fbaaec620c0;  1 drivers
v0x7fbaaec5eb90_0 .net "pcplus4", 31 0, L_0x7fbaaec61b60;  1 drivers
v0x7fbaaec5ec20_0 .net "pcsrc", 0 0, L_0x7fbaaec61830;  alias, 1 drivers
v0x7fbaaec5edf0_0 .net "readdata", 31 0, L_0x7fbaaec645a0;  alias, 1 drivers
v0x7fbaaec5ee80_0 .net "regdst", 0 0, L_0x7fbaaec61160;  alias, 1 drivers
v0x7fbaaec5ef10_0 .net "regwrite", 0 0, L_0x7fbaaec610c0;  alias, 1 drivers
v0x7fbaaec5efa0_0 .net "reset", 0 0, v0x7fbaaec60f20_0;  alias, 1 drivers
v0x7fbaaec5f030_0 .net "result", 31 0, L_0x7fbaaec63570;  1 drivers
v0x7fbaaec5f0c0_0 .net "signimm", 31 0, L_0x7fbaaec638a0;  1 drivers
v0x7fbaaec5f150_0 .net "signimmsh", 31 0, L_0x7fbaaec61ea0;  1 drivers
v0x7fbaaec5f220_0 .net "srca", 31 0, L_0x7fbaaec629a0;  1 drivers
v0x7fbaaec5f2f0_0 .net "srcb", 31 0, L_0x7fbaaec63ef0;  1 drivers
v0x7fbaaec5f3c0_0 .net "writedata", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
v0x7fbaaec5f450_0 .net "writereg", 4 0, L_0x7fbaaec63390;  1 drivers
v0x7fbaaec5f520_0 .net "zeout", 31 0, L_0x7fbaaec63dd0;  1 drivers
v0x7fbaaec5f5f0_0 .net "zero", 0 0, v0x7fbaaec586f0_0;  alias, 1 drivers
v0x7fbaaec5f6c0_0 .net "zeroimm", 31 0, L_0x7fbaaec63c40;  1 drivers
L_0x7fbaaec62300 .part L_0x7fbaaec61b60, 28, 4;
L_0x7fbaaec623a0 .part L_0x7fbaaec641d0, 0, 26;
L_0x7fbaaec62440 .concat [ 2 26 4 0], L_0x10adb50e0, L_0x7fbaaec623a0, L_0x7fbaaec62300;
L_0x7fbaaec63120 .part L_0x7fbaaec641d0, 21, 5;
L_0x7fbaaec631c0 .part L_0x7fbaaec641d0, 16, 5;
L_0x7fbaaec63430 .part L_0x7fbaaec641d0, 16, 5;
L_0x7fbaaec634d0 .part L_0x7fbaaec641d0, 11, 5;
L_0x7fbaaec63ba0 .part L_0x7fbaaec641d0, 0, 16;
L_0x7fbaaec63ce0 .part L_0x7fbaaec641d0, 0, 16;
S_0x7fbaaec58170 .scope module, "alu" "alu" 2 151, 2 250 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fbaaec583e0_0 .net "a", 31 0, L_0x7fbaaec629a0;  alias, 1 drivers
v0x7fbaaec584a0_0 .net "b", 31 0, L_0x7fbaaec63ef0;  alias, 1 drivers
v0x7fbaaec58550_0 .var "out", 31 0;
v0x7fbaaec58620_0 .net "sel", 2 0, v0x7fbaaec56450_0;  alias, 1 drivers
v0x7fbaaec586f0_0 .var "zero", 0 0;
E_0x7fbaaec58390 .event edge, v0x7fbaaec56450_0, v0x7fbaaec583e0_0, v0x7fbaaec584a0_0, v0x7fbaaec55170_0;
S_0x7fbaaec58810 .scope module, "immsh" "sl2" 2 135, 2 207 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fbaaec589e0_0 .net *"_ivl_1", 25 0, L_0x7fbaaec61ce0;  1 drivers
L_0x10adb5050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec58aa0_0 .net/2u *"_ivl_2", 1 0, L_0x10adb5050;  1 drivers
v0x7fbaaec58b50_0 .net *"_ivl_4", 27 0, L_0x7fbaaec61e00;  1 drivers
L_0x10adb5098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec58c10_0 .net *"_ivl_9", 3 0, L_0x10adb5098;  1 drivers
v0x7fbaaec58cc0_0 .net "a", 31 0, L_0x7fbaaec638a0;  alias, 1 drivers
v0x7fbaaec58db0_0 .net "y", 31 0, L_0x7fbaaec61ea0;  alias, 1 drivers
L_0x7fbaaec61ce0 .part L_0x7fbaaec638a0, 0, 26;
L_0x7fbaaec61e00 .concat [ 2 26 0 0], L_0x10adb5050, L_0x7fbaaec61ce0;
L_0x7fbaaec61ea0 .concat [ 28 4 0 0], L_0x7fbaaec61e00, L_0x10adb5098;
S_0x7fbaaec58e90 .scope module, "pcadd1" "adder" 2 134, 2 202 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fbaaec590c0_0 .net "a", 31 0, v0x7fbaaec5a8b0_0;  alias, 1 drivers
L_0x10adb5008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec59160_0 .net "b", 31 0, L_0x10adb5008;  1 drivers
v0x7fbaaec59210_0 .net "y", 31 0, L_0x7fbaaec61b60;  alias, 1 drivers
L_0x7fbaaec61b60 .arith/sum 32, v0x7fbaaec5a8b0_0, L_0x10adb5008;
S_0x7fbaaec59320 .scope module, "pcadd2" "adder" 2 136, 2 202 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fbaaec59530_0 .net "a", 31 0, L_0x7fbaaec61b60;  alias, 1 drivers
v0x7fbaaec59600_0 .net "b", 31 0, L_0x7fbaaec61ea0;  alias, 1 drivers
v0x7fbaaec596b0_0 .net "y", 31 0, L_0x7fbaaec61f40;  alias, 1 drivers
L_0x7fbaaec61f40 .arith/sum 32, L_0x7fbaaec61b60, L_0x7fbaaec61ea0;
S_0x7fbaaec597b0 .scope module, "pcbrmux" "mux2" 2 137, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fbaaec599b0 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000100000>;
v0x7fbaaec59b10_0 .net "d0", 31 0, L_0x7fbaaec61b60;  alias, 1 drivers
v0x7fbaaec59c00_0 .net "d1", 31 0, L_0x7fbaaec61f40;  alias, 1 drivers
v0x7fbaaec59c90_0 .net "s", 0 0, L_0x7fbaaec61830;  alias, 1 drivers
v0x7fbaaec59d20_0 .net "y", 31 0, L_0x7fbaaec620c0;  alias, 1 drivers
L_0x7fbaaec620c0 .functor MUXZ 32, L_0x7fbaaec61b60, L_0x7fbaaec61f40, L_0x7fbaaec61830, C4<>;
S_0x7fbaaec59dd0 .scope module, "pcmux" "mux2" 2 138, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fbaaec59f90 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000100000>;
v0x7fbaaec5a110_0 .net "d0", 31 0, L_0x7fbaaec620c0;  alias, 1 drivers
v0x7fbaaec5a1e0_0 .net "d1", 31 0, L_0x7fbaaec62440;  1 drivers
v0x7fbaaec5a270_0 .net "s", 0 0, L_0x7fbaaec61500;  alias, 1 drivers
v0x7fbaaec5a300_0 .net "y", 31 0, L_0x7fbaaec621e0;  alias, 1 drivers
L_0x7fbaaec621e0 .functor MUXZ 32, L_0x7fbaaec620c0, L_0x7fbaaec62440, L_0x7fbaaec61500, C4<>;
S_0x7fbaaec5a3d0 .scope module, "pcreg" "flopr" 2 133, 2 192 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fbaaec5a590 .param/l "WIDTH" 0 2 192, +C4<00000000000000000000000000100000>;
v0x7fbaaec5a760_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  alias, 1 drivers
v0x7fbaaec5a820_0 .net "d", 31 0, L_0x7fbaaec621e0;  alias, 1 drivers
v0x7fbaaec5a8b0_0 .var "q", 31 0;
v0x7fbaaec5a940_0 .net "reset", 0 0, v0x7fbaaec60f20_0;  alias, 1 drivers
E_0x7fbaaec5a710 .event posedge, v0x7fbaaec5a940_0, v0x7fbaaec55220_0;
S_0x7fbaaec5aa00 .scope module, "resmux" "mux2" 2 144, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fbaaec5abc0 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000100000>;
v0x7fbaaec5ad40_0 .net "d0", 31 0, v0x7fbaaec58550_0;  alias, 1 drivers
v0x7fbaaec5ae30_0 .net "d1", 31 0, L_0x7fbaaec645a0;  alias, 1 drivers
v0x7fbaaec5aec0_0 .net "s", 0 0, L_0x7fbaaec61460;  alias, 1 drivers
v0x7fbaaec5af50_0 .net "y", 31 0, L_0x7fbaaec63570;  alias, 1 drivers
L_0x7fbaaec63570 .functor MUXZ 32, v0x7fbaaec58550_0, L_0x7fbaaec645a0, L_0x7fbaaec61460, C4<>;
S_0x7fbaaec5b010 .scope module, "rf" "regfile" 2 141, 2 220 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fbaaec5b310_0 .net *"_ivl_0", 31 0, L_0x7fbaaec62560;  1 drivers
v0x7fbaaec5b3b0_0 .net *"_ivl_10", 6 0, L_0x7fbaaec62820;  1 drivers
L_0x10adb51b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5b460_0 .net *"_ivl_13", 1 0, L_0x10adb51b8;  1 drivers
L_0x10adb5200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5b520_0 .net/2u *"_ivl_14", 31 0, L_0x10adb5200;  1 drivers
v0x7fbaaec5b5d0_0 .net *"_ivl_18", 31 0, L_0x7fbaaec62b30;  1 drivers
L_0x10adb5248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5b6c0_0 .net *"_ivl_21", 26 0, L_0x10adb5248;  1 drivers
L_0x10adb5290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5b770_0 .net/2u *"_ivl_22", 31 0, L_0x10adb5290;  1 drivers
v0x7fbaaec5b820_0 .net *"_ivl_24", 0 0, L_0x7fbaaec62c90;  1 drivers
v0x7fbaaec5b8c0_0 .net *"_ivl_26", 31 0, L_0x7fbaaec62db0;  1 drivers
v0x7fbaaec5b9d0_0 .net *"_ivl_28", 6 0, L_0x7fbaaec62e50;  1 drivers
L_0x10adb5128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5ba80_0 .net *"_ivl_3", 26 0, L_0x10adb5128;  1 drivers
L_0x10adb52d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5bb30_0 .net *"_ivl_31", 1 0, L_0x10adb52d8;  1 drivers
L_0x10adb5320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5bbe0_0 .net/2u *"_ivl_32", 31 0, L_0x10adb5320;  1 drivers
L_0x10adb5170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5bc90_0 .net/2u *"_ivl_4", 31 0, L_0x10adb5170;  1 drivers
v0x7fbaaec5bd40_0 .net *"_ivl_6", 0 0, L_0x7fbaaec62640;  1 drivers
v0x7fbaaec5bde0_0 .net *"_ivl_8", 31 0, L_0x7fbaaec62760;  1 drivers
v0x7fbaaec5be90_0 .net "clk", 0 0, v0x7fbaaec60d70_0;  alias, 1 drivers
v0x7fbaaec5c020_0 .net "ra1", 4 0, L_0x7fbaaec63120;  1 drivers
v0x7fbaaec5c0b0_0 .net "ra2", 4 0, L_0x7fbaaec631c0;  1 drivers
v0x7fbaaec5c140_0 .net "rd1", 31 0, L_0x7fbaaec629a0;  alias, 1 drivers
v0x7fbaaec5c1d0_0 .net "rd2", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
v0x7fbaaec5c260 .array "rf", 0 31, 31 0;
v0x7fbaaec5c2f0_0 .net "wa3", 4 0, L_0x7fbaaec63390;  alias, 1 drivers
v0x7fbaaec5c390_0 .net "wd3", 31 0, L_0x7fbaaec63570;  alias, 1 drivers
v0x7fbaaec5c450_0 .net "we3", 0 0, L_0x7fbaaec610c0;  alias, 1 drivers
L_0x7fbaaec62560 .concat [ 5 27 0 0], L_0x7fbaaec63120, L_0x10adb5128;
L_0x7fbaaec62640 .cmp/ne 32, L_0x7fbaaec62560, L_0x10adb5170;
L_0x7fbaaec62760 .array/port v0x7fbaaec5c260, L_0x7fbaaec62820;
L_0x7fbaaec62820 .concat [ 5 2 0 0], L_0x7fbaaec63120, L_0x10adb51b8;
L_0x7fbaaec629a0 .functor MUXZ 32, L_0x10adb5200, L_0x7fbaaec62760, L_0x7fbaaec62640, C4<>;
L_0x7fbaaec62b30 .concat [ 5 27 0 0], L_0x7fbaaec631c0, L_0x10adb5248;
L_0x7fbaaec62c90 .cmp/ne 32, L_0x7fbaaec62b30, L_0x10adb5290;
L_0x7fbaaec62db0 .array/port v0x7fbaaec5c260, L_0x7fbaaec62e50;
L_0x7fbaaec62e50 .concat [ 5 2 0 0], L_0x7fbaaec631c0, L_0x10adb52d8;
L_0x7fbaaec62fc0 .functor MUXZ 32, L_0x10adb5320, L_0x7fbaaec62db0, L_0x7fbaaec62c90, C4<>;
S_0x7fbaaec5c5d0 .scope module, "se" "signext" 2 145, 2 237 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fbaaec5c7c0_0 .net *"_ivl_1", 0 0, L_0x7fbaaec63610;  1 drivers
v0x7fbaaec5c870_0 .net *"_ivl_2", 15 0, L_0x7fbaaec636b0;  1 drivers
v0x7fbaaec5c910_0 .net "a", 15 0, L_0x7fbaaec63ba0;  1 drivers
v0x7fbaaec5c9a0_0 .net "y", 31 0, L_0x7fbaaec638a0;  alias, 1 drivers
L_0x7fbaaec63610 .part L_0x7fbaaec63ba0, 15, 1;
LS_0x7fbaaec636b0_0_0 .concat [ 1 1 1 1], L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610;
LS_0x7fbaaec636b0_0_4 .concat [ 1 1 1 1], L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610;
LS_0x7fbaaec636b0_0_8 .concat [ 1 1 1 1], L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610;
LS_0x7fbaaec636b0_0_12 .concat [ 1 1 1 1], L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610, L_0x7fbaaec63610;
L_0x7fbaaec636b0 .concat [ 4 4 4 4], LS_0x7fbaaec636b0_0_0, LS_0x7fbaaec636b0_0_4, LS_0x7fbaaec636b0_0_8, LS_0x7fbaaec636b0_0_12;
L_0x7fbaaec638a0 .concat [ 16 16 0 0], L_0x7fbaaec63ba0, L_0x7fbaaec636b0;
S_0x7fbaaec5ca80 .scope module, "srcbmux" "mux2" 2 150, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fbaaec5cc40 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000100000>;
v0x7fbaaec5cde0_0 .net "d0", 31 0, L_0x7fbaaec62fc0;  alias, 1 drivers
v0x7fbaaec5cec0_0 .net "d1", 31 0, L_0x7fbaaec63dd0;  alias, 1 drivers
v0x7fbaaec5cf50_0 .net "s", 0 0, L_0x7fbaaec61200;  alias, 1 drivers
v0x7fbaaec5cfe0_0 .net "y", 31 0, L_0x7fbaaec63ef0;  alias, 1 drivers
L_0x7fbaaec63ef0 .functor MUXZ 32, L_0x7fbaaec62fc0, L_0x7fbaaec63dd0, L_0x7fbaaec61200, C4<>;
S_0x7fbaaec5d0a0 .scope module, "wrmux" "mux2" 2 143, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fbaaec5d260 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000000101>;
v0x7fbaaec5d3e0_0 .net "d0", 4 0, L_0x7fbaaec63430;  1 drivers
v0x7fbaaec5d4a0_0 .net "d1", 4 0, L_0x7fbaaec634d0;  1 drivers
v0x7fbaaec5d540_0 .net "s", 0 0, L_0x7fbaaec61160;  alias, 1 drivers
v0x7fbaaec5d5d0_0 .net "y", 4 0, L_0x7fbaaec63390;  alias, 1 drivers
L_0x7fbaaec63390 .functor MUXZ 5, L_0x7fbaaec63430, L_0x7fbaaec634d0, L_0x7fbaaec61160, C4<>;
S_0x7fbaaec5d6a0 .scope module, "ze" "zeroext" 2 146, 2 244 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x10adb5368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbaaec5d8a0_0 .net/2u *"_ivl_0", 15 0, L_0x10adb5368;  1 drivers
v0x7fbaaec5d960_0 .net "a", 15 0, L_0x7fbaaec63ce0;  1 drivers
v0x7fbaaec5da00_0 .net "y", 31 0, L_0x7fbaaec63c40;  alias, 1 drivers
L_0x7fbaaec63c40 .concat [ 16 16 0 0], L_0x7fbaaec63ce0, L_0x10adb5368;
S_0x7fbaaec5dae0 .scope module, "zemux" "mux2" 2 149, 2 213 0, S_0x7fbaaec57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fbaaec5dca0 .param/l "WIDTH" 0 2 213, +C4<00000000000000000000000000100000>;
v0x7fbaaec5de40_0 .net "d0", 31 0, L_0x7fbaaec638a0;  alias, 1 drivers
v0x7fbaaec5df20_0 .net "d1", 31 0, L_0x7fbaaec63c40;  alias, 1 drivers
v0x7fbaaec5dfb0_0 .net "s", 0 0, L_0x7fbaaec615a0;  alias, 1 drivers
v0x7fbaaec5e040_0 .net "y", 31 0, L_0x7fbaaec63dd0;  alias, 1 drivers
L_0x7fbaaec63dd0 .functor MUXZ 32, L_0x7fbaaec638a0, L_0x7fbaaec63c40, L_0x7fbaaec615a0, C4<>;
    .scope S_0x7fbaaec566d0;
T_0 ;
    %wait E_0x7fbaaec569e0;
    %load/vec4 v0x7fbaaec56f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 770, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 65, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 640, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 8, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 647, 0, 10;
    %assign/vec4 v0x7fbaaec56cc0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbaaec561d0;
T_1 ;
    %wait E_0x7fbaaec56400;
    %load/vec4 v0x7fbaaec56510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x7fbaaec565c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fbaaec56450_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbaaec5a3d0;
T_2 ;
    %wait E_0x7fbaaec5a710;
    %load/vec4 v0x7fbaaec5a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbaaec5a8b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fbaaec5a820_0;
    %assign/vec4 v0x7fbaaec5a8b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbaaec5b010;
T_3 ;
    %wait E_0x7fbaaec3cd90;
    %load/vec4 v0x7fbaaec5c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fbaaec5c390_0;
    %load/vec4 v0x7fbaaec5c2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbaaec5c260, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbaaec58170;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fbaaec58170;
T_5 ;
    %wait E_0x7fbaaec58390;
    %load/vec4 v0x7fbaaec58620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fbaaec583e0_0;
    %load/vec4 v0x7fbaaec584a0_0;
    %and;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %load/vec4 v0x7fbaaec58550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fbaaec583e0_0;
    %load/vec4 v0x7fbaaec584a0_0;
    %or;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %load/vec4 v0x7fbaaec58550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fbaaec583e0_0;
    %load/vec4 v0x7fbaaec584a0_0;
    %sub;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %load/vec4 v0x7fbaaec58550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fbaaec583e0_0;
    %load/vec4 v0x7fbaaec584a0_0;
    %add;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %load/vec4 v0x7fbaaec58550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbaaec586f0_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbaaec583e0_0;
    %load/vec4 v0x7fbaaec584a0_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbaaec58550_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbaaec55580;
T_6 ;
    %vpi_call 2 80 "$readmemh", "ori_test.dat", v0x7fbaaec55740 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fbaaec25400;
T_7 ;
    %wait E_0x7fbaaec3cd90;
    %load/vec4 v0x7fbaaec55460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fbaaec553b0_0;
    %load/vec4 v0x7fbaaec55170_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbaaec08b70, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbaaec4aed0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbaaec60f20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbaaec60f20_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fbaaec4aed0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbaaec60d70_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbaaec60d70_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fbaaec4aed0;
T_10 ;
    %wait E_0x7fbaaec444d0;
    %load/vec4 v0x7fbaaec60e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fbaaec60e00_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fbaaec61030_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 30 "$display", "asdf:", v0x7fbaaec60e00_0 {0 0 0};
    %vpi_call 2 31 "$display", "fuck:", v0x7fbaaec61030_0 {0 0 0};
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fbaaec60e00_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 35 "$display", "asdf:", v0x7fbaaec60e00_0 {0 0 0};
    %vpi_call 2 36 "$display", "fuck:", v0x7fbaaec61030_0 {0 0 0};
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 38 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "oriTB.v";
