/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <zephyr/dt-bindings/pwm/mchp_pwm_sam_d5x_e5x.h>
#include <dt-bindings/clock/mchp_clock_sam_d5x_e5x.h>
/ {
	chosen {
		zephyr,flash-controller = &nvmctrl;
	};
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;
			mpu: mpu@e000ed90 {
				compatible = "arm,armv7m-mpu";
				reg = <0xE000ED90 0x2c>;
			};
		};
	};
	/* Child nodes inside this block are arranged alphabetically */
	soc {
		adc0: adc@43001c00 {
			compatible = "microchip,adc-u2500";
			reg = <0x43001c00 0x4A>;
			interrupts = <118 0>, <119 0>;
			interrupt-names = "overrun", "resrdy";
			/*
			 * 16 MHz max, source clock must not exceed 100 MHz.
			 * -> 48 MHz GCLK(2) / 4 = 12 MHz
			 */
			prescaler = <4>;
			num-channels = <23>;
			/* Internal Bandgap reference voltage */
			vref-mv = <2400>;
			#io-channel-cells = <1>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_ADC0>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_ADC0>;
			clock-names = "MCLK", "GCLK";
		};
		adc1: adc@43002000 {
			compatible = "microchip,adc-u2500";
			reg = <0x43002000 0x4A>;
			interrupts = <120 0>, <121 0>;
			interrupt-names = "overrun", "resrdy";
			/*
			 * 16 MHz max, source clock must not exceed 100 MHz.
			 * -> 48 MHz GCLK(2) / 4 = 12 MHz
			 */
			prescaler = <4>;
			num-channels = <23>;
			/* Internal Bandgap reference voltage */
			vref-mv = <2400>;
			#io-channel-cells = <1>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_ADC1>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_ADC1>;
			clock-names = "MCLK", "GCLK";
		};
		clock: clock@40000800 {
			compatible = "microchip,sam-d5x-e5x-clock";
			#address-cells = <1>;
			#size-cells = <1>;
			#clock-cells = <1>;
			ranges = <0x40000800 0x40000800 0x24>,
			<0x40000800 0x40001000 0x20>,
			<0x40000800 0x40001400 0x58>,
			<0x40000800 0x40001c00 0x140>;
			mclk: mclk@40000800 {
				compatible = "microchip,sam-d5x-e5x-mclk";
				reg = <0x40000800 0x24>;
				#clock-cells = <1>;
				interrupts = <1 0>;
			};
			oscctrl: oscctrl@40001000 {
				compatible = "microchip,sam-d5x-e5x-oscctrl";
				reg = <0x40001000 0x58>;
				dfll_frequency = <48000000>;
				#clock-cells = <1>;
				interrupts = <2 0>, <3 0>, <4 0>, <5 0>, <6 0>;
			};
			osc32kctrl: osc32kctrl@40001400 {
				compatible = "microchip,sam-d5x-e5x-osc32kctrl";
				reg = <0x40001400 0x20>;
				#clock-cells = <1>;
				interrupts = <7 0>;
			};
			gclk: gclk@40001c00 {
				compatible = "microchip,sam-d5x-e5x-gclk";
				reg = <0x40001c00 0x140>;
				#clock-cells = <1>;
			};
		};
		dac: dac@43002400 {
			compatible = "microchip,dac-u2502";
			status = "disabled";
			reg = <0x43002400 0x1E>;
			interrupts = <123 0>, <124 0>, <125 0>, <126 0>, <127 0>;
			#io-channel-cells = <1>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_DAC>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_DAC>;
			clock-names = "mclk", "gclk";
		};
		dmac: dmac@4100a000 {
			compatible = "microchip,dmac-u2503";
			reg = <0x4100A000 0x50>;
			interrupts = <31 0>, <32 0>, <33 0>, <34 0>, <35 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_AHB_DMAC>;
			clock-names = "mclk";
			dma-channels = <32>;
			dma-alignment = <16>;
			#dma-cells = <2>;
		};
		nvmctrl: nvmctrl@41004000 {
			compatible = "microchip,nvmctrl-u2409";
			status = "okay";
			reg = <0x41004000 0x30>;
			interrupts = <29 0>, <30 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_NVMCTRL>;
			clock-names = "mclk";
			lock-regions = <32>;
			#address-cells = <1>;
			#size-cells = <1>;
			flash0: flash@0 {
				compatible = "soc-nv-flash";
				write-block-size = <512>; /* Page size in bytes */
				erase-block-size = <8192>; /* Block size in bytes */
			};
		    userrow: nvmuserrow@804000 {
				compatible = "soc-nv-flash";
				reg = <0x00804000 0x200>;
				write-block-size = <16>;
				erase-block-size = <512>;
			};
		};
		pinctrl: pinctrl@41008000 {
			compatible = "microchip,sam-d5x-e5x-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x41008000 0x41008000 0x200>;
			porta: gpio@41008000 {
				compatible = "microchip,port-u2210-gpio";
				reg = <0x41008000 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
			};
			portb: gpio@41008080 {
				compatible = "microchip,port-u2210-gpio";
				reg = <0x41008080 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
			};
			portc: gpio@41008100 {
				compatible = "microchip,port-u2210-gpio";
				reg = <0x41008100 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
			};
			portd: gpio@41008180 {
				compatible = "microchip,port-u2210-gpio";
				reg = <0x41008180 0x80>;
				gpio-controller;
				#gpio-cells = <2>;
				#microchip,pin-cells = <2>;
			};
		};
		sercom0: sercom@40003000 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x40003000 0x31>;
			interrupts = <46 0>, <47 0>, <48 0>, <49 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_SERCOM0>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM0_CORE>;
			clock-names = "mclk", "gclk";
		};
		sercom1: sercom@40003400 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x40003400 0x31>;
			interrupts = <50 0>, <51 0>, <52 0>, <53 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_SERCOM1>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM1_CORE>;
			clock-names = "mclk", "gclk";
		};
		sercom2: sercom@41012000 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x41012000 0x31>;
			interrupts = <54 0>, <55 0>, <56 0>, <57 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_SERCOM2>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM2_CORE>;
			clock-names = "mclk", "gclk";
		};
		sercom3: sercom@41014000 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x41014000 0x31>;
			interrupts = <58 0>, <59 0>, <60 0>, <61 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_SERCOM3>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM3_CORE>;
			clock-names = "mclk", "gclk";
		};
		sercom4: sercom@43000000 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x43000000 0x31>;
			interrupts = <62 0>, <63 0>, <64 0>, <65 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_SERCOM4>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM4_CORE>;
			clock-names = "mclk", "gclk";
		};
		sercom5: sercom@43000400 {
			compatible = "microchip,sercom-u2201";
			status = "disabled";
			reg = <0x43000400 0x31>;
			interrupts = <66 0>, <67 0>, <68 0>, <69 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_SERCOM5>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_SERCOM5_CORE>;
			clock-names = "mclk", "gclk";
		};
		sram0: memory@20000000 {
			compatible = "mmio-sram";
			reg = <0x20000000 0x40000>;
		};
		tc0: tc@40003800 {
			compatible = "microchip,tc-u2249";
			reg = <0x40003800 0x400>;
			interrupts = <107 0>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TC0_ID>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_TC0>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC0>;
			clock-names = "mclk", "gclk";
			prescaler = <1>;
			client = <&tc1>;
		};
		tc1: tc@40003c00 {
			compatible = "microchip,tc-u2249";
			reg = <0x40003c00 0x400>;
			interrupts = <108 0>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TC1_ID>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_TC1>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC1>;
			clock-names = "mclk", "gclk";
			prescaler = <1>;
		};
		tc2: tc@4101a000 {
			compatible = "microchip,tc-u2249";
			reg = <0x4101a000 0x400>;
			interrupts = <109 0>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TC2_ID>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_TC2>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC2>;
			clock-names = "mclk", "gclk";
			prescaler = <1>;
			client = <&tc3>;
		};
		tc3: tc@4101c000 {
			compatible = "microchip,tc-u2249";
			reg = <0x4101c000 0x400>;
			interrupts = <110 0>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TC3_ID>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_TC3>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC3>;
			clock-names = "mclk", "gclk";
			prescaler = <1>;
		};
		tcc0: tcc@41016000 {
			compatible = "microchip,tcc-u2213";
			reg = <0x41016000 0x2000>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TCC0_ID>;
			interrupts = <85 0>, <86 0>, <87 0>, <88 0>, <89 0>,
						 <90 0>, <91 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_TCC0>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TCC0>;
			clock-names = "mclk", "gclk";
		};
		tcc1: tcc@41018000 {
			compatible = "microchip,tcc-u2213";
			reg = <0x41018000 0x2000>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TCC1_ID>;
			interrupts = <92 0>, <93 0>, <94 0>, <95 0>, <96 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBB_TCC1>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TCC1>;
			clock-names = "mclk", "gclk";
		};
		tcc2: tcc@42000c00 {
			compatible = "microchip,tcc-u2213";
			reg = <0x42000c00 0x2000>;
			instance-id = <PWM_COUNTER_MCHP_SAM_D5X_E5X_TCC2_ID >;
			interrupts = <97 0>, <98 0>, <99 0>, <100 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBC_TCC2>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TCC3>;
			clock-names = "mclk", "gclk";
		};
		rtc: rtc@40002400 {
			compatible = "microchip,rtc-u2250";
			status = "disabled";
			reg = <0x40002400 0x1C>;
			max-bit-width = <24>;
			interrupts = <11 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_RTC>,
					<&gclk CLOCK_MCHP_SAM_D5X_E5X_OSC32KCTRL_RTC>;
			clock-names = "mclk", "gclk";
			prescaler = <1>;
		};
		wdog: watchdog@40002000 {
			compatible = "microchip,wdt-u2251";
			reg = <0x40002000 13>;
			interrupts = <10 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBA_WDT>;
			clock-names = "mclk";
			max_installable_timeout_count = <1>;
			max_timeout_window = <0x4000>;    /**< 16384 milliseconds */
			max_timeout_window_mode = <0x8000>;/**< 32768 milliseconds */
			min_window_limit = <0x8>;/**< 8 milliseconds */
		};
		/* todo: Define SDHC0 node */
	};
};
&nvic {
	arm,num-irq-priority-bits = <3>;
};
