#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Sep 01 11:50:55 2017
# Process ID: 28860
# Current directory: C:/git/GIT/emiKitchenFPGA_2016.4/rev1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29104 C:\git\GIT\emiKitchenFPGA_2016.4\rev1\rev1.xpr
# Log file: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/vivado.log
# Journal file: C:/git/GIT/emiKitchenFPGA_2016.4/rev1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.xpr
INFO: [Project 1-313] Project file moved from 'E:/datafiles/emilia/kitchen/modification/rev1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/git/kitchen', nor could it be found using path 'E:/datafiles/emilia/kitchen'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/kitchen'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_multiChannelPWM_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 925.883 ; gain = 234.020
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_83M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:multiChannelPWM:1.0 - multiChannelPWM_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <system> from BD file <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 964.609 ; gain = 27.695
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {false} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} CONFIG.AVERAGE_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.AVERAGE_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.AVERAGE_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.AVERAGE_ENABLE_VAUXP6_VAUXN6 {false} CONFIG.AVERAGE_ENABLE_VAUXP7_VAUXN7 {false}] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets Vaux6_1] [get_bd_intf_nets Vaux7_1]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux1] [get_bd_intf_ports Vaux1]
endgroup
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {false} CONFIG.AVERAGE_ENABLE_VAUXP15_VAUXN15 {false}] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets Vaux15_1]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux2
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux2] [get_bd_intf_ports Vaux2]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux3
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux3] [get_bd_intf_ports Vaux3]
endgroup
delete_bd_objs [get_bd_intf_ports Vaux15]
save_bd_design
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_ports Vaux6]
delete_bd_objs [get_bd_intf_ports Vaux7]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_multiChannelPWM_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status
Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Sep 01 12:18:47 2017
| Host         : CND71251GJ running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 23 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name                    | Status                  | Recommendation               | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                                  |                         |                              | Log       |                    | Version |               | License    |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_ethernetlite_0_0      | Up-to-date              | No changes required          |  *(1)     | AXI EthernetLite   | 3.0     | 3.0 (Rev. 9)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_gpio_0_0              | Up-to-date              | No changes required          |  *(2)     | AXI GPIO           | 2.0     | 2.0 (Rev. 13) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_gpio_1_0              | Up-to-date              | No changes required          |  *(3)     | AXI GPIO           | 2.0     | 2.0 (Rev. 13) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_gpio_2_0              | Up-to-date              | No changes required          |  *(4)     | AXI GPIO           | 2.0     | 2.0 (Rev. 13) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_mem_intercon_0        | Up-to-date              | No changes required          |  *(5)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 12) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 12)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_timer_0_0             | Up-to-date              | No changes required          |  *(6)     | AXI Timer          | 2.0     | 2.0 (Rev. 13) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_timer_1_0             | Up-to-date              | No changes required          |  *(7)     | AXI Timer          | 2.0     | 2.0 (Rev. 13) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 13)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_axi_uartlite_0_0          | Up-to-date              | No changes required          |  *(8)     | AXI Uartlite       | 2.0     | 2.0 (Rev. 15) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 15)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_clk_wiz_0_0               | Up-to-date              | No changes required          |  *(9)     | Clocking Wizard    | 5.3     | 5.3 (Rev. 3)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 3)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_dlmb_bram_if_cntlr_0      | Up-to-date              | No changes required          |  *(10)    | LMB BRAM           | 4.0     | 4.0 (Rev. 10) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_dlmb_v10_0                | Up-to-date              | No changes required          |  *(11)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | (LMB) 1.0          | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_ilmb_bram_if_cntlr_0      | Up-to-date              | No changes required          |  *(12)    | LMB BRAM           | 4.0     | 4.0 (Rev. 10) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_ilmb_v10_0                | Up-to-date              | No changes required          |  *(13)    | Local Memory Bus   | 3.0     | 3.0 (Rev. 9)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | (LMB) 1.0          | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_lmb_bram_0                | Up-to-date              | No changes required          |  *(14)    | Block Memory       | 8.3     | 8.3 (Rev. 5)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Generator          | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 5)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_mdm_1_0                   | Up-to-date              | No changes required          |  *(15)    | MicroBlaze Debug   | 3.2     | 3.2 (Rev. 8)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Module (MDM)       | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 8)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_microblaze_0_0            | Up-to-date              | No changes required          |  *(16)    | MicroBlaze         | 10.0    | 10.0 (Rev. 1) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 1)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_microblaze_0_axi_intc_0   | Up-to-date              | No changes required          |  *(17)    | AXI Interrupt      | 4.1     | 4.1 (Rev. 9)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Controller         | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 9)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_microblaze_0_axi_periph_0 | Up-to-date              | No changes required          |  *(18)    | AXI Interconnect   | 2.1     | 2.1 (Rev. 12) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 12)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_microblaze_0_xlconcat_0   | Up-to-date              | No changes required          |  *(19)    | Concat             | 2.1     | 2.1 (Rev. 2)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 2)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_mig_7series_0_0           | Up-to-date              | No changes required          |  *(20)    | Memory Interface   | 4.0     | 4.0 (Rev. 2)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Generator (MIG 7   | (Rev.   |               |            |                      |
|                                  |                         |                              |           | Series)            | 2)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_multiChannelPWM_0_0       | IP definition not found | Add IP definition to catalog | Change    | multiChannelPWM    | 1.0     | N/A           | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              | Log not   |                    | (Rev.   |               |            |                      |
|                                  |                         |                              | available |                    | 2)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_rst_mig_7series_0_83M_0   | Up-to-date              | No changes required          |  *(21)    | Processor System   | 5.0     | 5.0 (Rev. 10) | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           | Reset              | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 10)     |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| system_xadc_wiz_0_0              | Up-to-date              | No changes required          |  *(22)    | XADC Wizard        | 3.3     | 3.3 (Rev. 2)  | Included   | xc7a35ticsg324-1L    |
|                                  |                         |                              |           |                    | (Rev.   |               |            |                      |
|                                  |                         |                              |           |                    | 2)      |               |            |                      |
+----------------------------------+-------------------------+------------------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_ethernetlite_v3_0/doc/axi_ethernetlite_v3_0_changelog.txt
*(2) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(3) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(4) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(5) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(6) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(7) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_timer_v2_0/doc/axi_timer_v2_0_changelog.txt
*(8) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_uartlite_v2_0/doc/axi_uartlite_v2_0_changelog.txt
*(9) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/clk_wiz_v5_3/doc/clk_wiz_v5_3_changelog.txt
*(10) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(11) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(12) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/lmb_bram_if_cntlr_v4_0/doc/lmb_bram_if_cntlr_v4_0_changelog.txt
*(13) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/lmb_v10_v3_0/doc/lmb_v10_v3_0_changelog.txt
*(14) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/blk_mem_gen_v8_3/doc/blk_mem_gen_v8_3_changelog.txt
*(15) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mdm_v3_2/doc/mdm_v3_2_changelog.txt
*(16) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/microblaze_v10_0/doc/microblaze_v10_0_changelog.txt
*(17) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_intc_v4_1/doc/axi_intc_v4_1_changelog.txt
*(18) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(19) c:/Xilinx/Vivado/2016.4/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt
*(20) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0/doc/mig_7series_v4_0_changelog.txt
*(21) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(22) c:/Xilinx/Vivado/2016.4/data/ip/xilinx/xadc_wiz_v3_3/doc/xadc_wiz_v3_3_changelog.txt


update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/kitchen'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {c:/git/kitchen C:/git/GIT/VivadoIP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/git/kitchen'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/GIT/VivadoIP'.
set_property  ip_repo_paths  c:/git/GIT/VivadoIP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/GIT/VivadoIP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_3]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_3/GPIO] [get_bd_intf_ports GPIO]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi_gpio_3/GPIO] [get_bd_intf_ports GPIO]'
INFO: [Common 17-17] undo 'create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_cells axi_gpio_3]
set_property name deviceStatus [get_bd_intf_ports ledEnable]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {7 2339 1598} [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_cells axi_quad_spi_0]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiChannelPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1384.938 ; gain = 80.703
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = d7c30b9582e0fef2; cache size = 39.806 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 27d4f819cf53da18; cache size = 39.806 MB.
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_xadc_wiz_0_0_synth_1
[Fri Sep 01 12:37:52 2017] Launched system_xadc_wiz_0_0_synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_xadc_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "spi" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "system" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] set_property CONFIG.QSPI_BOARD_INTERFACE spi [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 spi
INFO: [board_interface 100-100] connect_bd_intf_net /spi /axi_quad_spi_0/SPI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
</axi_quad_spi_0/AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A20000 [ 64K ]>
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_quad_spi_0/ext_spi_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk]
save_bd_design
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiChannelPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1488.707 ; gain = 37.168
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = d7c30b9582e0fef2; cache size = 40.337 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 27d4f819cf53da18; cache size = 40.337 MB.
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_1_synth_1 system_axi_quad_spi_0_0_synth_1}
[Fri Sep 01 13:10:24 2017] Launched system_xbar_1_synth_1, system_axi_quad_spi_0_0_synth_1...
Run output will be captured here:
system_xbar_1_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_xbar_1_synth_1/runme.log
system_axi_quad_spi_0_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_axi_quad_spi_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1488.707 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS_2 {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_3]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '1' has been ignored for IP 'axi_gpio_3'
endgroup
set_property name GP [get_bd_cells axi_gpio_3]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins GP/GPIO] [get_bd_intf_ports GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins GP/S_AXI]
</GP/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40030000 [ 64K ]>
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiChannelPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GP .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.992 ; gain = 51.484
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_3_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = d7c30b9582e0fef2; cache size = 42.561 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 27d4f819cf53da18; cache size = 42.561 MB.
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_1_synth_1 system_axi_gpio_3_0_synth_1}
[Fri Sep 01 13:30:19 2017] Launched system_xbar_1_synth_1, system_axi_gpio_3_0_synth_1...
Run output will be captured here:
system_xbar_1_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_xbar_1_synth_1/runme.log
system_axi_gpio_3_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_axi_gpio_3_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Sep 01 13:47:01 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4747]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4761]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4768]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4776]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4783]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4797]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7782]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7789]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7796]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7811]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7881]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7825]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7832]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7839]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io0_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29743]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29760]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/sck_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29842]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/ss_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29849]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_2/system_clk_wiz_0_0.edf:407]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_3/block0_mig_7series_0_0.edf:288930]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2293.977 ; gain = 502.199
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal usb_uart_rxd cannot be placed on D10 (IOB_X0Y111) because the pad is already occupied by terminal usb_uart_txd possibly due to user constraint [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:93]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal usb_uart_txd cannot be placed on A9 (IOB_X0Y121) because the pad is already occupied by terminal usb_uart_rxd possibly due to user constraint [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:94]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_n_IBUF_inst at C5 (IOB_X1Y97) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_n_IBUF_inst at A5 (IOB_X1Y93) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_n_IBUF_inst at B4 (IOB_X1Y85) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:104]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_p_IBUF_inst at C4 (IOB_X1Y86) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_n_IBUF_inst at A1 (IOB_X1Y81) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_p_IBUF_inst at B1 (IOB_X1Y82) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_p_IBUF_inst at B3 (IOB_X1Y80) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_p_IBUF_inst at D14 (IOB_X0Y98) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 151 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2334.766 ; gain = 690.773
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_n_IBUF_inst at C5 (IOB_X1Y97) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_n_IBUF_inst at A5 (IOB_X1Y93) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_n_IBUF_inst at B4 (IOB_X1Y85) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:104]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_p_IBUF_inst at C4 (IOB_X1Y86) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_n_IBUF_inst at A1 (IOB_X1Y81) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_p_IBUF_inst at B1 (IOB_X1Y82) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_p_IBUF_inst at B3 (IOB_X1Y80) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_p_IBUF_inst at D14 (IOB_X0Y98) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2373.066 ; gain = 38.301
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Sep 01 13:51:04 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4747]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4761]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4768]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4776]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4783]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4797]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7782]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7789]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7796]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7811]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7881]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7825]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7832]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7839]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io0_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29743]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29760]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/sck_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29842]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/ss_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29849]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_2/system_clk_wiz_0_0.edf:407]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_3/block0_mig_7series_0_0.edf:288930]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_n_IBUF_inst at C5 (IOB_X1Y97) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_n_IBUF_inst at A5 (IOB_X1Y93) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_n_IBUF_inst at B4 (IOB_X1Y85) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:104]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_p_IBUF_inst at C4 (IOB_X1Y86) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_n_IBUF_inst at A1 (IOB_X1Y81) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_p_IBUF_inst at B1 (IOB_X1Y82) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_p_IBUF_inst at B3 (IOB_X1Y80) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_p_IBUF_inst at D14 (IOB_X0Y98) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:242]
WARNING: [Vivado 12-507] No nets matched 'doorOpen_IBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:245]
WARNING: [Vivado 12-507] No nets matched 'pwm0_OBUF'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:249]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:253]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 151 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2383.008 ; gain = 9.941
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_n_IBUF_inst at C5 (IOB_X1Y97) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_n_IBUF_inst at A5 (IOB_X1Y93) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_n_IBUF_inst at B4 (IOB_X1Y85) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:104]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_p_IBUF_inst at C4 (IOB_X1Y86) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_n_IBUF_inst at A1 (IOB_X1Y81) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_p_IBUF_inst at B1 (IOB_X1Y82) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_p_IBUF_inst at B3 (IOB_X1Y80) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_p_IBUF_inst at D14 (IOB_X0Y98) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:111]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2391.387 ; gain = 8.379
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.465 ; gain = 11.078
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Sep 01 13:55:59 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 151 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2407.688 ; gain = 5.223
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mig_7series_0/u_block0_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dip_switches_4bits_tri_i_IBUF[0]} {dip_switches_4bits_tri_i_IBUF[1]} {dip_switches_4bits_tri_i_IBUF[2]} {dip_switches_4bits_tri_i_IBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {devicestatus_tri_i_IBUF[0]} {devicestatus_tri_i_IBUF[1]} {devicestatus_tri_i_IBUF[2]} {devicestatus_tri_i_IBUF[3]} {devicestatus_tri_i_IBUF[4]} {devicestatus_tri_i_IBUF[5]} {devicestatus_tri_i_IBUF[6]} {devicestatus_tri_i_IBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {gpio_tri_o_OBUF[0]} {gpio_tri_o_OBUF[1]} {gpio_tri_o_OBUF[2]} {gpio_tri_o_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pwm_OBUF[0]} {pwm_OBUF[1]} {pwm_OBUF[2]} {pwm_OBUF[3]} {pwm_OBUF[4]} {pwm_OBUF[5]} {pwm_OBUF[6]} {pwm_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Vaux0_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Vaux1_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Vaux1_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Vaux2_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Vaux2_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Vaux3_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Vaux3_v_p_IBUF ]]
save_constraints
launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 2407.688 ; gain = 0.000
[Fri Sep 01 14:02:55 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.688 ; gain = 0.000
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
mig_a.prj
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {reset} -objects [get_bd_cells mig_7series_0]
reset
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr3_sdram} -objects [get_bd_cells mig_7series_0]
ddr3_sdram
startgroup
set_property -dict [list CONFIG.ENABLE_TEMP_BUS {true}] [get_bd_cells xadc_wiz_0]
endgroup
connect_bd_net [get_bd_pins xadc_wiz_0/temp_out] [get_bd_pins mig_7series_0/device_temp_i]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0x8FFFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_83M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiChannelPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GP .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2456.434 ; gain = 25.434
catch { config_ip_cache -export [get_ips -all system_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = d7c30b9582e0fef2; cache size = 46.450 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 27d4f819cf53da18; cache size = 46.450 MB.
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xadc_wiz_0_0_synth_1 system_mig_7series_0_0_synth_1}
[Fri Sep 01 14:35:38 2017] Launched system_xadc_wiz_0_0_synth_1, system_mig_7series_0_0_synth_1...
Run output will be captured here:
system_xadc_wiz_0_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_mig_7series_0_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_mig_7series_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 01 14:36:25 2017] Launched system_xadc_wiz_0_0_synth_1, system_mig_7series_0_0_synth_1, synth_1...
Run output will be captured here:
system_xadc_wiz_0_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_mig_7series_0_0_synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/system_mig_7series_0_0_synth_1/runme.log
synth_1: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
[Fri Sep 01 14:36:25 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4747]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4761]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4768]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4776]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4783]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4797]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7782]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7789]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7796]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7811]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7881]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7825]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7832]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7839]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io0_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29743]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29760]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/sck_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29842]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/ss_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29849]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_2/system_clk_wiz_0_0.edf:407]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_3/system_mig_7series_0_0.edf:288166]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/mig_7series_0/u_block0_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:239]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_ui_clk'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:290]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:290]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2541.020 ; gain = 84.586
delete_debug_core [get_debug_cores {u_ila_0 }]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4747]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4754]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4761]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4768]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4776]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4783]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4790]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_20/system_axi_gpio_0_0.edf:4797]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7782]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7789]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7796]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7811]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7881]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7888]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7825]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7832]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7839]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7846]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_21/system_axi_gpio_1_0.edf:7874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io0_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29743]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/io1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29760]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/sck_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29842]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_quad_spi_0/ss_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_25/system_axi_quad_spi_0_0.edf:29849]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_2/system_clk_wiz_0_0.edf:407]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_3/system_mig_7series_0_0.edf:288166]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2562.820 ; gain = 21.801
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Sep 01 14:44:28 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/.Xil/Vivado-28860-CND71251GJ/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 151 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2572.738 ; gain = 9.918
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {pwm_OBUF[0]} {pwm_OBUF[1]} {pwm_OBUF[2]} {pwm_OBUF[3]} {pwm_OBUF[4]} {pwm_OBUF[5]} {pwm_OBUF[6]} {pwm_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {devicestatus_tri_i_IBUF[0]} {devicestatus_tri_i_IBUF[1]} {devicestatus_tri_i_IBUF[2]} {devicestatus_tri_i_IBUF[3]} {devicestatus_tri_i_IBUF[4]} {devicestatus_tri_i_IBUF[5]} {devicestatus_tri_i_IBUF[6]} {devicestatus_tri_i_IBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {dip_switches_4bits_tri_i_IBUF[0]} {dip_switches_4bits_tri_i_IBUF[1]} {dip_switches_4bits_tri_i_IBUF[2]} {dip_switches_4bits_tri_i_IBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {gpio_tri_o_OBUF[0]} {gpio_tri_o_OBUF[1]} {gpio_tri_o_OBUF[2]} {gpio_tri_o_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list usb_uart_txd_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Vaux0_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Vaux1_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Vaux1_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Vaux2_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Vaux2_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Vaux3_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list Vaux3_v_p_IBUF ]]
save_constraints
launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2572.738 ; gain = 0.000
[Fri Sep 01 14:48:51 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.738 ; gain = 0.000
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Sep 01 15:10:21 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp' for cell 'system_i/GP'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_multiChannelPWM_0_0/system_multiChannelPWM_0_0.dcp' for cell 'system_i/multiChannelPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_n_IBUF_inst at C5 (IOB_X1Y97) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:100]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_n_IBUF_inst at A5 (IOB_X1Y93) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:102]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_n_IBUF_inst at B4 (IOB_X1Y85) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:104]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux0_v_p_IBUF_inst at C4 (IOB_X1Y86) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux0_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_n_IBUF_inst at A1 (IOB_X1Y81) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_n_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:106]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux1_v_p_IBUF_inst at B1 (IOB_X1Y82) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux1_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:107]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux3_v_p_IBUF_inst at B3 (IOB_X1Y80) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux3_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:109]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance Vaux2_v_p_IBUF_inst at D14 (IOB_X0Y98) since it belongs to a shape containing instance system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. The shape requires relative placement between Vaux2_v_p_IBUF_inst and system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST that can not be honoured because it would result in an invalid location for system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST. [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc:111]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 307 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 151 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2585.797 ; gain = 13.059
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 01 15:27:27 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
place_ports Vaux0_v_n C14
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0_1/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0_3/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0_board.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0_1/system_axi_gpio_3_0.xdc] for cell 'system_i/GP/U0'
Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Finished Parsing XDC File [C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/constrs_1/imports/modification/Arty_Master.xdc]
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2598.055 ; gain = 12.258
place_ports Vaux0_v_n C14
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Sep 01 15:33:31 2017] Launched synth_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 01 15:34:42 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux1_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux1_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux2_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux2_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux3_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux3_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list eth_ref_clk]]
place_ports eth_ref_clk G18
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 01 15:38:27 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
place_ports {devicestatus_tri_i[0]} V17
set_property IOSTANDARD LVCMOS33 [get_ports [list {devicestatus_tri_i[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 01 15:43:23 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep 01 15:47:53 2017] Launched impl_1...
Run output will be captured here: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 01 16:15:13 2017...
