{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 01:29:39 2019 " "Info: Processing started: Tue Oct 29 01:29:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[8\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[8\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[5\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[5\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[3\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[3\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[7\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[7\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[4\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[4\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[1\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[1\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[3\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[3\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[2\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[2\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "STATE:u7\|issmg\[6\]\[0\] " "Warning: Node \"STATE:u7\|issmg\[6\]\[0\]\" is a latch" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[1\] " "Warning: Node \"DZ:u2\|row\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[2\] " "Warning: Node \"DZ:u2\|row\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[3\] " "Warning: Node \"DZ:u2\|row\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[5\] " "Warning: Node \"DZ:u2\|row\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[7\] " "Warning: Node \"DZ:u2\|row\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[6\] " "Warning: Node \"DZ:u2\|col_g\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~0 " "Info: Detected gated clock \"STATE:u7\|Mux29~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~0 " "Info: Detected gated clock \"STATE:u7\|Mux30~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~0 " "Info: Detected gated clock \"STATE:u7\|Mux31~0\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~47 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~47\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~53 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~53\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal3~0 " "Info: Detected gated clock \"DZ:u2\|Equal3~0\" as buffer" {  } { { "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|Equal8~0 " "Info: Detected gated clock \"DZ:u2\|Equal8~0\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|c_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|c_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|c_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[1\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[1\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DZ:u2\|p_cnt\[0\] " "Info: Detected ripple clock \"DZ:u2\|p_cnt\[0\]\" as buffer" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|p_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux30~1 " "Info: Detected gated clock \"STATE:u7\|Mux30~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux30~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux29~1 " "Info: Detected gated clock \"STATE:u7\|Mux29~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux29~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Mux31~1 " "Info: Detected gated clock \"STATE:u7\|Mux31~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Mux31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STATE:u7\|Selector155~1 " "Info: Detected gated clock \"STATE:u7\|Selector155~1\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|Selector155~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[1\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|now_user\[0\] " "Info: Detected ripple clock \"STATE:u7\|now_user\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|now_user\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[1\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[0\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[3\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[3\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[3\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[4\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[4\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[4\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[1\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[1\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|four_cipher_lenth\[2\]\[2\] " "Info: Detected ripple clock \"STATE:u7\|four_cipher_lenth\[2\]\[2\]\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|four_cipher_lenth\[2\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|state.ADMIN " "Info: Detected ripple clock \"STATE:u7\|state.ADMIN\" as buffer" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|state.ADMIN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|issmg\[3\]\[1\] register SMG:u1\|b\[5\] 21.08 MHz 47.432 ns Internal " "Info: Clock \"clk\" has Internal fmax of 21.08 MHz between source register \"STATE:u7\|issmg\[3\]\[1\]\" and destination register \"SMG:u1\|b\[5\]\" (period= 47.432 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.219 ns + Longest register register " "Info: + Longest register to register delay is 9.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|issmg\[3\]\[1\] 1 REG LC_X3_Y5_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N7; Fanout = 7; REG Node = 'STATE:u7\|issmg\[3\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|issmg[3][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.914 ns) 2.155 ns SMG:u1\|Mux15~0 2 COMB LC_X3_Y5_N1 1 " "Info: 2: + IC(1.241 ns) + CELL(0.914 ns) = 2.155 ns; Loc. = LC_X3_Y5_N1; Fanout = 1; COMB Node = 'SMG:u1\|Mux15~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { STATE:u7|issmg[3][1] SMG:u1|Mux15~0 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.740 ns) 4.851 ns SMG:u1\|Mux65~1 3 COMB LC_X4_Y6_N0 1 " "Info: 3: + IC(1.956 ns) + CELL(0.740 ns) = 4.851 ns; Loc. = LC_X4_Y6_N0; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { SMG:u1|Mux15~0 SMG:u1|Mux65~1 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.200 ns) 7.589 ns SMG:u1\|Mux65~2 4 COMB LC_X9_Y4_N4 1 " "Info: 4: + IC(2.538 ns) + CELL(0.200 ns) = 7.589 ns; Loc. = LC_X9_Y4_N4; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { SMG:u1|Mux65~1 SMG:u1|Mux65~2 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 8.323 ns SMG:u1\|Mux65~3 5 COMB LC_X9_Y4_N5 1 " "Info: 5: + IC(0.534 ns) + CELL(0.200 ns) = 8.323 ns; Loc. = LC_X9_Y4_N5; Fanout = 1; COMB Node = 'SMG:u1\|Mux65~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { SMG:u1|Mux65~2 SMG:u1|Mux65~3 } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 9.219 ns SMG:u1\|b\[5\] 6 REG LC_X9_Y4_N6 1 " "Info: 6: + IC(0.305 ns) + CELL(0.591 ns) = 9.219 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 28.69 % ) " "Info: Total cell delay = 2.645 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.574 ns ( 71.31 % ) " "Info: Total interconnect delay = 6.574 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { STATE:u7|issmg[3][1] SMG:u1|Mux15~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { STATE:u7|issmg[3][1] {} SMG:u1|Mux15~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 1.241ns 1.956ns 2.538ns 0.534ns 0.305ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.164 ns - Smallest " "Info: - Smallest clock skew is -14.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.296 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(0.918 ns) 10.296 ns SMG:u1\|b\[5\] 3 REG LC_X9_Y4_N6 1 " "Info: 3: + IC(5.183 ns) + CELL(0.918 ns) = 10.296 ns; Loc. = LC_X9_Y4_N6; Fanout = 1; REG Node = 'SMG:u1\|b\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.78 % ) " "Info: Total cell delay = 3.375 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.921 ns ( 67.22 % ) " "Info: Total interconnect delay = 6.921 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 24.460 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 24.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(1.294 ns) 10.672 ns STATE:u7\|now_user\[1\] 3 REG LC_X9_Y7_N7 42 " "Info: 3: + IC(5.183 ns) + CELL(1.294 ns) = 10.672 ns; Loc. = LC_X9_Y7_N7; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.740 ns) 13.446 ns STATE:u7\|Mux31~0 4 COMB LC_X7_Y7_N0 1 " "Info: 4: + IC(2.034 ns) + CELL(0.740 ns) = 13.446 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.914 ns) 16.228 ns STATE:u7\|Mux31~1 5 COMB LC_X9_Y8_N7 24 " "Info: 5: + IC(1.868 ns) + CELL(0.914 ns) = 16.228 ns; Loc. = LC_X9_Y8_N7; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.914 ns) 19.010 ns STATE:u7\|Selector155~1 6 COMB LC_X10_Y4_N9 24 " "Info: 6: + IC(1.868 ns) + CELL(0.914 ns) = 19.010 ns; Loc. = LC_X10_Y4_N9; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.250 ns) + CELL(0.200 ns) 24.460 ns STATE:u7\|issmg\[3\]\[1\] 7 REG LC_X3_Y5_N7 7 " "Info: 7: + IC(5.250 ns) + CELL(0.200 ns) = 24.460 ns; Loc. = LC_X3_Y5_N7; Fanout = 7; REG Node = 'STATE:u7\|issmg\[3\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.450 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[3][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.519 ns ( 26.65 % ) " "Info: Total cell delay = 6.519 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.941 ns ( 73.35 % ) " "Info: Total interconnect delay = 17.941 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.460 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[3][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.460 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[3][1] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.250ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.460 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[3][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.460 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[3][1] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.250ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } } { "SMG.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/SMG.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { STATE:u7|issmg[3][1] SMG:u1|Mux15~0 SMG:u1|Mux65~1 SMG:u1|Mux65~2 SMG:u1|Mux65~3 SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { STATE:u7|issmg[3][1] {} SMG:u1|Mux15~0 {} SMG:u1|Mux65~1 {} SMG:u1|Mux65~2 {} SMG:u1|Mux65~3 {} SMG:u1|b[5] {} } { 0.000ns 1.241ns 1.956ns 2.538ns 0.534ns 0.305ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k SMG:u1|b[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} SMG:u1|b[5] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.460 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[3][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.460 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[3][1] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.250ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "STATE:u7\|now_input\[6\]\[3\] STATE:u7\|issmg\[8\]\[3\] clk 9.627 ns " "Info: Found hold time violation between source  pin or register \"STATE:u7\|now_input\[6\]\[3\]\" and destination pin or register \"STATE:u7\|issmg\[8\]\[3\]\" for clock \"clk\" (Hold time is 9.627 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.626 ns + Largest " "Info: + Largest clock skew is 14.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 24.922 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 24.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(1.294 ns) 10.672 ns STATE:u7\|now_user\[1\] 3 REG LC_X9_Y7_N7 42 " "Info: 3: + IC(5.183 ns) + CELL(1.294 ns) = 10.672 ns; Loc. = LC_X9_Y7_N7; Fanout = 42; REG Node = 'STATE:u7\|now_user\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLKD:u6|clk_1k STATE:u7|now_user[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.740 ns) 13.446 ns STATE:u7\|Mux31~0 4 COMB LC_X7_Y7_N0 1 " "Info: 4: + IC(2.034 ns) + CELL(0.740 ns) = 13.446 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'STATE:u7\|Mux31~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { STATE:u7|now_user[1] STATE:u7|Mux31~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.914 ns) 16.228 ns STATE:u7\|Mux31~1 5 COMB LC_X9_Y8_N7 24 " "Info: 5: + IC(1.868 ns) + CELL(0.914 ns) = 16.228 ns; Loc. = LC_X9_Y8_N7; Fanout = 24; COMB Node = 'STATE:u7\|Mux31~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { STATE:u7|Mux31~0 STATE:u7|Mux31~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.914 ns) 19.010 ns STATE:u7\|Selector155~1 6 COMB LC_X10_Y4_N9 24 " "Info: 6: + IC(1.868 ns) + CELL(0.914 ns) = 19.010 ns; Loc. = LC_X10_Y4_N9; Fanout = 24; COMB Node = 'STATE:u7\|Selector155~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { STATE:u7|Mux31~1 STATE:u7|Selector155~1 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.172 ns) + CELL(0.740 ns) 24.922 ns STATE:u7\|issmg\[8\]\[3\] 7 REG LC_X3_Y4_N3 7 " "Info: 7: + IC(5.172 ns) + CELL(0.740 ns) = 24.922 ns; Loc. = LC_X3_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.912 ns" { STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.059 ns ( 28.32 % ) " "Info: Total cell delay = 7.059 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.863 ns ( 71.68 % ) " "Info: Total interconnect delay = 17.863 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.922 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.922 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.172ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.296 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 10.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(0.918 ns) 10.296 ns STATE:u7\|now_input\[6\]\[3\] 3 REG LC_X3_Y7_N4 1 " "Info: 3: + IC(5.183 ns) + CELL(0.918 ns) = 10.296 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.78 % ) " "Info: Total cell delay = 3.375 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.921 ns ( 67.22 % ) " "Info: Total interconnect delay = 6.921 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.922 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.922 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.172ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.623 ns - Shortest register register " "Info: - Shortest register to register delay is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|now_input\[6\]\[3\] 1 REG LC_X3_Y7_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; REG Node = 'STATE:u7\|now_input\[6\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|now_input[6][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns STATE:u7\|Selector133~7 2 COMB LC_X3_Y7_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~7'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.914 ns) 2.200 ns STATE:u7\|Selector133~8 3 COMB LC_X3_Y7_N2 1 " "Info: 3: + IC(0.691 ns) + CELL(0.914 ns) = 2.200 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; COMB Node = 'STATE:u7\|Selector133~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { STATE:u7|Selector133~7 STATE:u7|Selector133~8 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.511 ns) 4.623 ns STATE:u7\|issmg\[8\]\[3\] 4 REG LC_X3_Y4_N3 7 " "Info: 4: + IC(1.912 ns) + CELL(0.511 ns) = 4.623 ns; Loc. = LC_X3_Y4_N3; Fanout = 7; REG Node = 'STATE:u7\|issmg\[8\]\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 43.69 % ) " "Info: Total cell delay = 2.020 ns ( 43.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.603 ns ( 56.31 % ) " "Info: Total interconnect delay = 2.603 ns ( 56.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.691ns 1.912ns } { 0.000ns 0.595ns 0.914ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 97 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "24.922 ns" { clk CLKD:u6|clk_1k STATE:u7|now_user[1] STATE:u7|Mux31~0 STATE:u7|Mux31~1 STATE:u7|Selector155~1 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "24.922 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_user[1] {} STATE:u7|Mux31~0 {} STATE:u7|Mux31~1 {} STATE:u7|Selector155~1 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 2.034ns 1.868ns 1.868ns 5.172ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.914ns 0.914ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|now_input[6][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|now_input[6][3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { STATE:u7|now_input[6][3] STATE:u7|Selector133~7 STATE:u7|Selector133~8 STATE:u7|issmg[8][3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { STATE:u7|now_input[6][3] {} STATE:u7|Selector133~7 {} STATE:u7|Selector133~8 {} STATE:u7|issmg[8][3] {} } { 0.000ns 0.000ns 0.691ns 1.912ns } { 0.000ns 0.595ns 0.914ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STATE:u7\|state.MENU systemadmin clk 5.937 ns register " "Info: tsu for register \"STATE:u7\|state.MENU\" (data pin = \"systemadmin\", clock pin = \"clk\") is 5.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.900 ns + Longest pin register " "Info: + Longest pin to register delay is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 35 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 35; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.976 ns) + CELL(0.200 ns) 4.308 ns STATE:u7\|number_input~13 2 COMB LC_X12_Y8_N0 6 " "Info: 2: + IC(2.976 ns) + CELL(0.200 ns) = 4.308 ns; Loc. = LC_X12_Y8_N0; Fanout = 6; COMB Node = 'STATE:u7\|number_input~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { systemadmin STATE:u7|number_input~13 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.511 ns) 7.530 ns STATE:u7\|pstate~3 3 COMB LC_X10_Y7_N8 5 " "Info: 3: + IC(2.711 ns) + CELL(0.511 ns) = 7.530 ns; Loc. = LC_X10_Y7_N8; Fanout = 5; COMB Node = 'STATE:u7\|pstate~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { STATE:u7|number_input~13 STATE:u7|pstate~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.200 ns) 8.912 ns STATE:u7\|Selector72~0 4 COMB LC_X9_Y7_N2 3 " "Info: 4: + IC(1.182 ns) + CELL(0.200 ns) = 8.912 ns; Loc. = LC_X9_Y7_N2; Fanout = 3; COMB Node = 'STATE:u7\|Selector72~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { STATE:u7|pstate~3 STATE:u7|Selector72~0 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 261 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.927 ns) + CELL(1.061 ns) 15.900 ns STATE:u7\|state.MENU 5 REG LC_X12_Y5_N7 23 " "Info: 5: + IC(5.927 ns) + CELL(1.061 ns) = 15.900 ns; Loc. = LC_X12_Y5_N7; Fanout = 23; REG Node = 'STATE:u7\|state.MENU'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { STATE:u7|Selector72~0 STATE:u7|state.MENU } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 19.52 % ) " "Info: Total cell delay = 3.104 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.796 ns ( 80.48 % ) " "Info: Total interconnect delay = 12.796 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { systemadmin STATE:u7|number_input~13 STATE:u7|pstate~3 STATE:u7|Selector72~0 STATE:u7|state.MENU } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { systemadmin {} systemadmin~combout {} STATE:u7|number_input~13 {} STATE:u7|pstate~3 {} STATE:u7|Selector72~0 {} STATE:u7|state.MENU {} } { 0.000ns 0.000ns 2.976ns 2.711ns 1.182ns 5.927ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.296 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(0.918 ns) 10.296 ns STATE:u7\|state.MENU 3 REG LC_X12_Y5_N7 23 " "Info: 3: + IC(5.183 ns) + CELL(0.918 ns) = 10.296 ns; Loc. = LC_X12_Y5_N7; Fanout = 23; REG Node = 'STATE:u7\|state.MENU'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { CLKD:u6|clk_1k STATE:u7|state.MENU } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.78 % ) " "Info: Total cell delay = 3.375 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.921 ns ( 67.22 % ) " "Info: Total interconnect delay = 6.921 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|state.MENU } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|state.MENU {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { systemadmin STATE:u7|number_input~13 STATE:u7|pstate~3 STATE:u7|Selector72~0 STATE:u7|state.MENU } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { systemadmin {} systemadmin~combout {} STATE:u7|number_input~13 {} STATE:u7|pstate~3 {} STATE:u7|Selector72~0 {} STATE:u7|state.MENU {} } { 0.000ns 0.000ns 2.976ns 2.711ns 1.182ns 5.927ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 1.061ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|state.MENU } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|state.MENU {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzrow_out\[3\] DZ:u2\|row\[3\] 25.326 ns register " "Info: tco from clock \"clk\" to destination pin \"dzrow_out\[3\]\" through register \"DZ:u2\|row\[3\]\" is 25.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.370 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 22.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(1.294 ns) 10.672 ns CLKD:u6\|clk_1 3 REG LC_X14_Y4_N2 18 " "Info: 3: + IC(5.183 ns) + CELL(1.294 ns) = 10.672 ns; Loc. = LC_X14_Y4_N2; Fanout = 18; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(1.294 ns) 16.228 ns DZ:u2\|c_cnt\[1\] 4 REG LC_X2_Y4_N7 9 " "Info: 4: + IC(4.262 ns) + CELL(1.294 ns) = 16.228 ns; Loc. = LC_X2_Y4_N7; Fanout = 9; REG Node = 'DZ:u2\|c_cnt\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { CLKD:u6|clk_1 DZ:u2|c_cnt[1] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.511 ns) 17.772 ns DZ:u2\|Equal8~0 5 COMB LC_X2_Y4_N1 6 " "Info: 5: + IC(1.033 ns) + CELL(0.511 ns) = 17.772 ns; Loc. = LC_X2_Y4_N1; Fanout = 6; COMB Node = 'DZ:u2\|Equal8~0'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { DZ:u2|c_cnt[1] DZ:u2|Equal8~0 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 18.725 ns DZ:u2\|row\[7\]~53 6 COMB LC_X2_Y4_N0 13 " "Info: 6: + IC(0.753 ns) + CELL(0.200 ns) = 18.725 ns; Loc. = LC_X2_Y4_N0; Fanout = 13; COMB Node = 'DZ:u2\|row\[7\]~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { DZ:u2|Equal8~0 DZ:u2|row[7]~53 } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.134 ns) + CELL(0.511 ns) 22.370 ns DZ:u2\|row\[3\] 7 REG LC_X1_Y9_N4 1 " "Info: 7: + IC(3.134 ns) + CELL(0.511 ns) = 22.370 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2\|row\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.645 ns" { DZ:u2|row[7]~53 DZ:u2|row[3] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.267 ns ( 28.02 % ) " "Info: Total cell delay = 6.267 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.103 ns ( 71.98 % ) " "Info: Total interconnect delay = 16.103 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "22.370 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|row[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "22.370 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|row[3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 4.262ns 1.033ns 0.753ns 3.134ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.956 ns + Longest register pin " "Info: + Longest register to pin delay is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|row\[3\] 1 REG LC_X1_Y9_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2\|row\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|row[3] } "NODE_NAME" } } { "DZ.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/DZ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(2.322 ns) 2.956 ns dzrow_out\[3\] 2 PIN PIN_5 0 " "Info: 2: + IC(0.634 ns) + CELL(2.322 ns) = 2.956 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'dzrow_out\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { DZ:u2|row[3] dzrow_out[3] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 78.55 % ) " "Info: Total cell delay = 2.322 ns ( 78.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 21.45 % ) " "Info: Total interconnect delay = 0.634 ns ( 21.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { DZ:u2|row[3] dzrow_out[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { DZ:u2|row[3] {} dzrow_out[3] {} } { 0.000ns 0.634ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "22.370 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 DZ:u2|c_cnt[1] DZ:u2|Equal8~0 DZ:u2|row[7]~53 DZ:u2|row[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "22.370 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} DZ:u2|c_cnt[1] {} DZ:u2|Equal8~0 {} DZ:u2|row[7]~53 {} DZ:u2|row[3] {} } { 0.000ns 0.000ns 1.738ns 5.183ns 4.262ns 1.033ns 0.753ns 3.134ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { DZ:u2|row[3] dzrow_out[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { DZ:u2|row[3] {} dzrow_out[3] {} } { 0.000ns 0.634ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear menuled_out\[5\] 10.674 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"menuled_out\[5\]\" is 10.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_134 161 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 161; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.200 ns) 5.654 ns STATE:u7\|data_menuled\[5\]~5 2 COMB LC_X12_Y5_N9 7 " "Info: 2: + IC(4.322 ns) + CELL(0.200 ns) = 5.654 ns; Loc. = LC_X12_Y5_N9; Fanout = 7; COMB Node = 'STATE:u7\|data_menuled\[5\]~5'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { clear STATE:u7|data_menuled[5]~5 } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(2.322 ns) 10.674 ns menuled_out\[5\] 3 PIN PIN_73 0 " "Info: 3: + IC(2.698 ns) + CELL(2.322 ns) = 10.674 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'menuled_out\[5\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { STATE:u7|data_menuled[5]~5 menuled_out[5] } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 34.23 % ) " "Info: Total cell delay = 3.654 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.020 ns ( 65.77 % ) " "Info: Total interconnect delay = 7.020 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.674 ns" { clear STATE:u7|data_menuled[5]~5 menuled_out[5] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.674 ns" { clear {} clear~combout {} STATE:u7|data_menuled[5]~5 {} menuled_out[5] {} } { 0.000ns 0.000ns 4.322ns 2.698ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STATE:u7\|four_cipher_lenth\[4\]\[1\] systemadmin clk 6.540 ns register " "Info: th for register \"STATE:u7\|four_cipher_lenth\[4\]\[1\]\" (data pin = \"systemadmin\", clock pin = \"clk\") is 6.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.296 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X10_Y5_N0 376 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N0; Fanout = 376; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.183 ns) + CELL(0.918 ns) 10.296 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 3 REG LC_X9_Y7_N8 3 " "Info: 3: + IC(5.183 ns) + CELL(0.918 ns) = 10.296 ns; Loc. = LC_X9_Y7_N8; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.78 % ) " "Info: Total cell delay = 3.375 ns ( 32.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.921 ns ( 67.22 % ) " "Info: Total interconnect delay = 6.921 ns ( 67.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns systemadmin 1 PIN PIN_125 35 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 35; PIN Node = 'systemadmin'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemadmin } "NODE_NAME" } } { "TOP.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/TOP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.254 ns) + CELL(0.591 ns) 3.977 ns STATE:u7\|four_cipher_lenth\[4\]\[1\] 2 REG LC_X9_Y7_N8 3 " "Info: 2: + IC(2.254 ns) + CELL(0.591 ns) = 3.977 ns; Loc. = LC_X9_Y7_N8; Fanout = 3; REG Node = 'STATE:u7\|four_cipher_lenth\[4\]\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "E:/学习之lunch八糟/大三上/数电实验下/A_TOP/STATE.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 43.32 % ) " "Info: Total cell delay = 1.723 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.254 ns ( 56.68 % ) " "Info: Total interconnect delay = 2.254 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.254ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { clk CLKD:u6|clk_1k STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 1.738ns 5.183ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { systemadmin STATE:u7|four_cipher_lenth[4][1] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { systemadmin {} systemadmin~combout {} STATE:u7|four_cipher_lenth[4][1] {} } { 0.000ns 0.000ns 2.254ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 01:29:41 2019 " "Info: Processing ended: Tue Oct 29 01:29:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
