############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name encode_rs "encode_rs"
set_directive_interface -mode axis -register -register_mode both "encode_rs" recd_out
set_directive_interface -mode axis -register -register_mode both "encode_rs" data_in
