# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OV7670_VGA.srcs/sources_1/new/BILINEAR_INTERPOLATION_UNIT.vhd" \
"../../../../OV7670_VGA.srcs/sim_1/new/bilinear_interpolation_unit_tb.vhd" \

# Do not sort compile order
nosort
