{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1543923628717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1543923628718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 14:40:28 2018 " "Processing started: Tue Dec 04 14:40:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1543923628718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1543923628718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1543923628719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1543923629567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.v 1 1 " "Found 1 design units, including 1 entities, in source file sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec " "Found entity 1: sec" {  } { { "sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_m.v 1 1 " "Found 1 design units, including 1 entities, in source file out_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_m " "Found entity 1: out_m" {  } { { "out_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/out_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_l.v 1 1 " "Found 1 design units, including 1 entities, in source file out_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_l " "Found entity 1: out_l" {  } { { "out_l.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/out_l.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_split.v 1 1 " "Found 1 design units, including 1 entities, in source file num_split.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_split " "Found entity 1: num_split" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 minutes " "Found entity 1: minutes" {  } { { "minutes.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mil_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil_sec " "Found entity 1: mil_sec" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keeper " "Found entity 1: keeper" {  } { { "keeper.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file split_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_freq " "Found entity 1: split_freq" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.v 1 1 " "Found 1 design units, including 1 entities, in source file parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_split_m.v 1 1 " "Found 1 design units, including 1 entities, in source file num_split_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_split_m " "Found entity 1: num_split_m" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil_sec_for_min.v 1 1 " "Found 1 design units, including 1 entities, in source file mil_sec_for_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil_sec_for_min " "Found entity 1: mil_sec_for_min" {  } { { "mil_sec_for_min.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec_for_min.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_for_min.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_for_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_for_min " "Found entity 1: sec_for_min" {  } { { "sec_for_min.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec_for_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1543923629791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1543923629791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1543923629841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst12 " "Elaborating entity \"parser\" for hierarchy \"parser:inst12\"" {  } { { "Block1.bdf" "inst12" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 664 848 1032 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(30) " "Verilog HDL assignment warning at parser.v(30): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(36) " "Verilog HDL assignment warning at parser.v(36): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(38) " "Verilog HDL assignment warning at parser.v(38): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(40) " "Verilog HDL assignment warning at parser.v(40): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(42) " "Verilog HDL assignment warning at parser.v(42): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(44) " "Verilog HDL assignment warning at parser.v(44): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(46) " "Verilog HDL assignment warning at parser.v(46): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629867 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(48) " "Verilog HDL assignment warning at parser.v(48): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(50) " "Verilog HDL assignment warning at parser.v(50): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(56) " "Verilog HDL assignment warning at parser.v(56): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(59) " "Verilog HDL assignment warning at parser.v(59): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(65) " "Verilog HDL assignment warning at parser.v(65): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(68) " "Verilog HDL assignment warning at parser.v(68): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(74) " "Verilog HDL assignment warning at parser.v(74): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(77) " "Verilog HDL assignment warning at parser.v(77): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(83) " "Verilog HDL assignment warning at parser.v(83): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(86) " "Verilog HDL assignment warning at parser.v(86): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(91) " "Verilog HDL assignment warning at parser.v(91): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(95) " "Verilog HDL assignment warning at parser.v(95): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629868 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 parser.v(99) " "Verilog HDL assignment warning at parser.v(99): truncated value with size 32 to match size of target (3)" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629869 "|Block1|parser:inst12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "parser.v(101) " "Verilog HDL Case Statement warning at parser.v(101): case item expression never matches the case expression" {  } { { "parser.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/parser.v" 101 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1 1543923629869 "|Block1|parser:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keeper keeper:inst10 " "Elaborating entity \"keeper\" for hierarchy \"keeper:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 664 584 760 776 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_freq split_freq:inst3 " "Elaborating entity \"split_freq\" for hierarchy \"split_freq:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 680 352 504 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 split_freq.v(24) " "Verilog HDL assignment warning at split_freq.v(24): truncated value with size 32 to match size of target (13)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629877 "|block|split_freq:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 split_freq.v(65) " "Verilog HDL assignment warning at split_freq.v(65): truncated value with size 32 to match size of target (4)" {  } { { "split_freq.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/split_freq.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629877 "|block|split_freq:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_l out_l:inst7 " "Elaborating entity \"out_l\" for hierarchy \"out_l:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 80 1656 1824 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst13 " "Elaborating entity \"control\" for hierarchy \"control:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 280 1184 1400 456 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(46) " "Verilog HDL assignment warning at control.v(46): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(54) " "Verilog HDL assignment warning at control.v(54): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(62) " "Verilog HDL assignment warning at control.v(62): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(76) " "Verilog HDL assignment warning at control.v(76): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(78) " "Verilog HDL assignment warning at control.v(78): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(79) " "Verilog HDL assignment warning at control.v(79): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(84) " "Verilog HDL assignment warning at control.v(84): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(86) " "Verilog HDL assignment warning at control.v(86): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629893 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(87) " "Verilog HDL assignment warning at control.v(87): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(100) " "Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(102) " "Verilog HDL assignment warning at control.v(102): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(107) " "Verilog HDL assignment warning at control.v(107): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(109) " "Verilog HDL assignment warning at control.v(109): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(117) " "Verilog HDL assignment warning at control.v(117): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(119) " "Verilog HDL assignment warning at control.v(119): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(124) " "Verilog HDL assignment warning at control.v(124): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(126) " "Verilog HDL assignment warning at control.v(126): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(134) " "Verilog HDL assignment warning at control.v(134): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629894 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(141) " "Verilog HDL assignment warning at control.v(141): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(143) " "Verilog HDL assignment warning at control.v(143): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(151) " "Verilog HDL assignment warning at control.v(151): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(153) " "Verilog HDL assignment warning at control.v(153): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(158) " "Verilog HDL assignment warning at control.v(158): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(160) " "Verilog HDL assignment warning at control.v(160): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(168) " "Verilog HDL assignment warning at control.v(168): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629895 "|Block1|control:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split_m num_split_m:inst11 " "Elaborating entity \"num_split_m\" for hierarchy \"num_split_m:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 176 840 1040 352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split_m.v(28) " "Verilog HDL assignment warning at num_split_m.v(28): truncated value with size 32 to match size of target (4)" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629902 "|Block1|num_split_m:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split_m.v(44) " "Verilog HDL assignment warning at num_split_m.v(44): truncated value with size 32 to match size of target (4)" {  } { { "num_split_m.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split_m.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629902 "|Block1|num_split_m:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_split num_split:inst4 " "Elaborating entity \"num_split\" for hierarchy \"num_split:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 360 576 776 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split.v(25) " "Verilog HDL assignment warning at num_split.v(25): truncated value with size 32 to match size of target (4)" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629908 "|Block1|num_split:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num_split.v(41) " "Verilog HDL assignment warning at num_split.v(41): truncated value with size 32 to match size of target (4)" {  } { { "num_split.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/num_split.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629908 "|Block1|num_split:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec sec:inst1 " "Elaborating entity \"sec\" for hierarchy \"sec:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 200 312 496 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sec.v(30) " "Verilog HDL assignment warning at sec.v(30): truncated value with size 32 to match size of target (6)" {  } { { "sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/sec.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629915 "|Block1|sec:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil_sec mil_sec:inst " "Elaborating entity \"mil_sec\" for hierarchy \"mil_sec:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 184 72 256 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mil_sec.v(31) " "Verilog HDL assignment warning at mil_sec.v(31): truncated value with size 32 to match size of target (10)" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629921 "|Block1|mil_sec:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil_sec.v(34) " "Verilog HDL assignment warning at mil_sec.v(34): truncated value with size 32 to match size of target (16)" {  } { { "mil_sec.v" "" { Text "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/mil_sec.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1543923629921 "|Block1|mil_sec:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_m out_m:inst9 " "Elaborating entity \"out_m\" for hierarchy \"out_m:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 240 1664 1832 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1543923629923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resett GND " "Pin \"resett\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/KudA/PROJECTS/Qartus/TEST_009_CLOCK_UART_CONTROL/Block1.bdf" { { 808 1056 1232 824 "resett" "" } { 840 1040 1144 856 "resett" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1543923631499 "|Block1|resett"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1543923631499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1543923631963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1543923632182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1543923632182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1543923632286 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1543923632286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1543923632286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1543923632286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1543923632345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 14:40:32 2018 " "Processing ended: Tue Dec 04 14:40:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1543923632345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1543923632345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1543923632345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1543923632345 ""}
