#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001650d675440 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001650d75d880_0 .net "PC", 31 0, v000001650d757c10_0;  1 drivers
v000001650d75dce0_0 .var "clk", 0 0;
v000001650d75d2e0_0 .net "clkout", 0 0, L_000001650d6708c0;  1 drivers
v000001650d75cd40_0 .net "cycles_consumed", 31 0, v000001650d75b190_0;  1 drivers
v000001650d75c7a0_0 .net "regs0", 31 0, L_000001650d670b60;  1 drivers
v000001650d75d380_0 .net "regs1", 31 0, L_000001650d671110;  1 drivers
v000001650d75db00_0 .net "regs2", 31 0, L_000001650d671030;  1 drivers
v000001650d75cac0_0 .net "regs3", 31 0, L_000001650d670620;  1 drivers
v000001650d75c3e0_0 .net "regs4", 31 0, L_000001650d6712d0;  1 drivers
v000001650d75de20_0 .net "regs5", 31 0, L_000001650d670bd0;  1 drivers
v000001650d75ce80_0 .var "rst", 0 0;
S_000001650d5f5d40 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001650d675440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001650d678980 .param/l "RType" 0 4 2, C4<000000>;
P_000001650d6789b8 .param/l "add" 0 4 5, C4<100000>;
P_000001650d6789f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001650d678a28 .param/l "addu" 0 4 5, C4<100001>;
P_000001650d678a60 .param/l "and_" 0 4 5, C4<100100>;
P_000001650d678a98 .param/l "andi" 0 4 8, C4<001100>;
P_000001650d678ad0 .param/l "beq" 0 4 10, C4<000100>;
P_000001650d678b08 .param/l "bne" 0 4 10, C4<000101>;
P_000001650d678b40 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001650d678b78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001650d678bb0 .param/l "j" 0 4 12, C4<000010>;
P_000001650d678be8 .param/l "jal" 0 4 12, C4<000011>;
P_000001650d678c20 .param/l "jr" 0 4 6, C4<001000>;
P_000001650d678c58 .param/l "lw" 0 4 8, C4<100011>;
P_000001650d678c90 .param/l "nor_" 0 4 5, C4<100111>;
P_000001650d678cc8 .param/l "or_" 0 4 5, C4<100101>;
P_000001650d678d00 .param/l "ori" 0 4 8, C4<001101>;
P_000001650d678d38 .param/l "sgt" 0 4 6, C4<101011>;
P_000001650d678d70 .param/l "sll" 0 4 6, C4<000000>;
P_000001650d678da8 .param/l "slt" 0 4 5, C4<101010>;
P_000001650d678de0 .param/l "slti" 0 4 8, C4<101010>;
P_000001650d678e18 .param/l "srl" 0 4 6, C4<000010>;
P_000001650d678e50 .param/l "sub" 0 4 5, C4<100010>;
P_000001650d678e88 .param/l "subu" 0 4 5, C4<100011>;
P_000001650d678ec0 .param/l "sw" 0 4 8, C4<101011>;
P_000001650d678ef8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001650d678f30 .param/l "xori" 0 4 8, C4<001110>;
L_000001650d670d20 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670850 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670a80 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670d90 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d671260 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670e00 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d6704d0 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670930 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d6708c0 .functor OR 1, v000001650d75dce0_0, v000001650d669a10_0, C4<0>, C4<0>;
L_000001650d670af0 .functor OR 1, L_000001650d75d600, L_000001650d75d7e0, C4<0>, C4<0>;
L_000001650d670e70 .functor AND 1, L_000001650d7b87e0, L_000001650d7b9b40, C4<1>, C4<1>;
L_000001650d6709a0 .functor NOT 1, v000001650d75ce80_0, C4<0>, C4<0>, C4<0>;
L_000001650d670540 .functor OR 1, L_000001650d7b8920, L_000001650d7b89c0, C4<0>, C4<0>;
L_000001650d671340 .functor OR 1, L_000001650d670540, L_000001650d7b8a60, C4<0>, C4<0>;
L_000001650d670c40 .functor OR 1, L_000001650d7b8ec0, L_000001650d7b93c0, C4<0>, C4<0>;
L_000001650d6711f0 .functor AND 1, L_000001650d7b9780, L_000001650d670c40, C4<1>, C4<1>;
L_000001650d670ee0 .functor OR 1, L_000001650d7b9aa0, L_000001650d7b9c80, C4<0>, C4<0>;
L_000001650d670460 .functor AND 1, L_000001650d7b9960, L_000001650d670ee0, C4<1>, C4<1>;
L_000001650d62b890 .functor NOT 1, L_000001650d6708c0, C4<0>, C4<0>, C4<0>;
v000001650d756ef0_0 .net "ALUOp", 3 0, v000001650d669fb0_0;  1 drivers
v000001650d757f30_0 .net "ALUResult", 31 0, v000001650d68bca0_0;  1 drivers
v000001650d7575d0_0 .net "ALUSrc", 0 0, v000001650d669290_0;  1 drivers
v000001650d7564f0_0 .net "ALUin2", 31 0, L_000001650d7b9500;  1 drivers
v000001650d756130_0 .net "MemReadEn", 0 0, v000001650d6687f0_0;  1 drivers
v000001650d756590_0 .net "MemWriteEn", 0 0, v000001650d668bb0_0;  1 drivers
v000001650d756630_0 .net "MemtoReg", 0 0, v000001650d6696f0_0;  1 drivers
v000001650d757490_0 .net "PC", 31 0, v000001650d757c10_0;  alias, 1 drivers
v000001650d7577b0_0 .net "PCPlus1", 31 0, L_000001650d75da60;  1 drivers
v000001650d7568b0_0 .net "PCsrc", 1 0, v000001650d68bd40_0;  1 drivers
v000001650d756f90_0 .net "RegDst", 0 0, v000001650d669790_0;  1 drivers
v000001650d7578f0_0 .net "RegWriteEn", 0 0, v000001650d668c50_0;  1 drivers
v000001650d757530_0 .net "WriteRegister", 4 0, L_000001650d7b8740;  1 drivers
v000001650d757990_0 .net *"_ivl_0", 0 0, L_000001650d670d20;  1 drivers
L_000001650d760180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001650d757e90_0 .net/2u *"_ivl_10", 4 0, L_000001650d760180;  1 drivers
L_000001650d760570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d757350_0 .net *"_ivl_101", 15 0, L_000001650d760570;  1 drivers
v000001650d757a30_0 .net *"_ivl_102", 31 0, L_000001650d7b9320;  1 drivers
L_000001650d7605b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d756810_0 .net *"_ivl_105", 25 0, L_000001650d7605b8;  1 drivers
L_000001650d760600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d757cb0_0 .net/2u *"_ivl_106", 31 0, L_000001650d760600;  1 drivers
v000001650d756d10_0 .net *"_ivl_108", 0 0, L_000001650d7b87e0;  1 drivers
L_000001650d760648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001650d756b30_0 .net/2u *"_ivl_110", 5 0, L_000001650d760648;  1 drivers
v000001650d7563b0_0 .net *"_ivl_112", 0 0, L_000001650d7b9b40;  1 drivers
v000001650d757030_0 .net *"_ivl_115", 0 0, L_000001650d670e70;  1 drivers
v000001650d757fd0_0 .net *"_ivl_116", 47 0, L_000001650d7b9f00;  1 drivers
L_000001650d760690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d7570d0_0 .net *"_ivl_119", 15 0, L_000001650d760690;  1 drivers
L_000001650d7601c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001650d7561d0_0 .net/2u *"_ivl_12", 5 0, L_000001650d7601c8;  1 drivers
v000001650d756db0_0 .net *"_ivl_120", 47 0, L_000001650d7b9fa0;  1 drivers
L_000001650d7606d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d756270_0 .net *"_ivl_123", 15 0, L_000001650d7606d8;  1 drivers
v000001650d756450_0 .net *"_ivl_125", 0 0, L_000001650d7b81a0;  1 drivers
v000001650d756770_0 .net *"_ivl_126", 31 0, L_000001650d7b8560;  1 drivers
v000001650d757ad0_0 .net *"_ivl_128", 47 0, L_000001650d7b8b00;  1 drivers
v000001650d757210_0 .net *"_ivl_130", 47 0, L_000001650d7b8380;  1 drivers
v000001650d756a90_0 .net *"_ivl_132", 47 0, L_000001650d7b82e0;  1 drivers
v000001650d7569f0_0 .net *"_ivl_134", 47 0, L_000001650d7b8240;  1 drivers
L_000001650d760720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001650d756310_0 .net/2u *"_ivl_138", 1 0, L_000001650d760720;  1 drivers
v000001650d756950_0 .net *"_ivl_14", 0 0, L_000001650d75c8e0;  1 drivers
v000001650d756bd0_0 .net *"_ivl_140", 0 0, L_000001650d7ba040;  1 drivers
L_000001650d760768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001650d756c70_0 .net/2u *"_ivl_142", 1 0, L_000001650d760768;  1 drivers
v000001650d756e50_0 .net *"_ivl_144", 0 0, L_000001650d7b8420;  1 drivers
L_000001650d7607b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001650d7572b0_0 .net/2u *"_ivl_146", 1 0, L_000001650d7607b0;  1 drivers
v000001650d757170_0 .net *"_ivl_148", 0 0, L_000001650d7b84c0;  1 drivers
L_000001650d7607f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001650d7573f0_0 .net/2u *"_ivl_150", 31 0, L_000001650d7607f8;  1 drivers
L_000001650d760840 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001650d758640_0 .net/2u *"_ivl_152", 31 0, L_000001650d760840;  1 drivers
v000001650d7595e0_0 .net *"_ivl_154", 31 0, L_000001650d7b8ba0;  1 drivers
v000001650d759900_0 .net *"_ivl_156", 31 0, L_000001650d7b8c40;  1 drivers
L_000001650d760210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001650d758460_0 .net/2u *"_ivl_16", 4 0, L_000001650d760210;  1 drivers
v000001650d758b40_0 .net *"_ivl_160", 0 0, L_000001650d6709a0;  1 drivers
L_000001650d7608d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d758c80_0 .net/2u *"_ivl_162", 31 0, L_000001650d7608d0;  1 drivers
L_000001650d7609a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001650d759220_0 .net/2u *"_ivl_166", 5 0, L_000001650d7609a8;  1 drivers
v000001650d7592c0_0 .net *"_ivl_168", 0 0, L_000001650d7b8920;  1 drivers
L_000001650d7609f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001650d7586e0_0 .net/2u *"_ivl_170", 5 0, L_000001650d7609f0;  1 drivers
v000001650d759a40_0 .net *"_ivl_172", 0 0, L_000001650d7b89c0;  1 drivers
v000001650d758dc0_0 .net *"_ivl_175", 0 0, L_000001650d670540;  1 drivers
L_000001650d760a38 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001650d758780_0 .net/2u *"_ivl_176", 5 0, L_000001650d760a38;  1 drivers
v000001650d759ae0_0 .net *"_ivl_178", 0 0, L_000001650d7b8a60;  1 drivers
v000001650d759540_0 .net *"_ivl_181", 0 0, L_000001650d671340;  1 drivers
L_000001650d760a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d759360_0 .net/2u *"_ivl_182", 15 0, L_000001650d760a80;  1 drivers
v000001650d758d20_0 .net *"_ivl_184", 31 0, L_000001650d7b8e20;  1 drivers
v000001650d759860_0 .net *"_ivl_187", 0 0, L_000001650d7b8ce0;  1 drivers
v000001650d758be0_0 .net *"_ivl_188", 15 0, L_000001650d7b8f60;  1 drivers
v000001650d7599a0_0 .net *"_ivl_19", 4 0, L_000001650d75c200;  1 drivers
v000001650d759400_0 .net *"_ivl_190", 31 0, L_000001650d7b95a0;  1 drivers
v000001650d758280_0 .net *"_ivl_194", 31 0, L_000001650d7b91e0;  1 drivers
L_000001650d760ac8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d758960_0 .net *"_ivl_197", 25 0, L_000001650d760ac8;  1 drivers
L_000001650d760b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d759b80_0 .net/2u *"_ivl_198", 31 0, L_000001650d760b10;  1 drivers
L_000001650d760138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001650d758820_0 .net/2u *"_ivl_2", 5 0, L_000001650d760138;  1 drivers
v000001650d759c20_0 .net *"_ivl_20", 4 0, L_000001650d75d420;  1 drivers
v000001650d758f00_0 .net *"_ivl_200", 0 0, L_000001650d7b9780;  1 drivers
L_000001650d760b58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001650d7585a0_0 .net/2u *"_ivl_202", 5 0, L_000001650d760b58;  1 drivers
v000001650d759cc0_0 .net *"_ivl_204", 0 0, L_000001650d7b8ec0;  1 drivers
L_000001650d760ba0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001650d759d60_0 .net/2u *"_ivl_206", 5 0, L_000001650d760ba0;  1 drivers
v000001650d758fa0_0 .net *"_ivl_208", 0 0, L_000001650d7b93c0;  1 drivers
v000001650d7588c0_0 .net *"_ivl_211", 0 0, L_000001650d670c40;  1 drivers
v000001650d758e60_0 .net *"_ivl_213", 0 0, L_000001650d6711f0;  1 drivers
L_000001650d760be8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001650d758a00_0 .net/2u *"_ivl_214", 5 0, L_000001650d760be8;  1 drivers
v000001650d759e00_0 .net *"_ivl_216", 0 0, L_000001650d7b9280;  1 drivers
L_000001650d760c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001650d758aa0_0 .net/2u *"_ivl_218", 31 0, L_000001650d760c30;  1 drivers
v000001650d759ea0_0 .net *"_ivl_220", 31 0, L_000001650d7b9460;  1 drivers
v000001650d759040_0 .net *"_ivl_224", 31 0, L_000001650d7b98c0;  1 drivers
L_000001650d760c78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d758140_0 .net *"_ivl_227", 25 0, L_000001650d760c78;  1 drivers
L_000001650d760cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d759f40_0 .net/2u *"_ivl_228", 31 0, L_000001650d760cc0;  1 drivers
v000001650d7583c0_0 .net *"_ivl_230", 0 0, L_000001650d7b9960;  1 drivers
L_000001650d760d08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001650d7590e0_0 .net/2u *"_ivl_232", 5 0, L_000001650d760d08;  1 drivers
v000001650d759fe0_0 .net *"_ivl_234", 0 0, L_000001650d7b9aa0;  1 drivers
L_000001650d760d50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001650d7581e0_0 .net/2u *"_ivl_236", 5 0, L_000001650d760d50;  1 drivers
v000001650d759180_0 .net *"_ivl_238", 0 0, L_000001650d7b9c80;  1 drivers
v000001650d7594a0_0 .net *"_ivl_24", 0 0, L_000001650d670a80;  1 drivers
v000001650d758320_0 .net *"_ivl_241", 0 0, L_000001650d670ee0;  1 drivers
v000001650d759680_0 .net *"_ivl_243", 0 0, L_000001650d670460;  1 drivers
L_000001650d760d98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001650d759720_0 .net/2u *"_ivl_244", 5 0, L_000001650d760d98;  1 drivers
v000001650d758500_0 .net *"_ivl_246", 0 0, L_000001650d7b9d20;  1 drivers
v000001650d7597c0_0 .net *"_ivl_248", 31 0, L_000001650d7bb660;  1 drivers
L_000001650d760258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001650d75a290_0 .net/2u *"_ivl_26", 4 0, L_000001650d760258;  1 drivers
v000001650d75a6f0_0 .net *"_ivl_29", 4 0, L_000001650d75d060;  1 drivers
v000001650d75b730_0 .net *"_ivl_32", 0 0, L_000001650d670d90;  1 drivers
L_000001650d7602a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001650d75a470_0 .net/2u *"_ivl_34", 4 0, L_000001650d7602a0;  1 drivers
v000001650d75beb0_0 .net *"_ivl_37", 4 0, L_000001650d75cf20;  1 drivers
v000001650d75a510_0 .net *"_ivl_40", 0 0, L_000001650d671260;  1 drivers
L_000001650d7602e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d75baf0_0 .net/2u *"_ivl_42", 15 0, L_000001650d7602e8;  1 drivers
v000001650d75b550_0 .net *"_ivl_45", 15 0, L_000001650d75dc40;  1 drivers
v000001650d75b5f0_0 .net *"_ivl_48", 0 0, L_000001650d670e00;  1 drivers
v000001650d75a330_0 .net *"_ivl_5", 5 0, L_000001650d75c160;  1 drivers
L_000001650d760330 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d75bb90_0 .net/2u *"_ivl_50", 36 0, L_000001650d760330;  1 drivers
L_000001650d760378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d75ae70_0 .net/2u *"_ivl_52", 31 0, L_000001650d760378;  1 drivers
v000001650d75add0_0 .net *"_ivl_55", 4 0, L_000001650d75cc00;  1 drivers
v000001650d75a150_0 .net *"_ivl_56", 36 0, L_000001650d75d6a0;  1 drivers
v000001650d75a830_0 .net *"_ivl_58", 36 0, L_000001650d75cca0;  1 drivers
v000001650d75bc30_0 .net *"_ivl_62", 0 0, L_000001650d6704d0;  1 drivers
L_000001650d7603c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001650d75ad30_0 .net/2u *"_ivl_64", 5 0, L_000001650d7603c0;  1 drivers
v000001650d75b690_0 .net *"_ivl_67", 5 0, L_000001650d75cfc0;  1 drivers
v000001650d75af10_0 .net *"_ivl_70", 0 0, L_000001650d670930;  1 drivers
L_000001650d760408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d75bf50_0 .net/2u *"_ivl_72", 57 0, L_000001650d760408;  1 drivers
L_000001650d760450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d75afb0_0 .net/2u *"_ivl_74", 31 0, L_000001650d760450;  1 drivers
v000001650d75bcd0_0 .net *"_ivl_77", 25 0, L_000001650d75d4c0;  1 drivers
v000001650d75b050_0 .net *"_ivl_78", 57 0, L_000001650d75d9c0;  1 drivers
v000001650d75bff0_0 .net *"_ivl_8", 0 0, L_000001650d670850;  1 drivers
v000001650d75a3d0_0 .net *"_ivl_80", 57 0, L_000001650d75d240;  1 drivers
L_000001650d760498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001650d75a5b0_0 .net/2u *"_ivl_84", 31 0, L_000001650d760498;  1 drivers
L_000001650d7604e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001650d75b7d0_0 .net/2u *"_ivl_88", 5 0, L_000001650d7604e0;  1 drivers
v000001650d75ba50_0 .net *"_ivl_90", 0 0, L_000001650d75d600;  1 drivers
L_000001650d760528 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001650d75a1f0_0 .net/2u *"_ivl_92", 5 0, L_000001650d760528;  1 drivers
v000001650d75a790_0 .net *"_ivl_94", 0 0, L_000001650d75d7e0;  1 drivers
v000001650d75b870_0 .net *"_ivl_97", 0 0, L_000001650d670af0;  1 drivers
v000001650d75b0f0_0 .net *"_ivl_98", 47 0, L_000001650d7b9e60;  1 drivers
v000001650d75a650_0 .net "adderResult", 31 0, L_000001650d7b9820;  1 drivers
v000001650d75a8d0_0 .net "address", 31 0, L_000001650d75d560;  1 drivers
v000001650d75b910_0 .net "clk", 0 0, L_000001650d6708c0;  alias, 1 drivers
v000001650d75b190_0 .var "cycles_consumed", 31 0;
o000001650d711888 .functor BUFZ 1, C4<z>; HiZ drive
v000001650d75b230_0 .net "excep_flag", 0 0, o000001650d711888;  0 drivers
v000001650d75a970_0 .net "extImm", 31 0, L_000001650d7b8d80;  1 drivers
v000001650d75aa10_0 .net "funct", 5 0, L_000001650d75d100;  1 drivers
v000001650d75b9b0_0 .net "hlt", 0 0, v000001650d669a10_0;  1 drivers
v000001650d75bd70_0 .net "imm", 15 0, L_000001650d75d920;  1 drivers
v000001650d75be10_0 .net "immediate", 31 0, L_000001650d7b9be0;  1 drivers
v000001650d75aab0_0 .net "input_clk", 0 0, v000001650d75dce0_0;  1 drivers
v000001650d75ab50_0 .net "instruction", 31 0, L_000001650d7b9640;  1 drivers
v000001650d75abf0_0 .net "memoryReadData", 31 0, v000001650d757710_0;  1 drivers
v000001650d75b2d0_0 .net "nextPC", 31 0, L_000001650d7b9dc0;  1 drivers
v000001650d75ac90_0 .net "opcode", 5 0, L_000001650d75e000;  1 drivers
v000001650d75b370_0 .net "rd", 4 0, L_000001650d75dd80;  1 drivers
v000001650d75b410_0 .net "readData1", 31 0, L_000001650d670f50;  1 drivers
v000001650d75b4b0_0 .net "readData1_w", 31 0, L_000001650d7bc560;  1 drivers
v000001650d75d1a0_0 .net "readData2", 31 0, L_000001650d6705b0;  1 drivers
v000001650d75dba0_0 .net "regs0", 31 0, L_000001650d670b60;  alias, 1 drivers
v000001650d75ca20_0 .net "regs1", 31 0, L_000001650d671110;  alias, 1 drivers
v000001650d75c340_0 .net "regs2", 31 0, L_000001650d671030;  alias, 1 drivers
v000001650d75c660_0 .net "regs3", 31 0, L_000001650d670620;  alias, 1 drivers
v000001650d75c980_0 .net "regs4", 31 0, L_000001650d6712d0;  alias, 1 drivers
v000001650d75c5c0_0 .net "regs5", 31 0, L_000001650d670bd0;  alias, 1 drivers
v000001650d75cde0_0 .net "rs", 4 0, L_000001650d75df60;  1 drivers
v000001650d75c2a0_0 .net "rst", 0 0, v000001650d75ce80_0;  1 drivers
v000001650d75c480_0 .net "rt", 4 0, L_000001650d75cb60;  1 drivers
v000001650d75c840_0 .net "shamt", 31 0, L_000001650d75d740;  1 drivers
v000001650d75c700_0 .net "wire_instruction", 31 0, L_000001650d6710a0;  1 drivers
v000001650d75dec0_0 .net "writeData", 31 0, L_000001650d7bbb60;  1 drivers
v000001650d75c520_0 .net "zero", 0 0, L_000001650d7bc740;  1 drivers
L_000001650d75c160 .part L_000001650d7b9640, 26, 6;
L_000001650d75e000 .functor MUXZ 6, L_000001650d75c160, L_000001650d760138, L_000001650d670d20, C4<>;
L_000001650d75c8e0 .cmp/eq 6, L_000001650d75e000, L_000001650d7601c8;
L_000001650d75c200 .part L_000001650d7b9640, 11, 5;
L_000001650d75d420 .functor MUXZ 5, L_000001650d75c200, L_000001650d760210, L_000001650d75c8e0, C4<>;
L_000001650d75dd80 .functor MUXZ 5, L_000001650d75d420, L_000001650d760180, L_000001650d670850, C4<>;
L_000001650d75d060 .part L_000001650d7b9640, 21, 5;
L_000001650d75df60 .functor MUXZ 5, L_000001650d75d060, L_000001650d760258, L_000001650d670a80, C4<>;
L_000001650d75cf20 .part L_000001650d7b9640, 16, 5;
L_000001650d75cb60 .functor MUXZ 5, L_000001650d75cf20, L_000001650d7602a0, L_000001650d670d90, C4<>;
L_000001650d75dc40 .part L_000001650d7b9640, 0, 16;
L_000001650d75d920 .functor MUXZ 16, L_000001650d75dc40, L_000001650d7602e8, L_000001650d671260, C4<>;
L_000001650d75cc00 .part L_000001650d7b9640, 6, 5;
L_000001650d75d6a0 .concat [ 5 32 0 0], L_000001650d75cc00, L_000001650d760378;
L_000001650d75cca0 .functor MUXZ 37, L_000001650d75d6a0, L_000001650d760330, L_000001650d670e00, C4<>;
L_000001650d75d740 .part L_000001650d75cca0, 0, 32;
L_000001650d75cfc0 .part L_000001650d7b9640, 0, 6;
L_000001650d75d100 .functor MUXZ 6, L_000001650d75cfc0, L_000001650d7603c0, L_000001650d6704d0, C4<>;
L_000001650d75d4c0 .part L_000001650d7b9640, 0, 26;
L_000001650d75d9c0 .concat [ 26 32 0 0], L_000001650d75d4c0, L_000001650d760450;
L_000001650d75d240 .functor MUXZ 58, L_000001650d75d9c0, L_000001650d760408, L_000001650d670930, C4<>;
L_000001650d75d560 .part L_000001650d75d240, 0, 32;
L_000001650d75da60 .arith/sum 32, v000001650d757c10_0, L_000001650d760498;
L_000001650d75d600 .cmp/eq 6, L_000001650d75e000, L_000001650d7604e0;
L_000001650d75d7e0 .cmp/eq 6, L_000001650d75e000, L_000001650d760528;
L_000001650d7b9e60 .concat [ 32 16 0 0], L_000001650d75d560, L_000001650d760570;
L_000001650d7b9320 .concat [ 6 26 0 0], L_000001650d75e000, L_000001650d7605b8;
L_000001650d7b87e0 .cmp/eq 32, L_000001650d7b9320, L_000001650d760600;
L_000001650d7b9b40 .cmp/eq 6, L_000001650d75d100, L_000001650d760648;
L_000001650d7b9f00 .concat [ 32 16 0 0], L_000001650d670f50, L_000001650d760690;
L_000001650d7b9fa0 .concat [ 32 16 0 0], v000001650d757c10_0, L_000001650d7606d8;
L_000001650d7b81a0 .part L_000001650d75d920, 15, 1;
LS_000001650d7b8560_0_0 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_4 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_8 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_12 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_16 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_20 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_24 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_0_28 .concat [ 1 1 1 1], L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0, L_000001650d7b81a0;
LS_000001650d7b8560_1_0 .concat [ 4 4 4 4], LS_000001650d7b8560_0_0, LS_000001650d7b8560_0_4, LS_000001650d7b8560_0_8, LS_000001650d7b8560_0_12;
LS_000001650d7b8560_1_4 .concat [ 4 4 4 4], LS_000001650d7b8560_0_16, LS_000001650d7b8560_0_20, LS_000001650d7b8560_0_24, LS_000001650d7b8560_0_28;
L_000001650d7b8560 .concat [ 16 16 0 0], LS_000001650d7b8560_1_0, LS_000001650d7b8560_1_4;
L_000001650d7b8b00 .concat [ 16 32 0 0], L_000001650d75d920, L_000001650d7b8560;
L_000001650d7b8380 .arith/sum 48, L_000001650d7b9fa0, L_000001650d7b8b00;
L_000001650d7b82e0 .functor MUXZ 48, L_000001650d7b8380, L_000001650d7b9f00, L_000001650d670e70, C4<>;
L_000001650d7b8240 .functor MUXZ 48, L_000001650d7b82e0, L_000001650d7b9e60, L_000001650d670af0, C4<>;
L_000001650d7b9820 .part L_000001650d7b8240, 0, 32;
L_000001650d7ba040 .cmp/eq 2, v000001650d68bd40_0, L_000001650d760720;
L_000001650d7b8420 .cmp/eq 2, v000001650d68bd40_0, L_000001650d760768;
L_000001650d7b84c0 .cmp/eq 2, v000001650d68bd40_0, L_000001650d7607b0;
L_000001650d7b8ba0 .functor MUXZ 32, L_000001650d760840, L_000001650d7607f8, L_000001650d7b84c0, C4<>;
L_000001650d7b8c40 .functor MUXZ 32, L_000001650d7b8ba0, L_000001650d7b9820, L_000001650d7b8420, C4<>;
L_000001650d7b9dc0 .functor MUXZ 32, L_000001650d7b8c40, L_000001650d75da60, L_000001650d7ba040, C4<>;
L_000001650d7b9640 .functor MUXZ 32, L_000001650d6710a0, L_000001650d7608d0, L_000001650d6709a0, C4<>;
L_000001650d7b8920 .cmp/eq 6, L_000001650d75e000, L_000001650d7609a8;
L_000001650d7b89c0 .cmp/eq 6, L_000001650d75e000, L_000001650d7609f0;
L_000001650d7b8a60 .cmp/eq 6, L_000001650d75e000, L_000001650d760a38;
L_000001650d7b8e20 .concat [ 16 16 0 0], L_000001650d75d920, L_000001650d760a80;
L_000001650d7b8ce0 .part L_000001650d75d920, 15, 1;
LS_000001650d7b8f60_0_0 .concat [ 1 1 1 1], L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0;
LS_000001650d7b8f60_0_4 .concat [ 1 1 1 1], L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0;
LS_000001650d7b8f60_0_8 .concat [ 1 1 1 1], L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0;
LS_000001650d7b8f60_0_12 .concat [ 1 1 1 1], L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0, L_000001650d7b8ce0;
L_000001650d7b8f60 .concat [ 4 4 4 4], LS_000001650d7b8f60_0_0, LS_000001650d7b8f60_0_4, LS_000001650d7b8f60_0_8, LS_000001650d7b8f60_0_12;
L_000001650d7b95a0 .concat [ 16 16 0 0], L_000001650d75d920, L_000001650d7b8f60;
L_000001650d7b8d80 .functor MUXZ 32, L_000001650d7b95a0, L_000001650d7b8e20, L_000001650d671340, C4<>;
L_000001650d7b91e0 .concat [ 6 26 0 0], L_000001650d75e000, L_000001650d760ac8;
L_000001650d7b9780 .cmp/eq 32, L_000001650d7b91e0, L_000001650d760b10;
L_000001650d7b8ec0 .cmp/eq 6, L_000001650d75d100, L_000001650d760b58;
L_000001650d7b93c0 .cmp/eq 6, L_000001650d75d100, L_000001650d760ba0;
L_000001650d7b9280 .cmp/eq 6, L_000001650d75e000, L_000001650d760be8;
L_000001650d7b9460 .functor MUXZ 32, L_000001650d7b8d80, L_000001650d760c30, L_000001650d7b9280, C4<>;
L_000001650d7b9be0 .functor MUXZ 32, L_000001650d7b9460, L_000001650d75d740, L_000001650d6711f0, C4<>;
L_000001650d7b98c0 .concat [ 6 26 0 0], L_000001650d75e000, L_000001650d760c78;
L_000001650d7b9960 .cmp/eq 32, L_000001650d7b98c0, L_000001650d760cc0;
L_000001650d7b9aa0 .cmp/eq 6, L_000001650d75d100, L_000001650d760d08;
L_000001650d7b9c80 .cmp/eq 6, L_000001650d75d100, L_000001650d760d50;
L_000001650d7b9d20 .cmp/eq 6, L_000001650d75e000, L_000001650d760d98;
L_000001650d7bb660 .functor MUXZ 32, L_000001650d670f50, v000001650d757c10_0, L_000001650d7b9d20, C4<>;
L_000001650d7bc560 .functor MUXZ 32, L_000001650d7bb660, L_000001650d6705b0, L_000001650d670460, C4<>;
S_000001650d5f5f90 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001650d65ad40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001650d670cb0 .functor NOT 1, v000001650d669290_0, C4<0>, C4<0>, C4<0>;
v000001650d66a230_0 .net *"_ivl_0", 0 0, L_000001650d670cb0;  1 drivers
v000001650d66a0f0_0 .net "in1", 31 0, L_000001650d6705b0;  alias, 1 drivers
v000001650d6691f0_0 .net "in2", 31 0, L_000001650d7b9be0;  alias, 1 drivers
v000001650d668b10_0 .net "out", 31 0, L_000001650d7b9500;  alias, 1 drivers
v000001650d669650_0 .net "s", 0 0, v000001650d669290_0;  alias, 1 drivers
L_000001650d7b9500 .functor MUXZ 32, L_000001650d7b9be0, L_000001650d6705b0, L_000001650d670cb0, C4<>;
S_000001650d60dcf0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001650d677770 .param/l "RType" 0 4 2, C4<000000>;
P_000001650d6777a8 .param/l "add" 0 4 5, C4<100000>;
P_000001650d6777e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001650d677818 .param/l "addu" 0 4 5, C4<100001>;
P_000001650d677850 .param/l "and_" 0 4 5, C4<100100>;
P_000001650d677888 .param/l "andi" 0 4 8, C4<001100>;
P_000001650d6778c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001650d6778f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001650d677930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001650d677968 .param/l "j" 0 4 12, C4<000010>;
P_000001650d6779a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001650d6779d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001650d677a10 .param/l "lw" 0 4 8, C4<100011>;
P_000001650d677a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001650d677a80 .param/l "or_" 0 4 5, C4<100101>;
P_000001650d677ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000001650d677af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001650d677b28 .param/l "sll" 0 4 6, C4<000000>;
P_000001650d677b60 .param/l "slt" 0 4 5, C4<101010>;
P_000001650d677b98 .param/l "slti" 0 4 8, C4<101010>;
P_000001650d677bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001650d677c08 .param/l "sub" 0 4 5, C4<100010>;
P_000001650d677c40 .param/l "subu" 0 4 5, C4<100011>;
P_000001650d677c78 .param/l "sw" 0 4 8, C4<101011>;
P_000001650d677cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001650d677ce8 .param/l "xori" 0 4 8, C4<001110>;
v000001650d669fb0_0 .var "ALUOp", 3 0;
v000001650d669290_0 .var "ALUSrc", 0 0;
v000001650d6687f0_0 .var "MemReadEn", 0 0;
v000001650d668bb0_0 .var "MemWriteEn", 0 0;
v000001650d6696f0_0 .var "MemtoReg", 0 0;
v000001650d669790_0 .var "RegDst", 0 0;
v000001650d668c50_0 .var "RegWriteEn", 0 0;
v000001650d668570_0 .net "funct", 5 0, L_000001650d75d100;  alias, 1 drivers
v000001650d669a10_0 .var "hlt", 0 0;
v000001650d6698d0_0 .net "opcode", 5 0, L_000001650d75e000;  alias, 1 drivers
v000001650d669bf0_0 .net "rst", 0 0, v000001650d75ce80_0;  alias, 1 drivers
E_000001650d65b780 .event anyedge, v000001650d669bf0_0, v000001650d6698d0_0, v000001650d668570_0;
S_000001650d60de80 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001650d65b440 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001650d6710a0 .functor BUFZ 32, L_000001650d7b9000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d668610_0 .net "Data_Out", 31 0, L_000001650d6710a0;  alias, 1 drivers
v000001650d668890 .array "InstMem", 0 1023, 31 0;
v000001650d669d30_0 .net *"_ivl_0", 31 0, L_000001650d7b9000;  1 drivers
v000001650d669dd0_0 .net *"_ivl_3", 9 0, L_000001650d7b8600;  1 drivers
v000001650d668930_0 .net *"_ivl_4", 11 0, L_000001650d7b86a0;  1 drivers
L_000001650d760888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001650d66a050_0 .net *"_ivl_7", 1 0, L_000001650d760888;  1 drivers
v000001650d6689d0_0 .net "addr", 31 0, v000001650d757c10_0;  alias, 1 drivers
v000001650d63cd40_0 .var/i "i", 31 0;
L_000001650d7b9000 .array/port v000001650d668890, L_000001650d7b86a0;
L_000001650d7b8600 .part v000001650d757c10_0, 0, 10;
L_000001650d7b86a0 .concat [ 10 2 0 0], L_000001650d7b8600, L_000001650d760888;
S_000001650d5f5400 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001650d670f50 .functor BUFZ 32, L_000001650d7b8880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001650d6705b0 .functor BUFZ 32, L_000001650d7b90a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_1 .array/port v000001650d68c9c0, 1;
L_000001650d670b60 .functor BUFZ 32, v000001650d68c9c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_2 .array/port v000001650d68c9c0, 2;
L_000001650d671110 .functor BUFZ 32, v000001650d68c9c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_3 .array/port v000001650d68c9c0, 3;
L_000001650d671030 .functor BUFZ 32, v000001650d68c9c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_4 .array/port v000001650d68c9c0, 4;
L_000001650d670620 .functor BUFZ 32, v000001650d68c9c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_5 .array/port v000001650d68c9c0, 5;
L_000001650d6712d0 .functor BUFZ 32, v000001650d68c9c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68c9c0_6 .array/port v000001650d68c9c0, 6;
L_000001650d670bd0 .functor BUFZ 32, v000001650d68c9c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001650d68b340_0 .net *"_ivl_0", 31 0, L_000001650d7b8880;  1 drivers
v000001650d68c1a0_0 .net *"_ivl_10", 6 0, L_000001650d7b9140;  1 drivers
L_000001650d760960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001650d68c380_0 .net *"_ivl_13", 1 0, L_000001650d760960;  1 drivers
v000001650d68ba20_0 .net *"_ivl_2", 6 0, L_000001650d7b96e0;  1 drivers
L_000001650d760918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001650d68c240_0 .net *"_ivl_5", 1 0, L_000001650d760918;  1 drivers
v000001650d68cce0_0 .net *"_ivl_8", 31 0, L_000001650d7b90a0;  1 drivers
v000001650d68b980_0 .net "clk", 0 0, L_000001650d6708c0;  alias, 1 drivers
v000001650d68bb60_0 .var/i "i", 31 0;
v000001650d68b2a0_0 .net "readData1", 31 0, L_000001650d670f50;  alias, 1 drivers
v000001650d68bc00_0 .net "readData2", 31 0, L_000001650d6705b0;  alias, 1 drivers
v000001650d68b520_0 .net "readRegister1", 4 0, L_000001650d75df60;  alias, 1 drivers
v000001650d68b5c0_0 .net "readRegister2", 4 0, L_000001650d75cb60;  alias, 1 drivers
v000001650d68c9c0 .array "registers", 31 0, 31 0;
v000001650d68b840_0 .net "regs0", 31 0, L_000001650d670b60;  alias, 1 drivers
v000001650d68b700_0 .net "regs1", 31 0, L_000001650d671110;  alias, 1 drivers
v000001650d68b3e0_0 .net "regs2", 31 0, L_000001650d671030;  alias, 1 drivers
v000001650d68c920_0 .net "regs3", 31 0, L_000001650d670620;  alias, 1 drivers
v000001650d68b200_0 .net "regs4", 31 0, L_000001650d6712d0;  alias, 1 drivers
v000001650d68b020_0 .net "regs5", 31 0, L_000001650d670bd0;  alias, 1 drivers
v000001650d68c2e0_0 .net "rst", 0 0, v000001650d75ce80_0;  alias, 1 drivers
v000001650d68ca60_0 .net "we", 0 0, v000001650d668c50_0;  alias, 1 drivers
v000001650d68b7a0_0 .net "writeData", 31 0, L_000001650d7bbb60;  alias, 1 drivers
v000001650d68cb00_0 .net "writeRegister", 4 0, L_000001650d7b8740;  alias, 1 drivers
E_000001650d65adc0/0 .event negedge, v000001650d669bf0_0;
E_000001650d65adc0/1 .event posedge, v000001650d68b980_0;
E_000001650d65adc0 .event/or E_000001650d65adc0/0, E_000001650d65adc0/1;
L_000001650d7b8880 .array/port v000001650d68c9c0, L_000001650d7b96e0;
L_000001650d7b96e0 .concat [ 5 2 0 0], L_000001650d75df60, L_000001650d760918;
L_000001650d7b90a0 .array/port v000001650d68c9c0, L_000001650d7b9140;
L_000001650d7b9140 .concat [ 5 2 0 0], L_000001650d75cb60, L_000001650d760960;
S_000001650d5f5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001650d5f5400;
 .timescale 0 0;
v000001650d63d880_0 .var/i "i", 31 0;
S_000001650d5df7a0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001650d65b1c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001650d670a10 .functor NOT 1, v000001650d669790_0, C4<0>, C4<0>, C4<0>;
v000001650d68b660_0 .net *"_ivl_0", 0 0, L_000001650d670a10;  1 drivers
v000001650d68be80_0 .net "in1", 4 0, L_000001650d75cb60;  alias, 1 drivers
v000001650d68cec0_0 .net "in2", 4 0, L_000001650d75dd80;  alias, 1 drivers
v000001650d68cba0_0 .net "out", 4 0, L_000001650d7b8740;  alias, 1 drivers
v000001650d68b8e0_0 .net "s", 0 0, v000001650d669790_0;  alias, 1 drivers
L_000001650d7b8740 .functor MUXZ 5, L_000001650d75dd80, L_000001650d75cb60, L_000001650d670a10, C4<>;
S_000001650d5df930 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001650d65b180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001650d7beb60 .functor NOT 1, v000001650d6696f0_0, C4<0>, C4<0>, C4<0>;
v000001650d68cc40_0 .net *"_ivl_0", 0 0, L_000001650d7beb60;  1 drivers
v000001650d68bf20_0 .net "in1", 31 0, v000001650d68bca0_0;  alias, 1 drivers
v000001650d68c420_0 .net "in2", 31 0, v000001650d757710_0;  alias, 1 drivers
v000001650d68cd80_0 .net "out", 31 0, L_000001650d7bbb60;  alias, 1 drivers
v000001650d68bde0_0 .net "s", 0 0, v000001650d6696f0_0;  alias, 1 drivers
L_000001650d7bbb60 .functor MUXZ 32, v000001650d757710_0, v000001650d68bca0_0, L_000001650d7beb60, C4<>;
S_000001650d627330 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001650d6274c0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001650d6274f8 .param/l "AND" 0 9 12, C4<0010>;
P_000001650d627530 .param/l "NOR" 0 9 12, C4<0101>;
P_000001650d627568 .param/l "OR" 0 9 12, C4<0011>;
P_000001650d6275a0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001650d6275d8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001650d627610 .param/l "SLT" 0 9 12, C4<0110>;
P_000001650d627648 .param/l "SRL" 0 9 12, C4<1001>;
P_000001650d627680 .param/l "SUB" 0 9 12, C4<0001>;
P_000001650d6276b8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001650d6276f0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001650d627728 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001650d760de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001650d68ce20_0 .net/2u *"_ivl_0", 31 0, L_000001650d760de0;  1 drivers
v000001650d68bfc0_0 .net "opSel", 3 0, v000001650d669fb0_0;  alias, 1 drivers
v000001650d68b0c0_0 .net "operand1", 31 0, L_000001650d7bc560;  alias, 1 drivers
v000001650d68bac0_0 .net "operand2", 31 0, L_000001650d7b9500;  alias, 1 drivers
v000001650d68bca0_0 .var "result", 31 0;
v000001650d68c4c0_0 .net "zero", 0 0, L_000001650d7bc740;  alias, 1 drivers
E_000001650d65ae00 .event anyedge, v000001650d669fb0_0, v000001650d68b0c0_0, v000001650d668b10_0;
L_000001650d7bc740 .cmp/eq 32, v000001650d68bca0_0, L_000001650d760de0;
S_000001650d5d6a50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001650d68cfe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001650d68d018 .param/l "add" 0 4 5, C4<100000>;
P_000001650d68d050 .param/l "addi" 0 4 8, C4<001000>;
P_000001650d68d088 .param/l "addu" 0 4 5, C4<100001>;
P_000001650d68d0c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001650d68d0f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001650d68d130 .param/l "beq" 0 4 10, C4<000100>;
P_000001650d68d168 .param/l "bne" 0 4 10, C4<000101>;
P_000001650d68d1a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001650d68d1d8 .param/l "j" 0 4 12, C4<000010>;
P_000001650d68d210 .param/l "jal" 0 4 12, C4<000011>;
P_000001650d68d248 .param/l "jr" 0 4 6, C4<001000>;
P_000001650d68d280 .param/l "lw" 0 4 8, C4<100011>;
P_000001650d68d2b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001650d68d2f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001650d68d328 .param/l "ori" 0 4 8, C4<001101>;
P_000001650d68d360 .param/l "sgt" 0 4 6, C4<101011>;
P_000001650d68d398 .param/l "sll" 0 4 6, C4<000000>;
P_000001650d68d3d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001650d68d408 .param/l "slti" 0 4 8, C4<101010>;
P_000001650d68d440 .param/l "srl" 0 4 6, C4<000010>;
P_000001650d68d478 .param/l "sub" 0 4 5, C4<100010>;
P_000001650d68d4b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001650d68d4e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001650d68d520 .param/l "xor_" 0 4 5, C4<100110>;
P_000001650d68d558 .param/l "xori" 0 4 8, C4<001110>;
v000001650d68bd40_0 .var "PCsrc", 1 0;
v000001650d68c560_0 .net "excep_flag", 0 0, o000001650d711888;  alias, 0 drivers
v000001650d68c600_0 .net "funct", 5 0, L_000001650d75d100;  alias, 1 drivers
v000001650d68c6a0_0 .net "opcode", 5 0, L_000001650d75e000;  alias, 1 drivers
v000001650d68b160_0 .net "operand1", 31 0, L_000001650d670f50;  alias, 1 drivers
v000001650d68b480_0 .net "operand2", 31 0, L_000001650d7b9500;  alias, 1 drivers
v000001650d68c060_0 .net "rst", 0 0, v000001650d75ce80_0;  alias, 1 drivers
E_000001650d65b100/0 .event anyedge, v000001650d669bf0_0, v000001650d68c560_0, v000001650d6698d0_0, v000001650d68b2a0_0;
E_000001650d65b100/1 .event anyedge, v000001650d668b10_0, v000001650d668570_0;
E_000001650d65b100 .event/or E_000001650d65b100/0, E_000001650d65b100/1;
S_000001650d5d6be0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001650d68c100 .array "DataMem", 0 1023, 31 0;
v000001650d68c740_0 .net "address", 31 0, v000001650d68bca0_0;  alias, 1 drivers
v000001650d68c7e0_0 .net "clock", 0 0, L_000001650d62b890;  1 drivers
v000001650d68c880_0 .net "data", 31 0, L_000001650d6705b0;  alias, 1 drivers
v000001650d757b70_0 .var/i "i", 31 0;
v000001650d757710_0 .var "q", 31 0;
v000001650d757df0_0 .net "rden", 0 0, v000001650d6687f0_0;  alias, 1 drivers
v000001650d757850_0 .net "wren", 0 0, v000001650d668bb0_0;  alias, 1 drivers
E_000001650d65bc80 .event posedge, v000001650d68c7e0_0;
S_000001650d60b760 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001650d5f5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001650d65ae80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001650d757d50_0 .net "PCin", 31 0, L_000001650d7b9dc0;  alias, 1 drivers
v000001650d757c10_0 .var "PCout", 31 0;
v000001650d757670_0 .net "clk", 0 0, L_000001650d6708c0;  alias, 1 drivers
v000001650d7566d0_0 .net "rst", 0 0, v000001650d75ce80_0;  alias, 1 drivers
    .scope S_000001650d5d6a50;
T_0 ;
    %wait E_000001650d65b100;
    %load/vec4 v000001650d68c060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001650d68bd40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001650d68c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001650d68bd40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001650d68c6a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001650d68b160_0;
    %load/vec4 v000001650d68b480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001650d68c6a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001650d68b160_0;
    %load/vec4 v000001650d68b480_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001650d68c6a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001650d68c6a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001650d68c6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001650d68c600_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001650d68bd40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001650d68bd40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001650d60b760;
T_1 ;
    %wait E_000001650d65adc0;
    %load/vec4 v000001650d7566d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001650d757c10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001650d757d50_0;
    %assign/vec4 v000001650d757c10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001650d60de80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001650d63cd40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001650d63cd40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001650d63cd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %load/vec4 v000001650d63cd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001650d63cd40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d668890, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001650d60dcf0;
T_3 ;
    %wait E_000001650d65b780;
    %load/vec4 v000001650d669bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001650d669a10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001650d669290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001650d668bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001650d6696f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001650d6687f0_0, 0;
    %assign/vec4 v000001650d669790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001650d669a10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001650d669fb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001650d669290_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001650d668c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001650d668bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001650d6696f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001650d6687f0_0, 0, 1;
    %store/vec4 v000001650d669790_0, 0, 1;
    %load/vec4 v000001650d6698d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669a10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %load/vec4 v000001650d668570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001650d669790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d6687f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d6696f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d668bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001650d669290_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001650d669fb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001650d5f5400;
T_4 ;
    %wait E_000001650d65adc0;
    %fork t_1, S_000001650d5f5590;
    %jmp t_0;
    .scope S_000001650d5f5590;
t_1 ;
    %load/vec4 v000001650d68c2e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001650d63d880_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001650d63d880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001650d63d880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d68c9c0, 0, 4;
    %load/vec4 v000001650d63d880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001650d63d880_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001650d68ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001650d68b7a0_0;
    %load/vec4 v000001650d68cb00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d68c9c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d68c9c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001650d5f5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001650d5f5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001650d68bb60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001650d68bb60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001650d68bb60_0;
    %ix/getv/s 4, v000001650d68bb60_0;
    %load/vec4a v000001650d68c9c0, 4;
    %ix/getv/s 4, v000001650d68bb60_0;
    %load/vec4a v000001650d68c9c0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001650d68bb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001650d68bb60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001650d627330;
T_6 ;
    %wait E_000001650d65ae00;
    %load/vec4 v000001650d68bfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %add;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %sub;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %and;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %or;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %xor;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %or;
    %inv;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001650d68b0c0_0;
    %load/vec4 v000001650d68bac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001650d68bac0_0;
    %load/vec4 v000001650d68b0c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001650d68b0c0_0;
    %ix/getv 4, v000001650d68bac0_0;
    %shiftl 4;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001650d68b0c0_0;
    %ix/getv 4, v000001650d68bac0_0;
    %shiftr 4;
    %assign/vec4 v000001650d68bca0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001650d5d6be0;
T_7 ;
    %wait E_000001650d65bc80;
    %load/vec4 v000001650d757df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001650d68c740_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001650d68c100, 4;
    %assign/vec4 v000001650d757710_0, 0;
T_7.0 ;
    %load/vec4 v000001650d757850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001650d68c880_0;
    %ix/getv 3, v000001650d68c740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001650d68c100, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001650d5d6be0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001650d5d6be0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001650d757b70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001650d757b70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001650d757b70_0;
    %load/vec4a v000001650d68c100, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001650d757b70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001650d757b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001650d757b70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001650d5f5d40;
T_10 ;
    %wait E_000001650d65adc0;
    %load/vec4 v000001650d75c2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001650d75b190_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001650d75b190_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001650d75b190_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001650d675440;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001650d75dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001650d75ce80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001650d675440;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001650d75dce0_0;
    %inv;
    %assign/vec4 v000001650d75dce0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001650d675440;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001650d75ce80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001650d75ce80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001650d75cd40_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
