Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "27_0.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/27_0.ll -o../Release/chesswork/27_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.49 s  /     0.48 s 	27_0
chess-clang system time =    0.00 s  /     0.00 s 	27_0
chess-clang real time   =    0.50 s  /     0.49 s 	27_0

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/27_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/27_0.sfg

Translating ...

        unsigned main()
        void _GLOBAL__sub_I_entropy_vect___cpp()
        void log_kernel_function(unsigned, unsigned)
        void entropy_vec_kernel_function(unsigned, unsigned)
        void entropy_vec_pass_kernel_function(unsigned, unsigned, unsigned)
        void marginal_entropy_kernel_function(unsigned, unsigned)

Finishing ...


noodle user time   =    3.81 s  /     3.71 s 	27_0
noodle system time =    0.51 s  /     0.46 s 	27_0
noodle real time   =    4.35 s  /     4.20 s 	27_0

chess-backend 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
chess-backend 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
chess-backend 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
chess-backend 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading DSFG from: 27_0-F_main_.sfg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_main' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.sfg
**** Bundling `F_GLOBAL__sub_I_entropy_vect___cpp' ****
Applying long jump data
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
Collecting static variable register operations...



   macro #51 (93 opn)
      matching... **** Bundling `F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data

   macro #194 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #454 (7 opn)
      matching... 
   macro #138 (4 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #190 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #3157 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #3116 (20 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #1842 (288 opn)
      matching... 
   macro #153 (15 opn)
      matching... (63 p) (343 P)
      covering... (38 its) (cost 33954.254)


Total cost = 33954.254

cosel user time   =    0.24 s  /     0.15 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel system time =    0.04 s  /     0.00 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel real time   =    0.29 s  /     0.17 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
(11 p) (30 P)
      covering... (9 its) (cost 7020.065)

   macro #2375 (334 opn)
      matching... (13 p) (38 P)
      covering... (10 its) (cost 8338.116)

   macro #2860 (338 opn)
      matching... 
application DSFG routing:

**** Routing 'F_GLOBAL__sub_I_entropy_vect___cpp' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (51)

sync/offset hazards solving


time (after hazard solving) =   0.150 s

routing control inputs

routing

1 of 1 ( 51 )
# uses: 99 +1 +1 +1 +1 +1 +1 +2 +1 +2 +1 +2 +1 +1 +2 (VCH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +4 +5 +3 +4 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +3 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 8 complex patterns (8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.21 s  /     0.21 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia system time =    0.00 s  /     0.00 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia real time   =    0.23 s  /     0.22 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist1 -v -k110 --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 35 

Total number of cycles = 35

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.13 s  /     0.13 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 real time   =    0.13 s  /     0.13 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--showcolor -v -b --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_26329088.672 to CLH
collect coupled operands: ................................................
  35 couplings found
collect RMW pairs: C LR M P R SP W
register: C {CL CH}
	rmw pairs: 1
	coalescing      : .
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1]
	postbalancing   : none
	rematerialising : + 1 dr_move

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 7
	coalescing      : .......
                          0 rmw fanout splits
	assigning fields: 10 11 8 9 12 13 4 0
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 0
	assigning fields: VL[0] VL[6] VL[4]
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CH CL M P R {VH VL}
	updating reassigned offsets in sfg

collect coupled operands: ................................................
  21 couplings found
solving cycles: none

solving cycles: none

1 dr_move rematerialised

Writing LIB (with interprocedural optimisation data) to: 27_0-F_GLOBAL__sub_I_entropy_vect___cpp__ra.lib

showcolor user time   =    0.10 s  /     0.09 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor real time   =    0.12 s  /     0.11 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 30 

Total number of cycles = 30

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.mic'' ...

mist2 user time   =    0.44 s  /     0.44 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 system time =    0.00 s  /     0.00 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 real time   =    0.45 s  /     0.45 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale system time =    0.00 s  /     0.00 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale real time   =    0.03 s  /     0.02 s 	27_0-F_GLOBAL__sub_I_entropy_vect___cpp_

chess-backend 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
Applying long jump data

   macro #165 (29 opn)
      matching... (203 p) (1080 P)
      covering... 1 2 3 4 5 6 7 8 (8284 its) (cost 102746.551)

   macro #1691 (58 opn)
      matching... (250 p) (1340 P)
      covering... 1 2 (18 p) (66 P)
      covering... (13 its) (cost 11706.143)

   macro #2475 (334 opn)
      matching... 3 (250 p) (1342 P)
      covering... 4 (62 p) (160 P)
      covering... (35 its) (cost 28076.450)


Total cost = 134332.953

cosel user time   =    1.75 s  /     1.67 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel system time =    0.06 s  /     0.02 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel real time   =    1.82 s  /     1.70 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
1 5 
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
2 6 3 7 4 8 5 9 6 10 (10003 its) (cost 135718.897)
7 
   macro #2657 (45 opn)
      matching... 8 analysing connectivity in ISG
9 10 (10003 its) (cost 133462.897)

   macro #2187 (71 opn)
      matching... (33 p) (155 P)
      covering... (19 its) (cost 13088.398)

   macro #2660 (7 opn)
      matching... (4 p) (11 P)
      covering... (4 its) (cost 3573.065)

   macro #3095 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #2678 (46 opn)
      matching... (57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2190 (17 opn)
      matching... (42 p) (53 P)
      covering... (23 its) (cost 22230.281)


Total cost = 194718.889

cosel user time   =    2.05 s  /     1.96 s 	27_0-F_main_
cosel system time =    0.05 s  /     0.03 s 	27_0-F_main_
cosel real time   =    2.11 s  /     1.99 s 	27_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
(15 p) (28 P)
      covering... (12 its) (cost 11702.162)


Total cost = 176756.641

cosel user time   =    1.97 s  /     1.88 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.06 s  /     0.03 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    2.07 s  /     1.95 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x

application DSFG routing:

**** Routing 'F_main' ****
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.470 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +/ +/ +/ +/ +288 initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2375)
+1 +1 +
2 of 2: (153 2187 2190 2191)
2 (fanout-hzds) (splits:1) +
sync/offset hazards solving


time (after hazard solving) =   0.530 s

routing control inputs

routing

1 of 2 ( 4 2375 13 )
# uses: 281 +12 64 +1 +1 +1 ++1 +1 +2 +32 initial DSFG transformations
+1 +1 +2 +/ +16 +1 +1 +2 +8 initial timing
+1 +4 initialise routing
+2 +4 dependency hazard solving

1 of 5: (2860 28 19)
+1 +2 
2 of 5: (2657 35 2660 2661 3116 14)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) +2 +
3 of 5: (36 3157 3158 9 10)
(fanout-hzds) (splits:1) 2 
4 of 5: (4 187 191 186 190 454 3095 44)
+1 +1 +
5 of 5: (2678 194)
4 
sync/offset hazards solving
+1 +1 +2 

time (after hazard solving) =   0.640 s
+
routing control inputs

routing

1 of 5 ( 19 2860 28 )
# uses: 281 +12 +1 +1 +1 +678 / +/ +258 / +102 / +/ ++1 +1 +1 +678 / +/ +258 / +857 102 / +307 / +113 / ++1 +1 +1 +288 +4 +1 +1 +1 +857 / +729 / +307 / +113 +1 +1 +2 +243 / ++4 +1 +1 +1 +729 / +/ +243 / +32 +1 +1 +2 ++4 +1 +1 +1 +/ +243 / +(250 p) (1342 P)
      covering... 243 1 2 / +3 4 5 6 / +32 7 +1 +1 +2 +8 +4 +1 +1 +1 +9 243 / +10 (10003 its) (cost 133462.897)
576 / +
   macro #2287 (71 opn)
      matching... 243 576 / +576 / +576 / ++8 4 +1 ++1 1 ++2 1 ++1 +81 152 (57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2290 (17 opn)
      matching... +4 +1 +1 +1 +27 +1 +1 +2 +40 +2 +1 +1 +1 +9 +4 (15 p) (28 P)
      covering... (12 its) (cost 11702.162)
+1 

Total cost = 181442.719
+1 
cosel user time   =    2.19 s  /     2.10 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel system time =    0.06 s  /     0.03 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel real time   =    2.25 s  /     2.13 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

+1 +3 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
+Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

2 Reading interprocedural optimisation data from: 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+1 +1 +1 +1 +2 +4 +1 ++1 1 +2 
application DSFG routing:
+
**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
1 ++2 +10 +1 ++1 4 +1 +1 +1 +2 +1 +1 ++1 1 ++1 +1 +1 +2 +1 +1 +1 +1 81 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +4 +2 +1 +6 +3 +1 +1 +/ ++4 +1 +1 +1 +27 analysing connectivity in ISG
+2 +1 +1 +1 +9 +4 +1 +1 / ++1 +3 +2 +1 +1 +1 / ++1 +2 +4 +1 +1 +2 +/ +678 / +/ +258 / +102 / ++1 +1 +1 +/ +288 / +857 / +307 / +113 / ++4 +1 +1 +1 +288 +1 +1 +2 +729 / +243 / +/ ++1 +1 +2 +initial DSFG transformations
/ +/ +initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2475)

2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.540 s

routing control inputs

routing

1 of 2 ( 4 2475 13 )
# uses: 281 +12 1024 / ++1 +1 +1 +64 +4 / ++1 +1 +1 ++1 +1 +2 +486 / +/ +243 / +/ +1024 / +64 / +678 / ++1 +1 +2 +258 / +102 / +/ ++1 +1 +1 +1024 / +64 / +857 / ++1 +1 +2 +307 / +113 256 / ++4 +1 +1 +1 ++4 +1 +1 +1 +1024 / +162 64 729 / +243 +1 +1 +2 +256 +1 +1 +2 +64 +1 +4 +1 +2 +1 ++1 +1 +16 +1 +2 +2 +4 +1 +1 243 / ++4 +1 +1 +2 +243 +1 / ++1 +2 +64 +1 +1 +2 +16 +4 / ++1 +1 ++1 +1 2 ++2 +4 54 +1 +1 +4 +1 +1 +2 ++4 +1 +1 +1 +81 / +/ ++4 +1 +1 +1 +18 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 ++4 1 +/ +1 +1 +3 +2 +1 +1 ++1 1 +1 +1 ++1 6 +2 +4 +1 +1 +2 ++4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +8 +2 / ++1 ++++++++++++++2 (RS)(R)++1 / ++2 +++++++++1 288 (R)++++++++1 ++++++++1 (R)++++++++1 ++++++1 ++1 ++1 +1 +1 +1 / ++1 +1 (VBH)-1 1 1 +1 (VCH)-1 / +1 1 2 (VDH)+2 (VDH)-2 1 2 2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)(VRH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+1 +2 +1 +2 +(VBH)-2 1 / +2 1 / +(VBH)+1 (check) (VDH)(VRH)288 


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +/ +/ +288 / ++1 +1 +2 +/ ++1 +1 +2 +/ +32 / ++1 +1 +2 +/ +/ +128 / +/ +/ +/ +/ ++1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +/ +1024 / +/ +32 64 32 ++1 1 ++1 1 ++2 2 +++1 +1 +2 +/ +576 / +/ +/ +576 / +/ +/ +576 / +/ +1024 / +64 576 / +8 / ++1 +1 +2 ++1 +1 +2 +152 576 / +256 96 +/ +32 +1 +1 +2 ++1 +1 +2 +40 +1 +1 +2 +64 576 / ++1 / ++1 +2 +10 +1 +1 +2 +1 +16 +2 +1 +1 +1 +1 +2 +2 +2 +4 +1 +1 +1 ++1 4 +1 +1 +1 ++1 2 +2 ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 576 / ++1 +1 +1 +1 +2 / ++4 +2 +1 +36 / ++108 / +576 / +864 / +96 +6 +1 +1 +576 / +8 +1 +1 +2 ++/ +152 / +/ +/ +678 / +288 258 / +102 / ++1 +1 +2 +40 / ++1 +1 +2 +10 +1 +1 +2 144 ++1 +2 +1 +1 +1 ++2 1 +1 +1 ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +/ +4 857 / ++2 +1 +36 +216 307 / +113 +108 / ++6 +1 +1 ++4 +1 +1 +1 +/ ++36 32 +6 +3 +3 +3 +3 +3 +3 +4 +1 (VRH)+1 ++2 1 ++1 +1 +729 / +4 +2 +8 +1 +4 +4 +/ +243 3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
/ +Creating 'dr_move' opns .../ +
number of 'reduced cluster size' : 12

amnesia user time   =    4.45 s  /     4.44 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.11 s  /     0.11 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    4.60 s  /     4.60 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
678 / +/ +32 +1 +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
1 +2 +258 / +
Compiling all mappings: 0%..102 576 / +576 / +576 / +576 / +8 +1 +1 +2 ++1 +1 +1 +152 +4 +1 +1 +1 +857 / +486 / ++1 +1 +2 +40 307 / +243 113 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +4 +1 +1 +1 ++6 +1 +1 +10%..20%..30%..40%..50%..729 / +243 / +60%..70%..80%..678 / +90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
+4 Scheduling basic blocks ...
+6 +6 +1 +1 +162 
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
258 / +scheduling HW do-loop #1842     	-> # cycles: 102 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
scheduling macro #1691     	-> # cycles: 26 
scheduling macro #138     	-> # cycles: 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.66 s  /     0.66 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.68 s  /     0.68 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+4 +1 +1 +1 +1 +1 ++1 +initialisation
upgraded carrier of signal _cst.3292 to CLH
upgraded carrier of signal _cst.3294 to CLH
upgraded carrier of signal __ct_9437184.3296 to CLH
upgraded carrier of signal __ct_11534336.3298 to CLH
upgraded carrier of signal __ct_1687552.3300 to CLH
collect coupled operands: ..............486 / +243 857 / +307 / +113 +4 +1 +1 +1 +54 +4 +1 +1 +1 ++4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +729 / +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 243 ++++++++++++++++1 (R)++1 (RS)(R)+4 +1 +6 ++6 2 +1 +1 +++++++++++1 ++++++++1 (R)++++++++1 162 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2190 2187 153 )
# uses: 72 +1 +2 +1 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 ++4 +1 +1 +1 +/ ++4 +1 +1 +1 486 / ++.......54 .............................243 ................................./ +....................................576 / +..............144 ................+.....4 ......
  38 couplings found
+1 collect RMW pairs: BM+1  C+1  LC LE LR LS+ M MD0 P18  R+4 +1 +1 +1 +6 ++4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 / +(VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 +1 4 1 2 +(VCH)6 -1 1 1 2 +6 +1 +1 ++1 (VBH)-1 1 1 1 1 1 2 (VBH)/ +-1 1 1 1 162 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 864 / +(VBH)-1 1 1 1 (VBH)(VCH)-96 1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 +2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)/ +


2 of 5 ( 14 2660 2657 3116 35 )
# uses: 74 +1 +1 +3 +1 +1 +1 +1 +1 +/ +/ +/ +144  S SP W+/ +4 +1 +1 +1 ++54 216 / +288 / +48 ++36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)++3 (VDH)4 +3 (VCH)+1 +1 +2 +2 (VDH)+(VCH)1 +4 +1 (VCH0)+1 (VCH)++4 (R:t)18 -1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +4 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 +15 +4 / +++1 1 +1 ++1 1 ++2 6 +2 +1 (R:t)-3 12 1 1 1 1 1 +1 4 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 (RS)+12 1 +1 1 1 1 1 1 1 2 (VDH0)1 (VDH)(VCH)+1 +(RS)1 +1 +1 +1 +(R)3 +1 +1 ++1 4 +1 +1 +4 +4 +2 +1 +3 (check) (VCH)+1 


final flow graph transformations
(VBH)+1 Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
+1 +1 +1 Creating 'dr_move' opns ...++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)
number of 'reduced cluster size' : 18
(R)
amnesia user time   =    6.40 s  /     6.39 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    6.49 s  /     6.48 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

+--mist1 -v -k110 --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
1 Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
+2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 / +
Compiling all mappings: 0%..+1 +1 +1 (VBH)-1 1 1 1 10%..2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 288 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 +(VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)/ +


2 of 2 ( 2290 2287 165 )
# uses: 85 +1 +2 +1 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +20%..30%..40%..432 / +50%..48 +216 / ++36 +6 +1 +3 +3 +3 +3 (VDH)+/ +1 +2 +2 (VCH)(VDH)+3 +3 +1 +3 (VRH)+2 +2 +1 +1 +1 +8 +2 +1 (R:t)-1 1 60%..1 70%..+1 +1 +1 +1 +1 (VDH)+2 +80%..+1 90%..(CL:t)-1 1 1 100%

+adding manifest flow nodes ...
1 
Constructing flow graphs ...
(CH:t)-1 1 1 +Scheduling basic blocks ...
1 +2 +++++1 +1 +1 +1 +1 +1 (mdMS:t)-1 5 ++1 (mdSS:t)-1 4 576 / ++1 +1 (S2:t)-1 1 +1 (RS:t)-
HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b376 -> b332 -> b87 -> b88 -> b89 -> b106 -> b107 -> b109 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b117 -> b133 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b326 -> b419 -> b157 -> b327 -> b158 -> b410 -> b159 -> b402 -> b160 -> b394 -> b161 -> b386 -> b162 -> b163 -> b164 -> b376
minimum length due to resources: 42
scheduling HW do-loop #2375     	-> # cycles: 8 16 144 1 1 (R:t)-1 1 1 1 +1 +1 (CH:t)-1 1 +1 ++1 (CL:t)-1 1 ++1 (CL:t)-1 1 +1 (CL:t)-1 1 +1 (CL:t)-1 1 +1 (R:t)-4 12 121 
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
1 1 1 1 1 1 +1 (S0:t)-1 1 +1 (S:t)-1 1 +1 (CH:t)-1 1 +1 (CL:t)-1 1 (check) (R)


3 of 5 ( 4 3095 9 3158 3157 36 186 190 454 44 )
# uses: 25 +4 ++1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 +1 +1 +1 +4 (check) 
# floating moves to bind: 1



4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


5 of 5 ( 2678 194 )
# uses: 39 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 +4  mcFPAdd mcFPCnvFx2Fl mcFPMul+1  mdMS mdSS mcCarry+
1 register: BM {AML AMH}
	rmw pairs: 0
+1 +1 +1 	assigning fields:+1  AML[0]+
	postbalancing   : none
1 	rematerialising : +1 0 moves

register: C {CL CH}
+	rmw pairs: 5
2 +2 +2 +2 	coalescing      : .+1 .+2 .+.2 scheduling macro #2190     	-> # cycles: +.1 +
                          0 rmw fanout splits
4 +1 +4 	assigning fields:+4  CL[0]+3 + CH[0]4 16 
+1 +1 +3  CH[1]+4 +4 (check)  CL[1] CH[2](R)


final flow graph transformations
 CL[2] CL[3]Removing dead operations ...Expanding complex patterns ... CH[3]expanding 10 complex patterns (1 load 1 store 8 constants )
 CH[4]scheduling macro #2187     	-> # cycles:  CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
Creating 'dr_move' opns ...	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10
number of 'reduced cluster size' : 18

amnesia user time   =    6.97 s  /     6.96 s 	27_0-F_main_
amnesia system time =    0.05 s  /     0.05 s 	27_0-F_main_
amnesia real time   =    7.12 s  /     7.11 s 	27_0-F_main_

--mist1 -v -k110 --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
29 
/ +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
scheduling macro #153     	-> # cycles: 
Compiling all mappings: 0%..14 

Total number of cycles = 180

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
10%..
mist1 user time   =    0.67 s  /     0.67 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.68 s  /     0.68 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.397,__arg1.4199 to R
upgraded carrier of signal __tmp.2695,__tmp.4200 to R
upgraded carrier of signal img_size.4042,b.4191 to R
upgraded carrier of signal _cst.4155,a.4190 to R
/ +upgraded carrier of signal _cst.4300 to CLH
upgraded carrier of signal _cst.4302 to CLH
upgraded carrier of signal __ct_9437184.4304 to CLH
upgraded carrier of signal __ct_11534336.4306 to CLH
upgraded carrier of signal __ct_26329088.4308 to CLH
upgraded carrier of signal __ct_1687552.4310 to CLH
collect coupled operands: ........................... 11......... 8...... 9 12 13 14 15 7864 / + 6 4 0 1 2 3 5
	postbalancing   : 96 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 22
	coalescing      : ......................
                          0 rmw fanout splits
+	assigning fields: VL[7] VH[7] VL[6] VL[1] VH[1] VL[4] VH[4] VL[5] VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

/ +register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ............../ +/ +144 +216 20%..30%..40%..+36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +8 +4 +1 +1 +1 +1 +1 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 50%..+15 60%..70%..+1 +1 +2 +4 +++1 (R:t)-80%..3 12 1 90%..1 1 1 1 1 100%

2 adding manifest flow nodes ...
1 (R:t)-3 
Constructing flow graphs ...
12 1 1 1 1 1 1 2 1 (R:t)-3 12 Scheduling basic blocks ...
1 1 1 1 1 1 2 1 +1 +1 +1 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )

HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #18) :
critical cycle of length 91 : b695 -> b651 -> b185 -> b186 -> b187 -> b204 -> b205 -> b207 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b202 -> b203 -> b215 -> b231 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b253 -> b254 -> b645 -> b738 -> b255 -> b646 -> b256 -> b729 -> b257 -> b721 -> b258 -> b713 -> b259 -> b705 -> b260 -> b261 -> b262 -> b695
minimum length due to resources: 42
scheduling HW do-loop #2860     	-> # cycles: Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.12 s  /     6.12 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.13 s  /     0.13 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    6.32 s  /     6.31 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
121 
  -> HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #18) : 121 cycles
Using nop instruction classes specified in me_chess.lib
scheduling macro #2660     	-> # cycles: 7 
scheduling macro #2657     	-> # cycles: 
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
24 
scheduling macro #3116     	-> # cycles: 18 
scheduling macro #3095     	-> # cycles: 14 
scheduling macro #3157     	-> # cycles: 6 
scheduling macro #190     	-> # cycles: 9 
scheduling macro #454     	-> # cycles: 20 

Compiling all mappings: 0%..scheduling macro #2678     	-> # cycles: 10%..20%...27 
...............................................................scheduling macro #194     	-> # cycles: ....14 

Total number of cycles = 260

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
.
mist1 user time   =    0.86 s  /     0.86 s 	27_0-F_main_
mist1 system time =    0.01 s  /     0.01 s 	27_0-F_main_
mist1 real time   =    0.87 s  /     0.87 s 	27_0-F_main_

--showcolor -v -b --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
...initialisation
.upgraded carrier of signal __tmp.3354,__tmp.5746 to R
upgraded carrier of signal img_size.5028,b.5739 to R
........................................................................................upgraded carrier of signal _cst.5227,_cst.5228,_cst.5230,_cst.5229,_cst.5410,_cst.5411,_cst.5559,_cst.5412,_cst.5841,a.5738 to R
....................................................................................upgraded carrier of signal __ct_1.5710 to R
........
  49 couplings found
..........collect RMW pairs: BM.. C.............. LC. LE. LR LS M MD0 P. R.upgraded carrier of signal _cst.5734,__rt.5736 to R
upgraded carrier of signal _cst.5842 to R
collect coupled operands: ................................................................
  3 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.97 s  /     2.97 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.03 s  /     0.03 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.06 s  /     3.05 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

.--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

...................Reading interprocedural optimisation data from: 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
........
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
analysing connectivity in ISG
30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b384 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b427 -> b162 -> b335 -> b163 -> b418 -> b164 -> b410 -> b165 -> b402 -> b166 -> b394 -> b167 -> b168 -> b169 -> b384
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: 121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
scheduling macro #2290     	-> # cycles: 17 
scheduling macro #2287     	-> # cycles: 29 
 S SP Wscheduling macro #165     	-> # cycles: 23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
initial DSFG transformations

mist1 user time   =    0.71 s  /     0.71 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.03 s  /     0.02 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.74 s  /     0.74 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4377 to R
upgraded carrier of signal __tmp.2812,__tmp.4379 to R
upgraded carrier of signal img_size.4180,b.4369 to R
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.490 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +upgraded carrier of signal _cst.4333,a.4368 to R
upgraded carrier of signal _cst.4479 to CLH
upgraded carrier of signal _cst.4481 to CLH
upgraded carrier of signal __ct_9437184.4483 to CLH
upgraded carrier of signal __ct_11534336.4485 to CLH
upgraded carrier of signal __ct_26329088.4487 to CLH
upgraded carrier of signal __ct_1687552.4489 to CLH
collect coupled operands: ................../ +............................/ +....................................................../ +...........................................................................................................................................................
  53 couplings found
/ +collect RMW pairs: BM C LC LE LR LS M MD0 P R288 +1 +1 +2 +64 +1 +1 +2 +32 +1 +1 +2 +16 +1 +1 +2 +8 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +/ +............../ +.......................................................................................................................................................................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W/ +/ +288  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]+1 +
	postbalancing   : 1 none
+2 	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14/ + S SP W/ +/ +32 (limit 1)  15 10 11x 8 9 6+1 +1 +2  7+ 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2375 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : ............................./ +
                          0 rmw fanout splits
/ +	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
 VL[6]	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
 VL[2]	coalescing      : ......
                          0 rmw fanout splits
 VH[2] VL[3]	assigning fields: CL[0] VH[3]
	postbalancing   :  CH[0]
           #2375 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising :  CH[1]0 moves

register: mcFPAdd
/ +	assigning fields:
	postbalancing   : none
 CL[1]	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
 CH[2]	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
 CL[2]	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 032 
 CL[3]	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
 CH[3]	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands:  CL[4].
	postbalancing   : .none
....	rematerialising : 0 moves

.register: LC
....	assigning fields:
..	rematerialising : .0 moves

register: LE
...	assigning fields:
..	rematerialising : .0 moves

.register: LR
.....	assigning fields:
	postbalancing   : none
..	rematerialising : ..0 moves
.
register: LS
....	assigning fields:..
...	rematerialising : .0 moves

register: M
	rmw pairs: 0
.+1 	assigning fields: 0
	postbalancing   : none
+	rematerialising : 1 +0 moves
2 
register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
+	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 3 splits
	assigning fields: 12576 / +576 / + 13576 / +576 / +8 +1 +1 +2 +152 +1 +1 (limit 1) +2 + 1440  15 10 11 8 9 6 7 5 4 0 1 2 3
	postbalancing   : +
           #2860 (#18)	: moved 18   mean max sdev 0.27 0.35 0.09 -> 0.28 0.32 0.03
1 +1 +2 +10         recycled splits: 1 ra, 0 dr
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 3+
	postbalancing   : none
1 	rematerialising : +1 0 moves

+register: SP
1 +1 	assigning fields:
+1 	rematerialising : +0 moves

2 register: W {VL VH}
	rmw pairs: 29
+1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 	coalescing      : .............................+1 +1 +1 +1 +1 +4 +2 
                          0 rmw fanout splits
+1 +6 +3 +1 +1 + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]	assigning fields:
	postbalancing   : none
 VL[7]	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
 VH[7]	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
 VL[4]	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
 VH[4]	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : + VL[5]+
	  -> 2 splits
	assigning fields: 12 VL[0] 13 VH[0] VL[1]/ + VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2860 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ............... 14....................................678 / +258 / +102 (limit 1)  15 10 11x 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 2
	postbalancing   : 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
+1 +1 +1 +	coalescing      : ................................................................................................
                          0 rmw fanout splits
..................................................	assigning fields: VL[7]...............857 / +.......... VH[7]............... VL[4].........................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.35 s  /     3.34 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.04 s  /     0.04 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.44 s  /     3.43 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

 VH[4]--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

 VL[5] VL[0] VH[0]Reading interprocedural optimisation data from: 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
 VL[1] VH[1] VL[6] VL[2] VH[2] VL[3]307 / +
application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
 VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 113 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................analysing connectivity in ISG
+4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +..........486 / +.......................................................243 ..........................................................................................................................................................................................................................
  6 couplings found
.
violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.06 s  /     3.06 s 	27_0-F_main_
showcolor system time =    0.06 s  /     0.06 s 	27_0-F_main_
showcolor real time   =    3.18 s  /     3.17 s 	27_0-F_main_

.--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

........................Reading interprocedural optimisation data from: 27_0-F_main_.flc
..Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
................initial DSFG transformations
.................
application DSFG routing:

**** Routing 'F_main' ****
...................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.57 s  /     2.57 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.04 s  /     0.04 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    2.64 s  /     2.63 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2375)

2 of 2: (153 2187 2190 2191)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.580 s

routing control inputs

routing

1 of 2 ( 4 2375 13 )
# uses: 281 +12 analysing connectivity in ISG
+1 +1 +1 +analysing connectivity in ISG
/ ++4 +1 +1 +1 +162 678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +54 +4 +4 +1 +1 +1 +1 ++1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 initial DSFG transformations
(VDH0)(VDH)(VCH)(RS)729 / +(R)+1 +1 +1 +8 +2 +2 243 ++++++++++++++2 (RS)(R)+initial timing
+2 initialise routing
+2 dependency hazard solving

1 of 2: (4 13 2475)
+++++++++1 (R)
2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving
++++++++1 ++++++++1 

time (after hazard solving) =   0.620 s

routing control inputs

routing
(R)
1 of 2 ( 4 2475 13 )
# uses: 281 +++++++++1 ++++++1 12 initial DSFG transformations
++1 ++1 +1 +1 +1 +1 +1 ++1 1 +1 (VBH)-+1 1 1 +1 (VCH)-1 1 1 2 (VDH)+2 (VDH)-2 1 2 2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)initial timing
(VRH)+2 initialise routing
(VBH)-2 1 2 1 dependency hazard solving

1 of 5: (2860 28 19)
(VBH)
2 of 5: (2657 35 2660 2661 3116 14)
+(fanout-hzds) (splits:1) 2 (fanout-hzds) (splits:1) 
3 of 5: (36 3157 3158 9 10)
(VBH)(fanout-hzds) (splits:1) -2 1 
4 of 5: (4 187 191 186 190 454 3095 44)
2 1 
5 of 5: (2678 194)

sync/offset hazards solving
(VBH)+2 

time (after hazard solving) =   0.700 s

routing control inputs

routing
(VBH)-2 1 2 1 
1 of 5 ( 19 2860 28 )
# uses: 281 +(VBH)12 +2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 +1 1 2 +1 1 +1 +(VBH)+1 (check) (VDH)(VRH)/ +


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 +/ +/ +678 / ++4 +1 +1 +1 +258 / +102 243 / +678 / +243 / +258 / +128 102 +1 +1 +1 ++1 +1 +1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 ++1 +1 +1 +857 / +857 / +307 / +113 307 / +113 / ++4 +1 +1 +1 +81 +4 +1 +1 +1 ++4 +1 / +++4 1 +1 ++1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 576 / ++3 +2 +1 +1 +1 +1 +2 96 +4 +1 +1 +2 +729 / +729 / ++243 243 / +/ +/ +/ +/ ++4 +1 +1 +1 +/ +243 / ++4 243 +288 1 +1 +1 +864 / +243 / +96 243 +/ ++1 +1 +2 ++4 +1 / ++1 +1 +81 / ++4 +1 +1 +1 +/ +27 144 +2 +1 +1 +1 +9 +4 / ++1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 ++4 +1 +1 +1 +/ +81 / ++216 / +1024 / +64 +4 +1 +1 +1 +27 +2 +1 +1 +1 ++1 9 +1 +2 ++4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 / ++1 +2 ++36 +6 +3 / ++3 +3 +3 +3 +3 +4 (VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns .../ +/ +288 / +
number of 'reduced cluster size' : 12

amnesia user time   =    4.97 s  /     4.95 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    5.08 s  /     5.06 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
/ +/ +
Compiling all mappings: 0%..+1 +1 +2 +1024 / +64 / ++1 +1 / ++2 +256 / +/ +288 / +1024 / +64 +1 +1 +2 +10%..20%..30%..40%../ +50%..+1 +1 +2 ++1 +1 +2 +/ +64 / ++/ +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +1024 / +/ +64 / +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
+1 +1 +2 +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: / +256 / +100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
scheduling macro #1691     	-> # cycles: 1024 / +64 26 
scheduling macro #138     	-> # cycles: 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.55 s  /     0.55 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.56 s  /     0.56 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+1 +initialisation
1 +2 +/ +upgraded carrier of signal _cst.3299 to CLH
upgraded carrier of signal _cst.3301 to CLH
upgraded carrier of signal __ct_9437184.3303 to CLH
upgraded carrier of signal __ct_11534336.3305 to CLH
upgraded carrier of signal __ct_1687552.3307 to CLH
Reading operand couplings: 1 coupling
collect coupled operands: ............../ +/ ++1 +1 / ++2 +64 288 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +1024 / ++1 64 +1 +2 +/ ++1 +1 +2 +256 / +/ +/ +/ +288 / +32 +1 +1 +2 ++1 +1 +2 ++1 +1 +2 +64 / +/ ++1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +/ +2 +/ +/ +/ +/ +32 32 +1 +1 +2 ++1 +1 +2 +/ +/ +576 / +576 / +/ +/ +576 / +/ +32 +1 +1 +2 +576 / +8 .+1 .....+.1 ..+.2 ../ ++.............................152 ........................576 / +.288 .....................................576 / +...........................................
  38 couplings found
576 / +collect RMW pairs: BM C LC LE LR LS M MD0 P R+1 576 / ++1 +2 +8 +1 +1 +2 +152 +1 +1 +2 +40 / ++1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +2 ++1 40 +1 +1 +1 +2 / ++1 +1 +1 +1 +2 +4 +2 +1 ++1 +1 +2 +10 36 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 / ++1 +1 +1 +1 +2 32 +4 +2 +1 +36 +1 +1 +2 ++108 / ++108 +6 +1 +1 ++6 +1 +1 +/ +/ +/ +/ +32 +1 +1 +2 +678 / +678 / + S SP W576 / +258 / +102 258 / +102 576 / +576 / ++1 +1 +1 +576 / +8 +1 ++1 1 +1 ++1 +2 +152 857 / +857 / +307 / +113 307 / +113 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +4 +1 +1 ++1 1 ++1 2 +1 ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +729 / +4 +4 +2 ++1 1 +1 +1 ++243 36 729 / +243 +108 +6 +1 +1 +/ +678 / ++4 +1 +1 +1 +258 / +102 486 / +243  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
	coalescing      : ..+1 +1 +1 +...
                          0 rmw fanout splits
+4 +1 +1 +1 +	assigning fields: CH[5] CH[1] CH[2] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 857 / +307 / +113 486 / ++0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : 243 none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10+4 +1 +1 +1 ++4 +6 +6 +1 +1 +729 / +162 243  11 8 9 12 13 14 15 7 6 4 0 1 2 3 5
	postbalancing   : 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 22
	coalescing      : ......................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[6] VL[1] VH[1] VL[4] VH[4] VL[5] VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............+4 +6 +6 +1 +1 +162 +4 +1 +1 +1 ++4 +1 +1 +1 +54 486 / +243 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 +4 (VCH)+6 +1 +6 +1 +1 (VBH)-1 1 +1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 162 (VCH)(VBH)+1 +4 (VBH)-1 1 1 1 1 1 1 +1 +1 (VBH)+1 -1 1 +1 1 (VBH)(VCH)-1 1 54 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)........

...
2 of 2 ( 2190 2187 153 )
# uses: 73 +1 .+.2 ...+..2 ..+.1 .+.1 .+1 .+.....3 ...(mdSS:t)-1 1 1 +1 +1 +1 (S2:t)-1 .1 ....1 ....+.1 ..+1 ..+.1 .+1 ..+.1 (R:t)-..1 ..1 ..1 .1 ..1 ..2 ..1 1 .+1 (R:t)-1 1 1 1 1 2 1 1 +4 +1 (R:t)-.1 1 1 1 1 2 1 1 .++1 1 ++1 1 +1 +1 +3 +1 ++1 .+1 +1 +1 18 +1 +6 .+...................................+4 +1 +1 +1 +6 +4 ........................................(RS).
  3 couplings found
+solving cycles: none1 
+1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 / +++2 
memory: __spill_DM_stack
	assigning field:  0 32 64 96 128 160 192 224+++
+++++++++++++1 +++
+++++++++++++1 solving cycles: none
(R)++1 
showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE__ra.lib

showcolor user time   =    3.35 s  /     3.34 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.41 s  /     3.39 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

(RS)--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
(R)+2 +2 ++++++++++1 ++++++++1 
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
(R)++++++++1 (R)/ +
NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 
Compiling all mappings: 0%..+1 +1 +1 +1 (VBH)-1 576 / +1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-144 6 6 +4 4 +1 +1 +1 1 +2 54 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 +1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+(VBH)4 +1 +1 +1 (VBH)-+1 1 1 1 +1 1 1 18 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 / ++4 (VBH)-1 1 1 1 1 1 1 +1 +1 +1 +6 (VBH)+1 (VBH)-1 1 1 +1 1 4 1 1 (VBH)+1 (RS)+1 +1 (check) (VDH0)(VDH)(VCH)(RS)(VDH)(R)+1 +1 +1 (WR)+1 (VRH)+(VRL)2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 


2 of 2 ( 2290 2287 165 )
# uses: 86 +1 ++2 ++++++++++++++++1 2 +1 +1 +1 +++++++++++++++++1 3 (mdSS:t)-1 1 (R)1 +++1 +2 1 +1 (S2:t)-1 1 1 +1 (RS)+1 +1 +1 +1 (R:t)-1 1 1 (R)1 1 2 1 1 +1 (R:t)-1 1 1 +1 1 2 1 2 1 +1 (R:t)-1 1 1 1 1 2 1 1 +2 +1 +1 +1 +3 +1 +++++++++++1 1 +1 +1 +1 +++++1 ++++1 +6 / +(R)+++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 864 / +(VBH)-1 1 1 1 2 1 96 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 +(VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 / ++1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 / +(VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)/ +(VBH)+1 (VBH)-1 1 1 1 1 1 1 10%..(VBH)-1 / +1 1 1 20%..(VBH)30%..(VCH)-1 1 1 1 1 40%..1 50%..1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 576 / +1 1 1 1 1 1 (VBH)+1 (check) 144 / +(VDH)(WR)(VRH)(VRL)144 


2 of 5 ( 14 2660 2657 3116 35 )
# uses: 75 +1 +1 +3 +1 +1 +1 +1 +1 +++216 60%../ +70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
/ +/ ++36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 / +288 / +48 +/ ++6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+4 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +4 +2 +2 +1 +1 (LR:t)-1 1 +4 +/ +864 / +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 73 : b258 -> b50 -> b51 -> b52 -> b110 -> b95 -> b72 -> b96 -> b112 -> b97 -> b74 -> b98 -> b114 -> b99 -> b76 -> b100 -> b116 -> b252 -> b117 -> b118 -> b253 -> b119 -> b254 -> b120 -> b255 -> b121 -> b256 -> b122 -> b257 -> b123 -> b93 -> b82 -> b90 -> b106 -> b107 -> b108 -> b109 -> b259 -> b124 -> b125 -> b126 -> b258
minimum length due to resources: 32
scheduling HW do-loop #1842
(algo 2)	-> # cycles: 96 190 +/ +/ +288 / ++45 / ++144 +90 +6 +6 +6 +2 +1 (R:t)-/ +3 12 +1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 216 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.59 s  /     7.58 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.08 s  /     0.07 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    7.76 s  /     7.74 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

/ +--mist1 -v -k110 --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
432 / +48 +
Compiling all mappings: 0%..216 10%..+36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +36 +6 +1 +3 +3 +3 +3 (VDH)+1 +2 +2 (VCH)(VDH)+3 +3 +1 +3 82 (VRH)+2 +2 +1 +1 +1 +
(modulo)	-> # cycles:8 +2 +1 (R:t)-1 1 1 +1 +1 +1 +1 +1 (VDH)+2 ++2 (CL0:t)-1 1 1 +2 +(CH0:t)-1 6 1 1 +2 +6 +2 (CL1)(VDH)+++++(VCH)1 +4 +1 (VCH0)(VCH)+1 ++1 +8 1 +1 (mdMS:t)-1 (R:t)-5 1 1 1 1 1 ++1 (mdSS:t)-1 1 4 2 1 1 1 ++1 (R:t)-1 (CL:t)-1 2 1 1 1 2  731 2 1 +1 1 1 (R:t)(CL1:t)--1 1 1 1 1 1 1 +1 1 2 +1 1 (S2:t)-1 1 1 1 (R:t)-1 1 1 (rlx +1)+1 1 i 74(RS:t)1 -1 8 +8 +4 +1 +1 +1 +2 16 +1 i 75+1 +1 +1 +8 (R:t)-1 1 1 1 1 (R:t)-1 1 1 1 1 1 1 2 1 +1 1 1 (R:t)-+1 1 1 (CH3:t)-1 1 1 1 1 +1 1 ++1 2 (CL:t)-1 1 1 1 1 (R:t)+-1 1 (CL3:t)-1 1 1 1 1 +1 1 (CL:t)-1 1 1 2 1 1 1 +1 (R:t)-4 +8 12 +2 +2 +1 +1 (LR:t)-1 1 +4 +1 1 1 1 1 1 +1 (S0:t)-1 1 +1 (S:t)-1 1 +1 (CH1:t)-1 1 +1 (CL3:t)-1 1 (CL3)(check) (R)


3 of 5 ( 4 3095 9 3158 3157 36 186 190 454 44 )
# uses: 25 +4 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 +1 +1 +1 +4 (check) 
# floating moves to bind: 1



4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


5 of 5 ( 2678 194 )
# uses: 39 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 +4 +1 +1 +1 +1 +1 +1 +1 + ok (required budget ratio: 1)  
(resume algo)	1 +  -> after folding: 75  (folded over 1 iterations)
2   -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 75 cycles
+2 +2 NOTICE: postamble created
+2 +1 +2 +2 +1 +4 +1 +4 +4 +3 +4 +1 +1 +3 +4 +4 (check) 190 (R)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.37 s  /     7.36 s 	27_0-F_main_
amnesia system time =    0.07 s  /     0.06 s 	27_0-F_main_
amnesia real time   =    7.60 s  /     7.58 s 	27_0-F_main_

--mist1 -v -k110 --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..+45 +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
90 Scheduling basic blocks ...

HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b378 -> b332 -> b87 -> b88 -> b89 -> b106 -> b107 -> b109 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b117 -> b133 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b326 -> b421 -> b157 -> b327 -> b158 -> b412 -> b159 -> b404 -> b160 -> b396 -> b161 -> b388 -> b162 -> b163 -> b164 -> b378
minimum length due to resources: 42
scheduling HW do-loop #2375     	-> # cycles: +6 +6 +6 +4 121 
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
+++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...scheduling macro #2190     	-> # cycles: 20%..30%..40%..16 
scheduling macro #2187     	-> # cycles: 
number of 'reduced cluster size' : 18

amnesia user time   =    7.77 s  /     7.76 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.04 s  /     0.04 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    7.91 s  /     7.89 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
29 

Compiling all mappings: 0%..scheduling macro #153     	-> # cycles: 14 

Total number of cycles = 180

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.78 s  /     0.78 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.79 s  /     0.79 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
10%..20%..initialisation
upgraded carrier of signal __arg1.397,__arg1.4214 to R
upgraded carrier of signal __tmp.2695,__tmp.4215 to R
upgraded carrier of signal img_size.4046,b.4196 to R
upgraded carrier of signal _cst.4159,a.4195 to R
upgraded carrier of signal __ct_65536.4168,__ct_65536.4206 to CH
upgraded carrier of signal __ct_26329088.4203,__ct_26329088.4322 to CL
upgraded carrier of signal _cst.4315 to CLH
upgraded carrier of signal _cst.4317 to CLH
upgraded carrier of signal __ct_9437184.4319 to CLH
upgraded carrier of signal __ct_11534336.4321 to CLH
upgraded carrier of signal __ct_26329088.4323 to CLH
upgraded carrier of signal __ct_1687552.4325 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ..........................................50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #18) :
critical cycle of length 91 : b697 -> b651 -> b185 -> b186 -> b187 -> b204 -> b205 -> b207 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b202 -> b203 -> b215 -> b231 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b253 -> b254 -> b645 -> b740 -> b255 -> b646 -> b256 -> b731 -> b257 -> b723 -> b258 -> b715 -> b259 -> b707 -> b260 -> b261 -> b262 -> b697
minimum length due to resources: 42
scheduling HW do-loop #2860     	-> # cycles: removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
121 
  -> HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #18) : 121 cycles
scheduling macro #2660     	-> # cycles: 7 
scheduling macro #2657     	-> # cycles: 24 
scheduling macro #3116     	-> # cycles: 18 
scheduling macro #3095     	-> # cycles: 14 
scheduling macro #3157     	-> # cycles: 6 
scheduling macro #190     	-> # cycles: 9 
scheduling macro #454     	-> # cycles: 20 
scheduling macro #2678     	-> # cycles: 27 
scheduling macro #194     	-> # cycles: 14 

Total number of cycles = 260

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.64 s  /     0.64 s 	27_0-F_main_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_main_
mist1 real time   =    0.67 s  /     0.66 s 	27_0-F_main_

--showcolor -v -b --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
Scheduling basic blocks ...
initialisation
upgraded carrier of signal __tmp.3354,__tmp.5768 to R
upgraded carrier of signal img_size.5031,b.5751 to R
30%..40%..upgraded carrier of signal _cst.5259,_cst.5260,_cst.5262,_cst.5261,_cst.5422,_cst.5423,_cst.5572,_cst.5424,_cst.5863,a.5750 to R
upgraded carrier of signal __ct_26329088.5309,__ct_26329088.5761 to CL
50%..upgraded carrier of signal __ct_1.5722 to R
upgraded carrier of signal _cst.5746,__rt.5748 to R
upgraded carrier of signal _cst.5864 to R
Reading operand couplings: 2 couplings
collect coupled operands: ......................................scheduling macro #1844     	-> # cycles: .............60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b386 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b169 -> b386
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: 121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
scheduling macro #2290     	-> # cycles: 17 
scheduling macro #2287     	-> # cycles: 29 
scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.74 s  /     0.74 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.76 s  /     0.76 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4392 to R
upgraded carrier of signal __tmp.2812,__tmp.4394 to R
upgraded carrier of signal img_size.4184,b.4374 to R
....................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P Rupgraded carrier of signal _cst.4337,a.4373 to R
upgraded carrier of signal __ct_65536.4346,__ct_65536.4384 to CH
upgraded carrier of signal __ct_26329088.4381,__ct_26329088.4501 to CL
upgraded carrier of signal _cst.4494 to CLH
upgraded carrier of signal _cst.4496 to CLH
upgraded carrier of signal __ct_9437184.4498 to CLH
upgraded carrier of signal __ct_11534336.4500 to CLH
upgraded carrier of signal __ct_26329088.4502 to CLH
upgraded carrier of signal __ct_1687552.4504 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ..............................................93 
scheduling macro #138     	-> # cycles: ......... S. SP W.........................................................................................................................................................................................7............... 

  53 couplings found

Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
collect RMW pairs:Checking pipeline hazards ...
 BM C LC LE LR LS M MD0 P R...................................................................................................................Filling in loop counts in instruction enabling ...
.Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.mic'' ...
... S... SP.. W...............................
mist2 user time   =    3.59 s  /     3.59 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 system time =    0.04 s  /     0.04 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 real time   =    3.68 s  /     3.68 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
............................
  50 couplings found
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
collect RMW pairs: BM C LC LE LR LS M MD0 PReading DSFG from: 27_0.gvt
 RReading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
 mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ...
tale user time   =    0.07 s  /     0.06 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale real time   =    0.09 s  /     0.07 s 	27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

...
                          0 rmw fanout splits
	assigning fields: CH[2] CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : chess-backend 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
+0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
 13 14Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
(limit 1) Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
 15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2375 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
Reading DSFG from: 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4]
   macro #155 (24 opn)
      matching...  VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2375 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..........................................(12 p) (37 P)
      covering... (10 its) (cost 8198.116)

   macro #2399 (338 opn)
      matching...  S SP W......................................................................... mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS. mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields:. AML[0]
	postbalancing   : none
	rematerialising : 0 moves

.register: C {CL CH}
	rmw pairs: 6
...................................	coalescing      : ............
                          0 rmw fanout splits
..................................................................
  6 couplings found
solving cycles: none
	assigning fields: CH[2] CH[4] CH[5] CH[6] CH[7] CH[0] CL[2] CL[4] CL[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 
memory: __spill_DM_stack
0 moves

	assigning field: register: M
	rmw pairs: 0
 0	assigning fields: 4 0
	postbalancing   : none
 8	rematerialising :  120 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
 16	assigning fields:
 20	rematerialising : 0 moves

 24register: P
	rmw pairs: 10
	coalescing      : . 28.........
                          0 rmw fanout splits
 32	assigning fields: 6 36 40 44 7 48 52 56 60 64x 68 72 0
	extra splits during assignment: 1
	postbalancing   :  76none
 80 84 88	rematerialising :  920 moves

 96register: R
	rmw pairs: 2
 100 104 108 112	coalescing      : .. 116
                          0 rmw fanout splits
 120	solving hazards : + 124 128 132 136 140 144 148 152 156 160 164 168
	  -> 3 splits
 172 176 180	assigning fields: 184 188 192 12 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

3 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    2.62 s  /     2.60 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.66 s  /     2.63 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%.. 13(limit 1)  14 15 10 11 8 9 6 7 5 4 0 1 2 3
	postbalancing   : 
           #2860 (#18)	: moved 18   mean max sdev 0.27 0.35 0.09 -> 0.28 0.32 0.03
        recycled splits: 1 ra, 0 dr
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 3
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
20%..30%..40%..50%..	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry VH[1]
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
 VL[6]	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
 VL[2] VH[2] VL[3]	coalescing      : . VH[3]
	postbalancing   : 
           #2860 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
.	rematerialising : 0 moves

register: mcFPAdd
.	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
.	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
.	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
.60%..	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

70%..register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 80%..0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH
                          0 rmw fanout splits
(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: .......................90%..............................100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
	assigning fields: CH[2] CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 2
	postbalancing   : 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
	coalescing      : ..............................
HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 90 : b52 -> b53 -> b54 -> b62 -> b55 -> b63 -> b56 -> b64 -> b57 -> b65 -> b58 -> b66 -> b59 -> b67 -> b75 -> b76 -> b77 -> b78 -> b332 -> b87 -> b88 -> b89 -> b98 -> b99 -> b100 -> b101 -> b117 -> b133 -> b149 -> b134 -> b119 -> b135 -> b120 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b156 -> b326 -> b421 -> b157 -> b327 -> b158 -> b412 -> b159 -> b404 -> b160 -> b396 -> b161 -> b388 -> b162 -> b163 -> b52
minimum length due to resources: 42
scheduling HW do-loop #2375
(algo 2)	-> # cycles: 
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................(250 p) (1340 P)
      covering... 1 2 3 4 5 6 7 8 9 10 (10003 its) (cost 133458.897)

   macro #2211 (71 opn)
      matching... (57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2214 (18 opn)
      matching... ......................................................................(14 p) (26 P)
.      covering... (12 its) (cost 11702.162)
.

Total cost = 177930.692
.
cosel user time   =    2.09 s  /     1.99 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.08 s  /     0.05 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    2.17 s  /     2.05 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

.--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
.Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
..............................
application DSFG routing:
..
**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
..........................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4analysing connectivity in ISG
 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352 356 360 364 368 372 376 380 384 388 392 396 400 404 408 412 416

solving cycles: none

3 ra_moves inserted
1 dr_move recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_0-F_main__ra.lib

showcolor user time   =    3.81 s  /     3.78 s 	27_0-F_main_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_main_
showcolor real time   =    3.91 s  /     3.88 s 	27_0-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%...........................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 4020%.. 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 14030%.. 144 148 152 156 160 164 168 172 176 180 18440%.. 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

4 ra_moves inserted
2 dr_moves recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE__ra.lib

showcolor user time   =    3.72 s  /     3.70 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.80 s  /     3.78 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..initial DSFG transformations
108 
(modulo)	-> # cycles:10%..20%..initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2399)

2 of 2: (2211 2214 2215 155)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.600 s

routing control inputs

routing

1 of 2 ( 4 2399 13 )
# uses: 281 +12  90+1 +1 +1 +i 91i 9250%..i 9360%..70%..i 9480%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
/ +i 95678 / +258 / +102 i 96+1 +1 +1 +
HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #18) :
critical cycle of length 92 : b150 -> b151 -> b152 -> b160 -> b153 -> b161 -> b154 -> b162 -> b155 -> b163 -> b156 -> b164 -> b172 -> b173 -> b174 -> b175 -> b176 -> b651 -> b185 -> b186 -> b187 -> b204 -> b205 -> b207 -> b223 -> b231 -> b247 -> b232 -> b217 -> b233 -> b218 -> b234 -> b219 -> b235 -> b220 -> b236 -> b221 -> b237 -> b222 -> b238 -> b254 -> b645 -> b740 -> b255 -> b646 -> b256 -> b731 -> b257 -> b723 -> b258 -> b715 -> b259 -> b707 -> b260 -> b261 -> b150
minimum length due to resources: 42
scheduling HW do-loop #2860
(algo 2)	-> # cycles: 857 / + ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 96  (folded over 1 iterations)
  -> HW do-loop #2375 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 96 cycles
NOTICE: loop #2375 contains folded negative data-flow edges
NOTICE: postamble created
307 / +113 30%..40%..50%..+4 +1 +1 +1 +60%..70%..729 / +80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
243 
HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 89 : b57 -> b58 -> b59 -> b67 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b81 -> b82 -> b83 -> b84 -> b95 -> b85 -> b96 -> b86 -> b97 -> b87 -> b98 -> b88 -> b99 -> b89 -> b100 -> b90 -> b101 -> b91 -> b93 -> b94 -> b103 -> b104 -> b105 -> b106 -> b122 -> b138 -> b154 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b127 -> b143 -> b128 -> b144 -> b129 -> b145 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b57
minimum length due to resources: 42
scheduling HW do-loop #2475
(algo 2)	-> # cycles: +4 +1 +1 +1 +243 / +243 105 
(modulo)	-> # cycles: 92.i 93.i 94+4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +i 95.Scheduling basic blocks ...
/ +288 .scheduling macro #2190     	-> # cycles: 107 +1 
(modulo)	-> # cycles:+1 +2 + 89i/ + 90i 91i 92/ +i 93 ok (required budget ratio: 65)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2860 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #18) : 95 cycles
NOTICE: loop #2860 contains folded negative data-flow edges
NOTICE: postamble created
13 
/ +1024 / +64 scheduling macro #2377     	-> # cycles: +1 +1 +2 +i 94/ +/ +/ +1024 / +64 .+1 +1  ok (required budget ratio: 67)  
(resume algo)	+2   -> after folding: 94  (folded over 1 iterations)
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 94 cycles
+NOTICE: loop #2475 contains folded negative data-flow edges
NOTICE: postamble created
256 +1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +288 Scheduling basic blocks ...
scheduling macro #2660     	-> # cycles: +1 +1 +2 +6 
./ +scheduling macro #3164     	-> # cycles: 114 
/ +scheduling macro #153     	-> # cycles: / +32 +1 +1 +2 +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +18 

Total number of cycles = 241

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
/ +Scheduling basic blocks ...
/ +32 +1 +1 +2 +576 / +scheduling macro #2290     	-> # cycles: 576 / +576 / +576 / +8 +1 +1 +2 +152 15 
+scheduling macro #2477     	-> # cycles: 1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...
+1 +1 +1 +1 +2 +4 
mist2 user time   =    5.34 s  /     5.34 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    5.39 s  /     5.39 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
+2 +1 +36 Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
99 
Reading DSFG from: 27_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
scheduling macro #3116     	-> # cycles: 
Dumping object file '27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
+108 25 
scheduling macro #3095     	-> # cycles: 14 
scheduling macro #3160     	-> # cycles: 8 
scheduling macro #190     	-> # cycles: 1 
scheduling macro #3162     	-> # cycles: 5 
scheduling macro #454     	-> # cycles: 15 
+6 +1 +1 +
tale user time   =    0.09 s  /     0.08 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.10 s  /     0.08 s 	27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

scheduling macro #2678     	-> # cycles: / +chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
678 / +Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: 27_0.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
258 / +Reading DSFG from: 27_0.gvt
Reading initial values from: 27_0.ini
Reading initial values from: 27_0.sfg
102 Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_0.gvt.o' in ELF format with DWARF debug information (1)

tale user time   =    0.08 s  /     0.02 s 	27_0
tale system time =    0.05 s  /     0.00 s 	27_0
tale real time   =    0.13 s  /     0.01 s 	27_0

27 
scheduling macro #194     	-> # cycles: +1 +1 +1 +20 

Total number of cycles = 315

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
857 / +307 / +113 +4 +1 +1 +1 +729 / +243 .Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_main_.mic'' ...

mist2 user time   =    4.69 s  /     4.69 s 	27_0-F_main_
mist2 system time =    0.03 s  /     0.03 s 	27_0-F_main_
mist2 real time   =    4.78 s  /     4.78 s 	27_0-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_0-F_main_.o' in ELF format with DWARF debug information (1)
+4 +1 +1 +1 +.486 / +243 
tale user time   =    0.16 s  /     0.14 s 	27_0-F_main_
tale system time =    0.00 s  /     0.00 s 	27_0-F_main_
tale real time   =    0.16 s  /     0.14 s 	27_0-F_main_

111 
scheduling macro #165     	-> # cycles: 24 

Total number of cycles = 244

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
+4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
(RS)Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.mic'' ...
(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 
mist2 user time   =    5.07 s  /     5.07 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 real time   =    5.12 s  /     5.12 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
+1 ++++++++++++++++++1 ++++++++++++++++1 Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
(R)++1 (RS)(R)Reading DSFG from: 27_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
+1 +2 
Dumping object file '27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 
tale user time   =    0.13 s  /     0.13 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale real time   =    0.14 s  /     0.12 s 	27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2214 2211 155 )
# uses: 79 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 +1 +1 (rlx +1)1 +12 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +1 +2 +1 +1 +1 +32 +8 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +4 +++1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 +1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 +1 +1 (mdSS:t)-4 16 4 16 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.38 s  /     6.37 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    6.49 s  /     6.48 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b374 -> b330 -> b88 -> b89 -> b90 -> b107 -> b108 -> b110 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b118 -> b134 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b324 -> b417 -> b158 -> b325 -> b159 -> b408 -> b160 -> b400 -> b161 -> b392 -> b162 -> b384 -> b163 -> b164 -> b165 -> b374
minimum length due to resources: 42
scheduling HW do-loop #2399     	-> # cycles: 121 
  -> HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2214     	-> # cycles: 15 
scheduling macro #2211     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 17 

Total number of cycles = 182

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.41 s  /     0.41 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.41 s  /     0.41 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg0.423 to R
upgraded carrier of signal __arg1.425 to R
upgraded carrier of signal __tmp.2758,__tmp.4274 to R
upgraded carrier of signal img_size.4104,b.4265 to R
upgraded carrier of signal _cst.4216,a.4264 to R
upgraded carrier of signal _cst.4374 to CLH
upgraded carrier of signal _cst.4376 to CLH
upgraded carrier of signal __ct_9437184.4378 to CLH
upgraded carrier of signal __ct_11534336.4380 to CLH
upgraded carrier of signal __ct_26329088.4382 to CLH
upgraded carrier of signal __ct_1687552.4384 to CLH
collect coupled operands: ...........................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14(limit 1)  15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2399 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2399 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: .............................................................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.01 s  /     2.00 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.02 s  /     2.02 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2399)

2 of 2: (2211 2214 2215 155)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.360 s

routing control inputs

routing

1 of 2 ( 4 2399 13 )
# uses: 281 +12 +1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +243 / +243 +4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +256 +1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +576 / +576 / +576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +486 / +243 +4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2214 2211 155 )
# uses: 80 +1 +2 +2 +1 +1 +1 +1 +2 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 +1 +1 (rlx +1)1 +12 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +2 +2 +1 +1 +1 +32 +8 +1 (LR:t)-1 1 +4 +190 +45 +90 +6 +6 +6 +4 +++1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 +1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 +1 +1 (mdSS:t)-4 16 4 16 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    5.78 s  /     5.77 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.01 s  /     0.01 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    5.79 s  /     5.78 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b376 -> b330 -> b88 -> b89 -> b90 -> b107 -> b108 -> b110 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b118 -> b134 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b324 -> b419 -> b158 -> b325 -> b159 -> b410 -> b160 -> b402 -> b161 -> b394 -> b162 -> b386 -> b163 -> b164 -> b165 -> b376
minimum length due to resources: 42
scheduling HW do-loop #2399     	-> # cycles: 121 
  -> HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2214     	-> # cycles: 15 
scheduling macro #2211     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 17 

Total number of cycles = 182

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.82 s  /     0.81 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.81 s  /     0.81 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg0.423 to R
upgraded carrier of signal __arg1.425 to R
upgraded carrier of signal __tmp.2758,__tmp.4289 to R
upgraded carrier of signal img_size.4108,b.4270 to R
upgraded carrier of signal _cst.4220,a.4269 to R
upgraded carrier of signal __ct_65536.4242,__ct_65536.4280 to CH
upgraded carrier of signal __ct_26329088.4277,__ct_26329088.4396 to CL
upgraded carrier of signal _cst.4389 to CLH
upgraded carrier of signal _cst.4391 to CLH
upgraded carrier of signal __ct_9437184.4393 to CLH
upgraded carrier of signal __ct_11534336.4395 to CLH
upgraded carrier of signal __ct_26329088.4397 to CLH
upgraded carrier of signal __ct_1687552.4399 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: .............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CH[2] CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14(limit 1)  15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2399 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2399 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ...............................................................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

2 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    2.24 s  /     2.23 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.26 s  /     2.24 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 90 : b53 -> b54 -> b55 -> b63 -> b71 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b78 -> b79 -> b330 -> b88 -> b89 -> b90 -> b99 -> b100 -> b101 -> b102 -> b118 -> b134 -> b150 -> b135 -> b120 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b125 -> b141 -> b157 -> b324 -> b419 -> b158 -> b325 -> b159 -> b410 -> b160 -> b402 -> b161 -> b394 -> b162 -> b386 -> b163 -> b164 -> b53
minimum length due to resources: 42
scheduling HW do-loop #2399
(algo 2)	-> # cycles: ....108 
(modulo)	-> # cycles: 90i 91i 92i 93i 94i 95 ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2399 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 95 cycles
NOTICE: loop #2399 contains folded negative data-flow edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #2214     	-> # cycles: 10 
scheduling macro #2401     	-> # cycles: 109 
scheduling macro #155     	-> # cycles: 25 

Total number of cycles = 239

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    3.18 s  /     3.17 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    3.18 s  /     3.18 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V27_0 -L --common 27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 27_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.09 s  /     0.08 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.10 s  /     0.09 s 	27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 27_0.objlist -o../27_0.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '27_0.objlist' ...
    Adding '27_0-F_main_.o' with source reference offset 0
    Adding '27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with source reference offset 0
    Adding '27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '27_0.gvt.o' with source reference offset 0
Reading objectfile '27_0-F_main_.o' with Dwarf info...
Reading objectfile '27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with Dwarf info...
Reading objectfile '27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '27_0.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '27_0.aliases'
Creating object file '../27_0.o'...
    Adding '27_0.gvt.o'...
    Adding '27_0-F_main_.o'...
    Adding '27_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o'...
    Adding '27_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o'...
    Adding '27_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
    Adding '27_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o'...
    Adding '27_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
Writing object file '../27_0.o' (1) ...

bridge user time   =    0.21 s  /     0.05 s 	../27_0.o
bridge system time =    0.05 s  /     0.01 s 	../27_0.o
bridge real time   =    0.26 s  /     0.06 s 	../27_0.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/27_0.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/27_0.o''
Writing results to ``../Release/27_0.o.lst''

darts user time   =    1.41 s  /     1.08 s 	../Release/27_0.o
darts system time =    0.05 s  /     0.00 s 	../Release/27_0.o
darts real time   =    1.46 s  /     1.09 s 	../Release/27_0.o

Linking "../Release/27_0"
bridge -o../Release/27_0 ../Release/27_0.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c27_0.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '27_0.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/27_0.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (1896) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x30000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 20 text and data symbol(s) and 1 space symbol(s)...
    '_ZL1c' (224, DMb, > 0/0)
    '_GLOBAL__sub_I_entropy_vect___cpp' (260, PM)
    '_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' (skipped)
    '_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    '_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' (skipped)
    '_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
    '_Z7f32_divjj' (1448, PM)
    '_Z25softfloat_approxRecip32_1j' (558, PM)
    'softfloat_approxRecip_1k0s' (32, DMb)
    'softfloat_approxRecip_1k1s' (32, DMb)
    'softfloat_countLeadingZeros8' (256, DMb)
    '_Z29softfloat_normSubnormalF32Sigj' (172, PM)
    '_Z24softfloat_roundPackToF32bij' (362, PM)
    '_Z27softfloat_propagateNaNF32UIjj' (24, PM)
Applying relocators found in objectfiles...
    '../Release/27_0.o' (10263)
    '../Release/chesswork/.ear.work.2crXWXj' (6)
    '../Release/chesswork/.ear.work.3dnyS5j' (26)
    '../Release/chesswork/.ear.work.4kXqtMj' (89)
    '../Release/chesswork/.ear.work.9oyoYwk' (86)
    '../Release/chesswork/.ear.work.27dGWOFi' (311)
    '../Release/chesswork/.ear.work.119Cw0Saj' (32)
    '../Release/chesswork/.ear.work.120kEBdVl' (6)
    '../Release/chesswork/.ear.work.125Ms87Zj' (4)
    '../Release/chesswork/.ear.work.146S5clml' (35)
    '../Release/chesswork/.ear.work.15441g81k' (77)
    '../Release/chesswork/.ear.work.200RKXzhj' (25)
Creating physical data...
Creating executable file '../Release/27_0'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.58 s  /     0.32 s 	../Release/27_0
bridge system time =    0.26 s  /     0.01 s 	../Release/27_0
bridge real time   =    1.85 s  /     0.33 s 	../Release/27_0

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/27_0 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/27_0''
Writing results to ``../Release/27_0.lst''
Writing results to ``../Release/27_0.srv''

darts user time   =    0.87 s  /     0.60 s 	../Release/27_0
darts system time =    0.05 s  /     0.01 s 	../Release/27_0
darts real time   =    0.92 s  /     0.61 s 	../Release/27_0

Compilation finished successfully (0 errors, 12 warnings) (56.57 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 27_0 -s 4096 -pm 16384
