vendor_name = ModelSim
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_tx.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_rx.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/UART_TB.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/tester.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.qip
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/4KBRAM.mif
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/command_processor.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/uart_port.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bridge_module.v
source_file = 1, D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/db/bus.cbx.xml
design_name = bridge_module
instance = comp, \u_tx_data~output , u_tx_data~output, bridge_module, 1
instance = comp, \m_approval_request~output , m_approval_request~output, bridge_module, 1
instance = comp, \m_tx_slave_select~output , m_tx_slave_select~output, bridge_module, 1
instance = comp, \m_trans_done~output , m_trans_done~output, bridge_module, 1
instance = comp, \m_tx_address~output , m_tx_address~output, bridge_module, 1
instance = comp, \m_tx_data~output , m_tx_data~output, bridge_module, 1
instance = comp, \m_tx_burst_num~output , m_tx_burst_num~output, bridge_module, 1
instance = comp, \m_master_valid~output , m_master_valid~output, bridge_module, 1
instance = comp, \m_master_ready~output , m_master_ready~output, bridge_module, 1
instance = comp, \m_write_en~output , m_write_en~output, bridge_module, 1
instance = comp, \m_read_en~output , m_read_en~output, bridge_module, 1
instance = comp, \s_slave_valid~output , s_slave_valid~output, bridge_module, 1
instance = comp, \s_slave_ready~output , s_slave_ready~output, bridge_module, 1
instance = comp, \s_tx_data~output , s_tx_data~output, bridge_module, 1
instance = comp, \s_split_en~output , s_split_en~output, bridge_module, 1
instance = comp, \clk~input , clk~input, bridge_module, 1
instance = comp, \UART_TX|UART_TX|tx_data~feeder , UART_TX|UART_TX|tx_data~feeder, bridge_module, 1
instance = comp, \reset~input , reset~input, bridge_module, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, bridge_module, 1
instance = comp, \UART_TX|UART_TX|tx_data , UART_TX|UART_TX|tx_data, bridge_module, 1
instance = comp, \bus_clk~input , bus_clk~input, bridge_module, 1
instance = comp, \bus_clk~inputclkctrl , bus_clk~inputclkctrl, bridge_module, 1
instance = comp, \m_bus_busy~input , m_bus_busy~input, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector45~0 , MASTER_PORT|MASTER_OUT_PORT|Selector45~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS , MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS, bridge_module, 1
instance = comp, \m_approval_grant~input , m_approval_grant~input, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector36~0 , MASTER_PORT|MASTER_OUT_PORT|Selector36~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL , MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count[24]~32 , MASTER_PORT|MASTER_OUT_PORT|count[24]~32, bridge_module, 1
instance = comp, \m_arbitor_busy~input , m_arbitor_busy~input, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector34~0 , MASTER_PORT|MASTER_OUT_PORT|Selector34~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR , MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT , MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector52~2 , MASTER_PORT|MASTER_OUT_PORT|Selector52~2, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector52~3 , MASTER_PORT|MASTER_OUT_PORT|Selector52~3, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|approval_request , MASTER_PORT|MASTER_OUT_PORT|approval_request, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector37~4 , MASTER_PORT|MASTER_OUT_PORT|Selector37~4, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|master_valid , MASTER_PORT|MASTER_OUT_PORT|master_valid, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[0]~32 , MASTER_PORT|MASTER_OUT_PORT|count2[0]~32, bridge_module, 1
instance = comp, \m_slave_ready~input , m_slave_ready~input, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector38~0 , MASTER_PORT|MASTER_OUT_PORT|Selector38~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector37~5 , MASTER_PORT|MASTER_OUT_PORT|Selector37~5, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE , MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector38~1 , MASTER_PORT|MASTER_OUT_PORT|Selector38~1, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA , MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 , MASTER_PORT|MASTER_OUT_PORT|WideOr26~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[7]~42 , MASTER_PORT|MASTER_OUT_PORT|count2[7]~42, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[7]~43 , MASTER_PORT|MASTER_OUT_PORT|count2[7]~43, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[0] , MASTER_PORT|MASTER_OUT_PORT|count2[0], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[1]~34 , MASTER_PORT|MASTER_OUT_PORT|count2[1]~34, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[1] , MASTER_PORT|MASTER_OUT_PORT|count2[1], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[2]~36 , MASTER_PORT|MASTER_OUT_PORT|count2[2]~36, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[2] , MASTER_PORT|MASTER_OUT_PORT|count2[2], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[3]~38 , MASTER_PORT|MASTER_OUT_PORT|count2[3]~38, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[3] , MASTER_PORT|MASTER_OUT_PORT|count2[3], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[4]~40 , MASTER_PORT|MASTER_OUT_PORT|count2[4]~40, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[4] , MASTER_PORT|MASTER_OUT_PORT|count2[4], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 , MASTER_PORT|MASTER_OUT_PORT|count2[5]~44, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[5] , MASTER_PORT|MASTER_OUT_PORT|count2[5], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 , MASTER_PORT|MASTER_OUT_PORT|count2[6]~46, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[6] , MASTER_PORT|MASTER_OUT_PORT|count2[6], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 , MASTER_PORT|MASTER_OUT_PORT|count2[7]~48, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[7] , MASTER_PORT|MASTER_OUT_PORT|count2[7], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 , MASTER_PORT|MASTER_OUT_PORT|count2[8]~50, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[8] , MASTER_PORT|MASTER_OUT_PORT|count2[8], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 , MASTER_PORT|MASTER_OUT_PORT|count2[9]~52, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[9] , MASTER_PORT|MASTER_OUT_PORT|count2[9], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 , MASTER_PORT|MASTER_OUT_PORT|count2[10]~54, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[10] , MASTER_PORT|MASTER_OUT_PORT|count2[10], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 , MASTER_PORT|MASTER_OUT_PORT|count2[11]~56, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[11] , MASTER_PORT|MASTER_OUT_PORT|count2[11], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 , MASTER_PORT|MASTER_OUT_PORT|count2[12]~58, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[12] , MASTER_PORT|MASTER_OUT_PORT|count2[12], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 , MASTER_PORT|MASTER_OUT_PORT|count2[13]~60, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[13] , MASTER_PORT|MASTER_OUT_PORT|count2[13], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 , MASTER_PORT|MASTER_OUT_PORT|count2[14]~62, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[14] , MASTER_PORT|MASTER_OUT_PORT|count2[14], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 , MASTER_PORT|MASTER_OUT_PORT|count2[15]~64, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[15] , MASTER_PORT|MASTER_OUT_PORT|count2[15], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 , MASTER_PORT|MASTER_OUT_PORT|count2[16]~66, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[16] , MASTER_PORT|MASTER_OUT_PORT|count2[16], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 , MASTER_PORT|MASTER_OUT_PORT|count2[17]~68, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[17] , MASTER_PORT|MASTER_OUT_PORT|count2[17], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 , MASTER_PORT|MASTER_OUT_PORT|count2[18]~70, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[18] , MASTER_PORT|MASTER_OUT_PORT|count2[18], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 , MASTER_PORT|MASTER_OUT_PORT|count2[19]~72, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[19] , MASTER_PORT|MASTER_OUT_PORT|count2[19], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 , MASTER_PORT|MASTER_OUT_PORT|count2[20]~74, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[20] , MASTER_PORT|MASTER_OUT_PORT|count2[20], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 , MASTER_PORT|MASTER_OUT_PORT|count2[21]~76, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[21] , MASTER_PORT|MASTER_OUT_PORT|count2[21], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 , MASTER_PORT|MASTER_OUT_PORT|count2[22]~78, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[22] , MASTER_PORT|MASTER_OUT_PORT|count2[22], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 , MASTER_PORT|MASTER_OUT_PORT|count2[23]~80, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[23] , MASTER_PORT|MASTER_OUT_PORT|count2[23], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 , MASTER_PORT|MASTER_OUT_PORT|count2[24]~82, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[24] , MASTER_PORT|MASTER_OUT_PORT|count2[24], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 , MASTER_PORT|MASTER_OUT_PORT|count2[25]~84, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[25] , MASTER_PORT|MASTER_OUT_PORT|count2[25], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 , MASTER_PORT|MASTER_OUT_PORT|count2[26]~86, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[26] , MASTER_PORT|MASTER_OUT_PORT|count2[26], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 , MASTER_PORT|MASTER_OUT_PORT|count2[27]~88, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[27] , MASTER_PORT|MASTER_OUT_PORT|count2[27], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 , MASTER_PORT|MASTER_OUT_PORT|count2[28]~90, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[28] , MASTER_PORT|MASTER_OUT_PORT|count2[28], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 , MASTER_PORT|MASTER_OUT_PORT|count2[29]~92, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[29] , MASTER_PORT|MASTER_OUT_PORT|count2[29], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 , MASTER_PORT|MASTER_OUT_PORT|count2[30]~94, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[30] , MASTER_PORT|MASTER_OUT_PORT|count2[30], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 , MASTER_PORT|MASTER_OUT_PORT|count2[31]~96, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|count2[31] , MASTER_PORT|MASTER_OUT_PORT|count2[31], bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~8, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~9, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~1, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~3, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~2, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~4, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~6, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~5, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~7, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 , MASTER_PORT|MASTER_OUT_PORT|LessThan6~10, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector41~0 , MASTER_PORT|MASTER_OUT_PORT|Selector41~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR , MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector43~0 , MASTER_PORT|MASTER_OUT_PORT|Selector43~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR , MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector55~0 , MASTER_PORT|MASTER_OUT_PORT|Selector55~0, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|Selector55~1 , MASTER_PORT|MASTER_OUT_PORT|Selector55~1, bridge_module, 1
instance = comp, \MASTER_PORT|MASTER_OUT_PORT|write_en , MASTER_PORT|MASTER_OUT_PORT|write_en, bridge_module, 1
instance = comp, \s_master_ready~input , s_master_ready~input, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE , SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1 , SLAVE_PORT|SLAVE_OUT_PORT|Selector0~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT , SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] , SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] , SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] , SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 , SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] , SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 , SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done , SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector1~0 , SLAVE_PORT|Selector1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~13, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1 , SLAVE_PORT|SLAVE_IN_PORT|LessThan0~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector4~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector4~0, bridge_module, 1
instance = comp, \s_rx_burst~input , s_rx_burst~input, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[0]~5 , SLAVE_PORT|burst_bit_counter[0]~5, bridge_module, 1
instance = comp, \s_master_valid~input , s_master_valid~input, bridge_module, 1
instance = comp, \s_write_en~input , s_write_en~input, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_state.BURST_BIT_RECIEVE , SLAVE_PORT|burst_state.BURST_BIT_RECIEVE, bridge_module, 1
instance = comp, \s_read_en~input , s_read_en~input, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_state~8 , SLAVE_PORT|burst_state~8, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[3]~11 , SLAVE_PORT|burst_bit_counter[3]~11, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[4]~13 , SLAVE_PORT|burst_bit_counter[4]~13, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[4] , SLAVE_PORT|burst_bit_counter[4], bridge_module, 1
instance = comp, \SLAVE_PORT|burst_state~7 , SLAVE_PORT|burst_state~7, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector20~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector20~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_idle , SLAVE_PORT|SLAVE_IN_PORT|addr_idle, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector20~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector20~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|handshake~0 , SLAVE_PORT|SLAVE_IN_PORT|handshake~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector21~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|rx_done , SLAVE_PORT|SLAVE_IN_PORT|rx_done, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector1~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector1~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector1~1, bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~10 , SLAVE_PORT|Decoder0~10, bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~17 , SLAVE_PORT|Decoder0~17, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[0]~13 , SLAVE_PORT|burst[0]~13, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[0] , SLAVE_PORT|burst[0], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector1~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector1~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST , SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_INC_BURST, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector3~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector3~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~15, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|always1~1 , SLAVE_PORT|SLAVE_IN_PORT|always1~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|always1~2 , SLAVE_PORT|SLAVE_IN_PORT|always1~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 , SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 , SLAVE_PORT|SLAVE_IN_PORT|write_en_in1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|always1~0 , SLAVE_PORT|SLAVE_IN_PORT|always1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|always1~3 , SLAVE_PORT|SLAVE_IN_PORT|always1~3, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector39~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector39~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] , SLAVE_PORT|SLAVE_IN_PORT|data_counter[1], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Add3~0 , SLAVE_PORT|SLAVE_IN_PORT|Add3~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector38~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] , SLAVE_PORT|SLAVE_IN_PORT|data_counter[2], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 , SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector35~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector35~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector35~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP , SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 , SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector40~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] , SLAVE_PORT|SLAVE_IN_PORT|data_counter[0], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 , SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector37~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector37~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] , SLAVE_PORT|SLAVE_IN_PORT|data_counter[3], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|always1~4 , SLAVE_PORT|SLAVE_IN_PORT|always1~4, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector36~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector36~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 , SLAVE_PORT|SLAVE_IN_PORT|data_state.1101, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector34~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector34~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector34~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector34~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE , SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector49~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector49~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector49~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector49~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector49~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector49~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector49~3 , SLAVE_PORT|SLAVE_IN_PORT|Selector49~3, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|data_idle , SLAVE_PORT|SLAVE_IN_PORT|data_idle, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 , SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_OUT_PORT|data_idle , SLAVE_PORT|SLAVE_OUT_PORT|data_idle, bridge_module, 1
instance = comp, \SLAVE_PORT|slave_ready~0 , SLAVE_PORT|slave_ready~0, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_state~9 , SLAVE_PORT|burst_state~9, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[0] , SLAVE_PORT|burst_bit_counter[0], bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[1]~7 , SLAVE_PORT|burst_bit_counter[1]~7, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[1] , SLAVE_PORT|burst_bit_counter[1], bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[2]~9 , SLAVE_PORT|burst_bit_counter[2]~9, bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[2] , SLAVE_PORT|burst_bit_counter[2], bridge_module, 1
instance = comp, \SLAVE_PORT|burst_bit_counter[3] , SLAVE_PORT|burst_bit_counter[3], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~19 , SLAVE_PORT|Decoder0~19, bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~15 , SLAVE_PORT|Decoder0~15, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[12]~12 , SLAVE_PORT|burst[12]~12, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[12] , SLAVE_PORT|burst[12], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~24 , SLAVE_PORT|Decoder0~24, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[11]~11 , SLAVE_PORT|burst[11]~11, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[11] , SLAVE_PORT|burst[11], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~18 , SLAVE_PORT|Decoder0~18, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[10]~9 , SLAVE_PORT|burst[10]~9, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[10] , SLAVE_PORT|burst[10], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~23 , SLAVE_PORT|Decoder0~23, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[9]~10 , SLAVE_PORT|burst[9]~10, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[9] , SLAVE_PORT|burst[9], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~11 , SLAVE_PORT|Decoder0~11, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[8]~1 , SLAVE_PORT|burst[8]~1, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[8] , SLAVE_PORT|burst[8], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~12 , SLAVE_PORT|Decoder0~12, bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~13 , SLAVE_PORT|Decoder0~13, bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~14 , SLAVE_PORT|Decoder0~14, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[7]~2 , SLAVE_PORT|burst[7]~2, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[7] , SLAVE_PORT|burst[7], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~20 , SLAVE_PORT|Decoder0~20, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[6]~3 , SLAVE_PORT|burst[6]~3, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[6] , SLAVE_PORT|burst[6], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~16 , SLAVE_PORT|Decoder0~16, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[5]~4 , SLAVE_PORT|burst[5]~4, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[5] , SLAVE_PORT|burst[5], bridge_module, 1
instance = comp, \SLAVE_PORT|burst[4]~5 , SLAVE_PORT|burst[4]~5, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[4] , SLAVE_PORT|burst[4], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~21 , SLAVE_PORT|Decoder0~21, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[3]~6 , SLAVE_PORT|burst[3]~6, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[3] , SLAVE_PORT|burst[3], bridge_module, 1
instance = comp, \SLAVE_PORT|burst[2]~8 , SLAVE_PORT|burst[2]~8, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[2] , SLAVE_PORT|burst[2], bridge_module, 1
instance = comp, \SLAVE_PORT|Decoder0~22 , SLAVE_PORT|Decoder0~22, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[1]~7 , SLAVE_PORT|burst[1]~7, bridge_module, 1
instance = comp, \SLAVE_PORT|burst[1] , SLAVE_PORT|burst[1], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~3, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~5, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~7, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~9, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~11, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~13, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~15, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~17, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~19, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~21, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22 , SLAVE_PORT|SLAVE_IN_PORT|LessThan2~22, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector2~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector2~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector2~3 , SLAVE_PORT|SLAVE_IN_PORT|Selector2~3, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE , SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_WAIT_HANDSHAKE, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector2~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector2~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] , SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~12, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0 , SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3]~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector7~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] , SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector6~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] , SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector5~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector5~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] , SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0 , SLAVE_PORT|SLAVE_IN_PORT|LessThan0~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector20~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector20~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE , SLAVE_PORT|SLAVE_IN_PORT|addr_state.ADDR_RECIEVE, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector2~0 , SLAVE_PORT|SLAVE_IN_PORT|Selector2~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector3~1 , SLAVE_PORT|SLAVE_IN_PORT|Selector3~1, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|Selector3~2 , SLAVE_PORT|SLAVE_IN_PORT|Selector3~2, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 , SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6], bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] , SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7], bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~0 , SLAVE_PORT|Add1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~2 , SLAVE_PORT|Add1~2, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~4 , SLAVE_PORT|Add1~4, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~6 , SLAVE_PORT|Add1~6, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~8 , SLAVE_PORT|Add1~8, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~10 , SLAVE_PORT|Add1~10, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~0 , SLAVE_PORT|Equal0~0, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~12 , SLAVE_PORT|Add1~12, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~2 , SLAVE_PORT|Equal0~2, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~1 , SLAVE_PORT|Equal0~1, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~3 , SLAVE_PORT|Equal0~3, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~4 , SLAVE_PORT|Equal0~4, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~14 , SLAVE_PORT|Add1~14, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~16 , SLAVE_PORT|Add1~16, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~5 , SLAVE_PORT|Equal0~5, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~18 , SLAVE_PORT|Add1~18, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~20 , SLAVE_PORT|Add1~20, bridge_module, 1
instance = comp, \SLAVE_PORT|Add1~22 , SLAVE_PORT|Add1~22, bridge_module, 1
instance = comp, \SLAVE_PORT|Equal0~6 , SLAVE_PORT|Equal0~6, bridge_module, 1
instance = comp, \SLAVE_PORT|state.BURST_END~0 , SLAVE_PORT|state.BURST_END~0, bridge_module, 1
instance = comp, \SLAVE_PORT|state.BURST_END~1 , SLAVE_PORT|state.BURST_END~1, bridge_module, 1
instance = comp, \SLAVE_PORT|state.BURST_END , SLAVE_PORT|state.BURST_END, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0 , SLAVE_PORT|SLAVE_IN_PORT|read_en_in1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|SLAVE_IN_PORT|read_en_in1 , SLAVE_PORT|SLAVE_IN_PORT|read_en_in1, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector1~1 , SLAVE_PORT|Selector1~1, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector1~2 , SLAVE_PORT|Selector1~2, bridge_module, 1
instance = comp, \SLAVE_PORT|state.001 , SLAVE_PORT|state.001, bridge_module, 1
instance = comp, \s_slave_delay[1]~input , s_slave_delay[1]~input, bridge_module, 1
instance = comp, \s_slave_delay[0]~input , s_slave_delay[0]~input, bridge_module, 1
instance = comp, \s_slave_delay[3]~input , s_slave_delay[3]~input, bridge_module, 1
instance = comp, \s_slave_delay[2]~input , s_slave_delay[2]~input, bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan0~0 , SLAVE_PORT|LessThan0~0, bridge_module, 1
instance = comp, \s_slave_delay[4]~input , s_slave_delay[4]~input, bridge_module, 1
instance = comp, \s_slave_delay[5]~input , s_slave_delay[5]~input, bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan0~1 , SLAVE_PORT|LessThan0~1, bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan1~3 , SLAVE_PORT|LessThan1~3, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg~5 , SLAVE_PORT|counterReg~5, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg[0] , SLAVE_PORT|counterReg[0], bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg~6 , SLAVE_PORT|counterReg~6, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg[1] , SLAVE_PORT|counterReg[1], bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg~4 , SLAVE_PORT|counterReg~4, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg[2] , SLAVE_PORT|counterReg[2], bridge_module, 1
instance = comp, \SLAVE_PORT|Add0~0 , SLAVE_PORT|Add0~0, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg~3 , SLAVE_PORT|counterReg~3, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg[3] , SLAVE_PORT|counterReg[3], bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan1~0 , SLAVE_PORT|LessThan1~0, bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan1~1 , SLAVE_PORT|LessThan1~1, bridge_module, 1
instance = comp, \SLAVE_PORT|LessThan1~2 , SLAVE_PORT|LessThan1~2, bridge_module, 1
instance = comp, \SLAVE_PORT|counterReg~7 , SLAVE_PORT|counterReg~7, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector4~0 , SLAVE_PORT|Selector4~0, bridge_module, 1
instance = comp, \SLAVE_PORT|state.SPLIT~feeder , SLAVE_PORT|state.SPLIT~feeder, bridge_module, 1
instance = comp, \SLAVE_PORT|state.SPLIT , SLAVE_PORT|state.SPLIT, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector0~3 , SLAVE_PORT|Selector0~3, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector2~5 , SLAVE_PORT|Selector2~5, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector2~2 , SLAVE_PORT|Selector2~2, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector2~3 , SLAVE_PORT|Selector2~3, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector2~4 , SLAVE_PORT|Selector2~4, bridge_module, 1
instance = comp, \SLAVE_PORT|state.VALID , SLAVE_PORT|state.VALID, bridge_module, 1
instance = comp, \SLAVE_PORT|Selector0~2 , SLAVE_PORT|Selector0~2, bridge_module, 1
instance = comp, \SLAVE_PORT|slave_valid , SLAVE_PORT|slave_valid, bridge_module, 1
instance = comp, \SLAVE_PORT|split_en , SLAVE_PORT|split_en, bridge_module, 1
instance = comp, \m_rx_data~input , m_rx_data~input, bridge_module, 1
instance = comp, \s_rx_address~input , s_rx_address~input, bridge_module, 1
instance = comp, \s_rx_data~input , s_rx_data~input, bridge_module, 1
instance = comp, \u_rx_data~input , u_rx_data~input, bridge_module, 1
instance = comp, \m_slave_valid~input , m_slave_valid~input, bridge_module, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
