
---------- Begin Simulation Statistics ----------
final_tick                               114849040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682932                       # Number of bytes of host memory used
host_op_rate                                   301748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   362.66                       # Real time elapsed on the host
host_tick_rate                              316684739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114849                       # Number of seconds simulated
sim_ticks                                114849040000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.596991                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748075                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986730                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528263                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240230                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050692                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.148490                       # CPI: cycles per instruction
system.cpu.discardedOps                        732478                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49964882                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199378                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036336                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4242824                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.870708                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        114849040                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       110606216                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         98671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1156                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          148                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        44505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          44653                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12893                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43930                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3036                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12893                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       150376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 150376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6120640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51705                       # Request fanout histogram
system.membus.respLayer1.occupancy          280432000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           274391000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        97165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52694                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       187333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                188410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7447168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7482432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           88780                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2811520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           152433                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.301516                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 106620     69.95%     69.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45665     29.96%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    148      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             152433                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          231277000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         189385995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1578999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11928                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11942                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               11928                       # number of overall hits
system.l2.overall_hits::total                   11942                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              51199                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             51199                       # number of overall misses
system.l2.overall_misses::total                 51711                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5524037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5574209000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5524037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5574209000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63653                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63653                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.811048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.812389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.811048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.812389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97992.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107893.454950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107795.420704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97992.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107893.454950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107795.420704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43930                       # number of writebacks
system.l2.writebacks::total                     43930                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         51194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        51194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51705                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4499749000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4539621000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4499749000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4539621000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.810968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.812295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.810968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.812295                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78027.397260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87896.022971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87798.491442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78027.397260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87896.022971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87798.491442                       # average overall mshr miss latency
system.l2.replacements                          88780                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2839                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2839                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2293                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4143131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4143131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.944216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106748.711739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106748.711739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3366891000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3366891000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.944216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86748.711739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86748.711739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97992.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97992.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39872000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78027.397260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78027.397260                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1380906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1380906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.562483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.562483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111480.261565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111480.261565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1132858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1132858000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.562256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91492.327572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91492.327572                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.764689                       # Cycle average of tags in use
system.l2.tags.total_refs                      120756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.300185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1854.621789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.928356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2190.214544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.534720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989689                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    340078                       # Number of tag accesses
system.l2.tags.data_accesses                   340078                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3276416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3309120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2811520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2811520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           51194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               51705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            284756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          28528023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28812779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       284756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           284756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24480135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24480135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24480135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           284756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28528023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53292914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002508372500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2441                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2441                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              175858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       51705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43930                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    911491500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  258430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1880604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17635.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36385.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30048                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.964441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.634320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.470854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28875     61.34%     61.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13284     28.22%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2322      4.93%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          774      1.64%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          496      1.05%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          399      0.85%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      0.68%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          279      0.59%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          327      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.173699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.171508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.506847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2433     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.990168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.982428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.516833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111      4.55%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.20%      4.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2122     86.93%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      8.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2441                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3307904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2810496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3309120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2811520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114848013000                       # Total gap between requests
system.mem_ctrls.avgGap                    1200899.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3275200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2810496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 284756.407193303516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28517434.712558329105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24471218.914846830070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        51194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43930                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13647500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1866956500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2674909796000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26707.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36468.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60890275.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            155102220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             82438785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           175272720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          114516360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9065940000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27641686020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20824822080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58059778185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.531245                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53859161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3835000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57154878250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            181034700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             96218430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           193765320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114714720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9065940000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29063743680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19627299840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58342716690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.994814                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50735555000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3835000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60278485000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28672673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28672673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28672673                       # number of overall hits
system.cpu.icache.overall_hits::total        28672673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53111000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53111000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53111000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53111000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28673199                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28673199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28673199                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28673199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100971.482890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100971.482890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100971.482890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100971.482890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52059000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52059000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98971.482890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98971.482890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98971.482890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98971.482890                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28672673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28672673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28673199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28673199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100971.482890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100971.482890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98971.482890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98971.482890                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.041697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28673199                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54511.785171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.041697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244629                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28673725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28673725                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35651686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35651686                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35655001                       # number of overall hits
system.cpu.dcache.overall_hits::total        35655001                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        85703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          85703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        85749                       # number of overall misses
system.cpu.dcache.overall_misses::total         85749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7749044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7749044000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7749044000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7749044000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740750                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 90417.418293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90417.418293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90368.913923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90368.913923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53235                       # number of writebacks
system.cpu.dcache.writebacks::total             53235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22618                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22618                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22618                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        63085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63126                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5984693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5984693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5989150000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5989150000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001765                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94867.131648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94867.131648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94876.120774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94876.120774                       # average overall mshr miss latency
system.cpu.dcache.replacements                  61079                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21456161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21456161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2063801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2063801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77946.935076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77946.935076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4497                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1658668000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1658668000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75462.602366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75462.602366                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14195525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14195525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5685243000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5685243000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95992.351332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95992.351332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4326025000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4326025000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105243.279406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105243.279406                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4457000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4457000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108707.317073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108707.317073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2031.871019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35896291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            568.636099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2031.871019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35982041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35982041                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114849040000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
