

================================================================
== Vitis HLS Report for 'mp_mul_151_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:13 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1258|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1422|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_443_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_373_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_143_fu_419_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_144_fu_429_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_415_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_493_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_226_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln158_8_fu_250_p2    |         +|   0|  0|   7|           4|           4|
    |add_ln158_fu_237_p2      |         +|   0|  0|  13|           4|           4|
    |t_fu_659_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_564_p2        |         +|   0|  0|  71|          64|          64|
    |temp_61_fu_449_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_383_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_579_p2              |         +|   0|  0|  71|          64|          64|
    |v_163_fu_505_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_246_p2      |         -|   0|  0|   7|           4|           4|
    |and_ln160_fu_631_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_220_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_13_fu_523_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_18_fu_641_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_601_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_63_fu_511_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_64_fu_517_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_65_fu_529_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_37_fu_597_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_38_fu_614_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_39_fu_636_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_593_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1258|        1152|        1152|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_19_fu_92               |   9|          2|    4|          8|
    |t_33_fu_84               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_88               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_833                      |  32|   0|   32|          0|
    |add_ln133_reg_843                      |  32|   0|   64|         32|
    |add_ln133_reg_843_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_746                             |  32|   0|   32|          0|
    |al_reg_736                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_751                             |  32|   0|   32|          0|
    |bl_reg_741                             |  32|   0|   32|          0|
    |icmp_ln157_reg_722                     |   1|   0|    1|          0|
    |j_19_fu_92                             |   4|   0|    4|          0|
    |j_reg_716                              |   4|   0|    4|          0|
    |t_33_fu_84                             |   3|   0|    3|          0|
    |tempReg_reg_848                        |  64|   0|   64|          0|
    |tempReg_reg_848_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_327_reg_822                        |   2|   0|    2|          0|
    |tmp_328_reg_806                        |  32|   0|   32|          0|
    |tmp_328_reg_806_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_329_reg_812                        |  32|   0|   32|          0|
    |tmp_329_reg_812_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_330_reg_817                        |  32|   0|   32|          0|
    |tmp_331_reg_838                        |   2|   0|    2|          0|
    |tmp_s_reg_801                          |  32|   0|   32|          0|
    |trunc_ln106_186_reg_785                |  32|   0|   32|          0|
    |trunc_ln106_187_reg_790                |  32|   0|   32|          0|
    |trunc_ln106_188_reg_795                |  32|   0|   32|          0|
    |trunc_ln106_188_reg_795_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_780                    |  32|   0|   32|          0|
    |trunc_ln125_reg_827                    |  32|   0|   32|          0|
    |trunc_ln125_reg_827_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_857                  |  64|   0|   64|          0|
    |u_reg_862                              |  64|   0|   64|          0|
    |v_35_fu_88                             |  64|   0|   64|          0|
    |icmp_ln157_reg_722                     |  64|  32|    1|          0|
    |tmp_330_reg_817                        |  64|  32|   32|          0|
    |trunc_ln106_reg_780                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1124|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_492_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_492_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_492_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_492_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.151_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                            zext_ln156|        scalar|
|zext_ln145_21       |   in|    4|     ap_none|                         zext_ln145_21|        scalar|
|a_address0          |  out|    4|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|i_25                |   in|    4|     ap_none|                                  i_25|        scalar|
|zext_ln145          |   in|    4|     ap_none|                            zext_ln145|        scalar|
|b_address0          |  out|    4|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_35_out            |  out|   64|      ap_vld|                              v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                              v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                              t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                              t_33_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 16 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_25_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_25"   --->   Operation 17 'read' 'i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln145_21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145_21"   --->   Operation 18 'read' 'zext_ln145_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 19 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 20 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 21 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:158]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 31 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 32 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln158 = add i4 %zext_ln145_21_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 34 'add' 'add_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 35 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 36 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 37 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i4 %i_25_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 38 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln158_8 = add i4 %zext_ln145_read, i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 39 'add' 'add_ln158_8' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln158_23 = zext i4 %add_ln158_8" [src/generic/fp_generic.c:158]   --->   Operation 40 'zext' 'zext_ln158_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_23" [src/generic/fp_generic.c:158]   --->   Operation 41 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 43 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 45 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_125 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 51 'zext' 'zext_ln105_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_125, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_125, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_125, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_186 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 60 'trunc' 'trunc_ln106_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_125, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_187 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'trunc' 'trunc_ln106_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_188 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'trunc' 'trunc_ln106_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 68 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_187" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_115 = zext i32 %trunc_ln106_186" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 71 'zext' 'zext_ln123_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_115" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_116 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln123_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_116, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 75 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_151 = zext i2 %tmp_327" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln106_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_152 = zext i32 %tmp_328" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln106_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_153 = zext i32 %tmp_329" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln106_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_188" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_188, i32 %tmp_328" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130_143 = add i33 %zext_ln130, i33 %zext_ln106_152" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 82 'add' 'add_ln130_143' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_115 = zext i33 %add_ln130_143" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln130_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130_144 = add i33 %zext_ln106_153, i33 %zext_ln106_151" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'add' 'add_ln130_144' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_144" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_116 = zext i33 %add_ln130_144" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln130_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (2.59ns)   --->   "%temp_61 = add i34 %zext_ln130_116, i34 %zext_ln130_115" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'add' 'temp_61' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_61, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 89 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 90 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 91 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_330, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 92 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln133_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_331, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 93 'bitconcatenate' 'and_ln133_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_11" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 95 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%v_163 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 97 'add' 'v_163' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_63 = xor i64 %v_163, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 98 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 99 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 100 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v_163" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_126 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'zext' 'zext_ln105_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 104 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_36, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 105 'bitconcatenate' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln29, i64 %zext_ln105_126" [src/generic/fp_generic.c:160]   --->   Operation 106 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_163, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 107 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 108 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 109 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 110 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%t_33_load27 = load i3 %t_33"   --->   Operation 130 'load' 't_33_load27' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%v_35_load25 = load i64 %v_35"   --->   Operation 131 'load' 'v_35_load25' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 111 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 112 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 114 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 115 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160_37 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 116 'xor' 'xor_ln160_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_37" [src/generic/fp_generic.c:160]   --->   Operation 117 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 118 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_38 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 119 'xor' 'xor_ln160_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 120 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_38, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 121 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 122 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_39 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 123 'xor' 'xor_ln160_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_18 = or i64 %xor_ln160_39, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 124 'or' 'or_ln160_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_18, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 125 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 126 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 127 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 128 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 129 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 01111111111]
v_35                    (alloca           ) [ 01111111110]
j_19                    (alloca           ) [ 01000000000]
zext_ln145_read         (read             ) [ 01100000000]
i_25_read               (read             ) [ 01100000000]
zext_ln145_21_read      (read             ) [ 01100000000]
zext_ln156_read         (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
zext_ln156_cast         (zext             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 01100000000]
icmp_ln157              (icmp             ) [ 01111111110]
br_ln157                (br               ) [ 00000000000]
add_ln157               (add              ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
add_ln158               (add              ) [ 00000000000]
zext_ln158              (zext             ) [ 00000000000]
a_addr                  (getelementptr    ) [ 01010000000]
sub_ln158               (sub              ) [ 00000000000]
add_ln158_8             (add              ) [ 00000000000]
zext_ln158_23           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
a_load                  (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_125          (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_186         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_187         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_188         (trunc            ) [ 01000011000]
tmp_s                   (partselect       ) [ 01000010000]
tmp_328                 (partselect       ) [ 01000011000]
tmp_329                 (partselect       ) [ 01000011000]
tmp_330                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_115          (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_116          (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_327                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_151          (zext             ) [ 00000000000]
zext_ln106_152          (zext             ) [ 00000000000]
zext_ln106_153          (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
add_ln130_143           (add              ) [ 00000000000]
zext_ln130_115          (zext             ) [ 00000000000]
add_ln130_144           (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_116          (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_61                 (add              ) [ 00000000000]
tmp_331                 (partselect       ) [ 01000000100]
v_35_load               (load             ) [ 00000000000]
shl_ln125_s             (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
and_ln133_11            (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_163                   (add              ) [ 00000000000]
xor_ln105_63            (xor              ) [ 00000000000]
xor_ln105_64            (xor              ) [ 00000000000]
or_ln105_13             (or               ) [ 00000000000]
xor_ln105_65            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_126          (zext             ) [ 00000000000]
tmp_36                  (partselect       ) [ 00000000000]
or_ln29                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_34_out_load           (load             ) [ 01000000001]
u                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_33_load               (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln157      (specloopname     ) [ 00000000000]
xor_ln160               (xor              ) [ 00000000000]
xor_ln160_37            (xor              ) [ 00000000000]
or_ln160                (or               ) [ 00000000000]
bit_sel1                (bitselect        ) [ 00000000000]
xor_ln160_38            (xor              ) [ 00000000000]
trunc_ln160             (trunc            ) [ 00000000000]
xor_ln160_s             (bitconcatenate   ) [ 00000000000]
and_ln160               (and              ) [ 00000000000]
xor_ln160_39            (xor              ) [ 00000000000]
or_ln160_18             (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln161              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln157                (br               ) [ 00000000000]
t_33_load27             (load             ) [ 00000000000]
v_35_load25             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_25">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_25"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_35_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_34_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_33_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="t_33_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_35_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_19_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln145_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_25_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_25_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln145_21_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_21_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln156_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvars_iv_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="3" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="a_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="b_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln156_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvars_iv_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln139_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln140_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln140_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln157_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln157_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln139_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln158_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="4" slack="1"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln158_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln158_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln158_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_8/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln158_23_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_23/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="al_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bl_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ah_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="0" index="3" bw="7" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bh_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln105_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln110_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln105_125_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_125/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln112_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln106_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln106_186_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_186/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln106_187_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_187/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln106_188_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_188/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_328_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="0" index="3" bw="7" slack="0"/>
<pin id="339" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_328/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_329_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_329/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_330_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_330/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln106_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln123_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln123_115_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_115/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln123_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln123_116_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="33" slack="0"/>
<pin id="381" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_116/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="temp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="33" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_327_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="34" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_327/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln125_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="34" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln106_151_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_151/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln106_152_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_152/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln106_153_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_153/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln130_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln130_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2"/>
<pin id="417" dir="0" index="1" bw="32" slack="2"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln130_143_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_143/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_115_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="33" slack="0"/>
<pin id="427" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_115/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln130_144_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_144/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln130_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="33" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln130_116_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="33" slack="0"/>
<pin id="441" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_116/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln105_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="temp_61_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="33" slack="0"/>
<pin id="451" dir="0" index="1" bw="33" slack="0"/>
<pin id="452" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_61/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_331_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="34" slack="0"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="0" index="3" bw="7" slack="0"/>
<pin id="460" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_331/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="v_35_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="7"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln125_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln133_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="3"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln133_11_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="1"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_11/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln133_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln133_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="34" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="2"/>
<pin id="502" dir="0" index="2" bw="32" slack="3"/>
<pin id="503" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="v_163_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_163/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln105_63_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln105_64_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln105_13_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln105_65_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="carry_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln105_126_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_126/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_36_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln29_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="1"/>
<pin id="561" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tempReg_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln140_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="7"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="u_34_out_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="u_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln140_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="t_33_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="9"/>
<pin id="592" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln160_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="0" index="1" bw="64" slack="2"/>
<pin id="596" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xor_ln160_37_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="2"/>
<pin id="599" dir="0" index="1" bw="64" slack="1"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_37/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln160_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bit_sel1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="2"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln160_38_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_38/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln160_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="2"/>
<pin id="622" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln160_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="63" slack="0"/>
<pin id="627" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln160_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="2"/>
<pin id="634" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln160_39_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="1"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_39/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln160_18_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_18/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln161_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="t_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="3" slack="0"/>
<pin id="662" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln140_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="9"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="t_33_load27_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="8"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load27/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="v_35_load25_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="8"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load25/9 "/>
</bind>
</comp>

<comp id="678" class="1005" name="t_33_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="686" class="1005" name="v_35_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="694" class="1005" name="j_19_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="701" class="1005" name="zext_ln145_read_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_25_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_25_read "/>
</bind>
</comp>

<comp id="711" class="1005" name="zext_ln145_21_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="1"/>
<pin id="713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_21_read "/>
</bind>
</comp>

<comp id="716" class="1005" name="j_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="722" class="1005" name="icmp_ln157_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="8"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="726" class="1005" name="a_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="b_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="1"/>
<pin id="733" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="al_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="741" class="1005" name="bl_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="746" class="1005" name="ah_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="751" class="1005" name="bh_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="756" class="1005" name="zext_ln105_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="762" class="1005" name="zext_ln110_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="768" class="1005" name="zext_ln105_125_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="1"/>
<pin id="770" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_125 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln112_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="780" class="1005" name="trunc_ln106_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="785" class="1005" name="trunc_ln106_186_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_186 "/>
</bind>
</comp>

<comp id="790" class="1005" name="trunc_ln106_187_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_187 "/>
</bind>
</comp>

<comp id="795" class="1005" name="trunc_ln106_188_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="2"/>
<pin id="797" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_188 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_s_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_328_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2"/>
<pin id="808" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_328 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_329_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_329 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_330_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="3"/>
<pin id="819" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_330 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_327_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_327 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln125_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2"/>
<pin id="829" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln105_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_331_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="1"/>
<pin id="840" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_331 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln133_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="2"/>
<pin id="845" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tempReg_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="857" class="1005" name="u_34_out_load_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="862" class="1005" name="u_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="126" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="120" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="188" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="237" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="263"><net_src comp="153" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="166" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="153" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="166" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="311"><net_src comp="172" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="176" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="180" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="184" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="172" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="180" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="176" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="184" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="364" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="423"><net_src comp="412" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="406" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="409" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="403" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="435" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="415" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="439" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="425" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="473"><net_src comp="48" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="36" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="492"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="475" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="465" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="468" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="468" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="465" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="505" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="38" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="493" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="42" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="547" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="543" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="505" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="18" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="18" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="74" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="76" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="614" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="601" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="631" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="42" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="590" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="681"><net_src comp="84" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="689"><net_src comp="88" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="697"><net_src comp="92" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="704"><net_src comp="96" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="709"><net_src comp="102" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="714"><net_src comp="108" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="719"><net_src comp="217" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="725"><net_src comp="220" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="146" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="734"><net_src comp="159" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="739"><net_src comp="260" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="744"><net_src comp="264" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="749"><net_src comp="268" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="754"><net_src comp="278" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="759"><net_src comp="288" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="765"><net_src comp="293" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="771"><net_src comp="298" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="777"><net_src comp="303" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="783"><net_src comp="308" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="788"><net_src comp="312" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="793"><net_src comp="316" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="798"><net_src comp="320" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="804"><net_src comp="324" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="809"><net_src comp="334" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="815"><net_src comp="344" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="820"><net_src comp="354" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="825"><net_src comp="389" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="830"><net_src comp="399" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="836"><net_src comp="443" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="841"><net_src comp="455" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="846"><net_src comp="493" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="851"><net_src comp="564" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="860"><net_src comp="575" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="865"><net_src comp="579" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="636" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : zext_ln145_21 | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : a | {2 3 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : i_25 | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.151_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		a_addr : 2
		a_load : 3
		add_ln158_8 : 1
		zext_ln158_23 : 2
		b_addr : 3
		b_load : 4
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_186 : 1
		trunc_ln106_187 : 1
		trunc_ln106_188 : 1
		tmp_s : 1
		tmp_328 : 1
		tmp_329 : 1
		tmp_330 : 1
	State 6
		add_ln123 : 1
		zext_ln123_116 : 2
		temp : 3
		tmp_327 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_143 : 1
		zext_ln130_115 : 2
		add_ln130_144 : 1
		trunc_ln130 : 2
		zext_ln130_116 : 2
		add_ln105 : 3
		temp_61 : 3
		tmp_331 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_163 : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		carry : 2
		zext_ln105_126 : 3
		tmp_36 : 3
		or_ln29 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_38 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_18 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_172           |    4    |   165   |    50   |
|    mul   |           grp_fu_176           |    4    |   165   |    50   |
|          |           grp_fu_180           |    4    |   165   |    50   |
|          |           grp_fu_184           |    4    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln157_fu_226        |    0    |    0    |    13   |
|          |        add_ln158_fu_237        |    0    |    0    |    13   |
|          |       add_ln158_8_fu_250       |    0    |    0    |    7    |
|          |        add_ln123_fu_373        |    0    |    0    |    39   |
|          |           temp_fu_383          |    0    |    0    |    40   |
|          |        add_ln130_fu_415        |    0    |    0    |    32   |
|          |      add_ln130_143_fu_419      |    0    |    0    |    39   |
|    add   |      add_ln130_144_fu_429      |    0    |    0    |    39   |
|          |        add_ln105_fu_443        |    0    |    0    |    32   |
|          |         temp_61_fu_449         |    0    |    0    |    40   |
|          |        add_ln133_fu_493        |    0    |    0    |    71   |
|          |          v_163_fu_505          |    0    |    0    |    71   |
|          |         tempReg_fu_564         |    0    |    0    |    71   |
|          |            u_fu_579            |    0    |    0    |    71   |
|          |            t_fu_659            |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |       xor_ln105_63_fu_511      |    0    |    0    |    64   |
|          |       xor_ln105_64_fu_517      |    0    |    0    |    64   |
|          |       xor_ln105_65_fu_529      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_593        |    0    |    0    |    64   |
|          |       xor_ln160_37_fu_597      |    0    |    0    |    64   |
|          |       xor_ln160_38_fu_614      |    0    |    0    |    2    |
|          |       xor_ln160_39_fu_636      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|          |       or_ln105_13_fu_523       |    0    |    0    |    64   |
|    or    |         or_ln160_fu_601        |    0    |    0    |    64   |
|          |       or_ln160_18_fu_641       |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_631        |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln157_fu_220       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_246        |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|          |   zext_ln145_read_read_fu_96   |    0    |    0    |    0    |
|          |      i_25_read_read_fu_102     |    0    |    0    |    0    |
|   read   | zext_ln145_21_read_read_fu_108 |    0    |    0    |    0    |
|          |   zext_ln156_read_read_fu_114  |    0    |    0    |    0    |
|          |       v_read_read_fu_120       |    0    |    0    |    0    |
|          |   indvars_iv_read_read_fu_126  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_132     |    0    |    0    |    0    |
|          |     write_ln0_write_fu_139     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln156_cast_fu_188     |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_192     |    0    |    0    |    0    |
|          |        zext_ln158_fu_241       |    0    |    0    |    0    |
|          |      zext_ln158_23_fu_255      |    0    |    0    |    0    |
|          |        zext_ln105_fu_288       |    0    |    0    |    0    |
|          |        zext_ln110_fu_293       |    0    |    0    |    0    |
|          |      zext_ln105_125_fu_298     |    0    |    0    |    0    |
|          |        zext_ln112_fu_303       |    0    |    0    |    0    |
|          |        zext_ln106_fu_364       |    0    |    0    |    0    |
|          |        zext_ln123_fu_367       |    0    |    0    |    0    |
|   zext   |      zext_ln123_115_fu_370     |    0    |    0    |    0    |
|          |      zext_ln123_116_fu_379     |    0    |    0    |    0    |
|          |      zext_ln106_151_fu_403     |    0    |    0    |    0    |
|          |      zext_ln106_152_fu_406     |    0    |    0    |    0    |
|          |      zext_ln106_153_fu_409     |    0    |    0    |    0    |
|          |        zext_ln130_fu_412       |    0    |    0    |    0    |
|          |      zext_ln130_115_fu_425     |    0    |    0    |    0    |
|          |      zext_ln130_116_fu_439     |    0    |    0    |    0    |
|          |        zext_ln133_fu_489       |    0    |    0    |    0    |
|          |      zext_ln105_126_fu_543     |    0    |    0    |    0    |
|          |        zext_ln161_fu_655       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |            al_fu_260           |    0    |    0    |    0    |
|          |            bl_fu_264           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_308       |    0    |    0    |    0    |
|          |     trunc_ln106_186_fu_312     |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_187_fu_316     |    0    |    0    |    0    |
|          |     trunc_ln106_188_fu_320     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_399       |    0    |    0    |    0    |
|          |       trunc_ln130_fu_435       |    0    |    0    |    0    |
|          |       trunc_ln160_fu_620       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |            ah_fu_268           |    0    |    0    |    0    |
|          |            bh_fu_278           |    0    |    0    |    0    |
|          |          tmp_s_fu_324          |    0    |    0    |    0    |
|          |         tmp_328_fu_334         |    0    |    0    |    0    |
|partselect|         tmp_329_fu_344         |    0    |    0    |    0    |
|          |         tmp_330_fu_354         |    0    |    0    |    0    |
|          |         tmp_327_fu_389         |    0    |    0    |    0    |
|          |         tmp_331_fu_455         |    0    |    0    |    0    |
|          |          tmp_36_fu_547         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       shl_ln125_s_fu_468       |    0    |    0    |    0    |
|          |       and_ln133_s_fu_475       |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_11_fu_482      |    0    |    0    |    0    |
|          |          or_ln_fu_499          |    0    |    0    |    0    |
|          |         or_ln29_fu_557         |    0    |    0    |    0    |
|          |       xor_ln160_s_fu_623       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_535          |    0    |    0    |    0    |
| bitselect|         bit_sel1_fu_607        |    0    |    0    |    0    |
|          |           tmp_fu_647           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |   660   |   1451  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      a_addr_reg_726      |    4   |
|     add_ln105_reg_833    |   32   |
|     add_ln133_reg_843    |   64   |
|        ah_reg_746        |   32   |
|        al_reg_736        |   32   |
|      b_addr_reg_731      |    4   |
|        bh_reg_751        |   32   |
|        bl_reg_741        |   32   |
|     i_25_read_reg_706    |    4   |
|    icmp_ln157_reg_722    |    1   |
|       j_19_reg_694       |    4   |
|         j_reg_716        |    4   |
|       t_33_reg_678       |    3   |
|      tempReg_reg_848     |   64   |
|      tmp_327_reg_822     |    2   |
|      tmp_328_reg_806     |   32   |
|      tmp_329_reg_812     |   32   |
|      tmp_330_reg_817     |   32   |
|      tmp_331_reg_838     |    2   |
|       tmp_s_reg_801      |   32   |
|  trunc_ln106_186_reg_785 |   32   |
|  trunc_ln106_187_reg_790 |   32   |
|  trunc_ln106_188_reg_795 |   32   |
|    trunc_ln106_reg_780   |   32   |
|    trunc_ln125_reg_827   |   32   |
|   u_34_out_load_reg_857  |   64   |
|         u_reg_862        |   64   |
|       v_35_reg_686       |   64   |
|  zext_ln105_125_reg_768  |   64   |
|    zext_ln105_reg_756    |   64   |
|    zext_ln110_reg_762    |   64   |
|    zext_ln112_reg_774    |   64   |
|zext_ln145_21_read_reg_711|    4   |
|  zext_ln145_read_reg_701 |    4   |
+--------------------------+--------+
|           Total          |  1060  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_166 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_172    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_172    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_176    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_176    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_180    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_180    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   528  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1060  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1720  |  1541  |
+-----------+--------+--------+--------+--------+
