Library {
  Name			  "xps_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Jul 06 17:41:54 2005"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "hchen05"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jan 19 17:15:16 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:319>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      MultiPortSwitch
      Inputs		      "4"
      zeroidx		      off
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xps_library"
    Location		    [119, 105, 1259, 871]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Shared BRAM"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [205, 301, 285, 359]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Output Data Type|Address width|Data Width|Data "
"Binary Point|Initial values (simulation only)|Sample rate"
      MaskStyleString	      "popup(Unsigned|Signed  (2's comp)),edit,edit,ed"
"it,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,off,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "arith_type=@1;addr_width=@2;data_width=@3;data_"
"bin_pt=@4;init_vals=@5;sample_rate=@6;"
      MaskInitialization      "shared_bram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "pixels"
      MaskValueString	      "Signed  (2's comp)|11|32|0|[1:2^11]|1"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"Shared BRAM"
	Location		[116, 82, 991, 543]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  Position		  [30, 93, 60, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [30, 138, 60, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [30, 183, 60, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [140, 88, 175, 112]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "addr_width"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [140, 178, 175, 202]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [140, 133, 175, 157]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mem"
	  Ports			  [3, 1]
	  Position		  [420, 83, 540, 207]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "mem"
	    Location		    [324, 266, 843, 603]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [30, 73, 60, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [35, 118, 65, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [324, 155, 375, 205]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      SourceBlock	      "xbsIndex_r3/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generati"
"on"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [215, 54, 280, 106]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2^addr_width"
	      initVector	      "init_vals"
	      write_mode	      "Read After Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      Ports		      [1, 1]
	      Position		      [80, 25, 135, 45]
	      UserDataPersistent      on
	      UserData		      "DataTag0"
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      Ports		      [1, 1]
	      Position		      [85, 70, 140, 90]
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      Ports		      [1, 1]
	      Position		      [335, 69, 390, 91]
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A"
"20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      needs_fixed_name	      "on"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_we"
	      Ports		      [1, 1]
	      Position		      [90, 115, 145, 135]
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [415, 73, 445, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sim_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_we"
	      SrcPort		      1
	      Points		      [30, 0; 0, -30]
	      DstBlock		      "Single Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      Points		      [40, 0; 0, 30]
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_addr"
	  Ports			  [1, 1]
	  Position		  [215, 89, 270, 111]
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'A5','B9','A9','C1','A3','G6','E9','A6','A"
"7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	  needs_fixed_name	  "on"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_data_in"
	  Ports			  [1, 1]
	  Position		  [215, 134, 270, 156]
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20',"
"'A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	  needs_fixed_name	  "on"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_data_out"
	  Ports			  [1, 1]
	  Position		  [690, 135, 745, 155]
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_rate"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_we"
	  Ports			  [1, 1]
	  Position		  [215, 179, 270, 201]
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'A14'}"
	  needs_fixed_name	  "on"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [800, 138, 830, 152]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "mem"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_BRAM_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_data_out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_Shared_BRAM_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_Shared_BRAM_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_Shared_BRAM_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_addr"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_data_in"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_we"
	  SrcPort		  1
	  Points		  [130, 0]
	  DstBlock		  "mem"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shared FIFO"
      Tag		      "xps:fifo"
      Ports		      [4, 2]
      Position		      [20, 617, 125, 733]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "I/O Direction:|Data Type:|Data Width:|Data Bina"
"ry Point:|Depth:"
      MaskStyleString	      "popup(From Processor|To Processor),popup(Unsign"
"ed|Signed  (2's comp)),popup(4|8|16|32|64|128|256),edit,popup(512|1024|2048|4"
"096|8192|16384|32768|65536)"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "io_dir=@1;arith_type=&2;data_width=@3;data_bin_"
"pt=@4;fifo_length=&5;"
      MaskInitialization      "fifo_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "To Processor|Unsigned|32|0|512"
      MaskTabNameString	      ",,,,"
      System {
	Name			"Shared FIFO"
	Location		[563, 328, 1227, 696]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [20, 102, 50, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [20, 152, 50, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "level"
	  Position		  [20, 202, 50, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_xps_library_Shared_FIFO_user_data_i"
"n"
	  Ports			  [1, 1]
	  Position		  [100, 52, 150, 68]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_xps_library_Shared_FIFO_user_level"
	  Ports			  [1, 1]
	  Position		  [100, 202, 150, 218]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_xps_library_Shared_FIFO_user_reset"
	  Ports			  [1, 1]
	  Position		  [100, 152, 150, 168]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_xps_library_Shared_FIFO_user_we"
	  Ports			  [1, 1]
	  Position		  [100, 102, 150, 118]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_data_in"
	  Ports			  [1, 1]
	  Position		  [175, 52, 225, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_full"
	  Ports			  [1, 1]
	  Position		  [450, 52, 550, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_level"
	  Ports			  [1, 1]
	  Position		  [175, 202, 225, 218]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_level_reached"
	  Ports			  [1, 1]
	  Position		  [450, 102, 550, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_reset"
	  Ports			  [1, 1]
	  Position		  [175, 152, 225, 168]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_FIFO_user_we"
	  Ports			  [1, 1]
	  Position		  [175, 102, 225, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "full"
	  Position		  [570, 52, 600, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "level_reached"
	  Position		  [570, 102, 600, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_xps_library_Shared_FIFO_user_data_i"
"n"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_xps_library_Shared_FIFO_user_data_i"
"n"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_FIFO_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_xps_library_Shared_FIFO_user_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_xps_library_Shared_FIFO_user_we"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_FIFO_user_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "convert_xps_library_Shared_FIFO_user_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_xps_library_Shared_FIFO_user_reset"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_FIFO_user_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "level"
	  SrcPort		  1
	  DstBlock		  "convert_xps_library_Shared_FIFO_user_level"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_xps_library_Shared_FIFO_user_level"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_FIFO_user_level"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_FIFO_user_full"
	  SrcPort		  1
	  DstBlock		  "full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_FIFO_user_level_reached"
	  SrcPort		  1
	  DstBlock		  "level_reached"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [565, 326, 705, 494]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "xaui"
      MaskDescription	      "XAUI block for sending and receiving point-to-p"
"oint, streaming data over the BEE2 and iBOB's CX4 connectors. NOTE: A new ver"
"sion of this block is in development."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\com_xaui\\com_xaui.html''])')"
      MaskPromptString	      "Demux|Port|---------------------- Show Implemen"
"tation Parameters -----------------------------------------------------------"
"------------------------|Pre-emphasis|Differential swing"
      MaskStyleString	      "popup(1|2),popup(iBOB:0|iBOB:1|BEE2_ctrl:0|BEE2"
"_ctrl:1|BEE2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,popup(0|"
"1|2|3),popup(400|500|600|700|800)"
      MaskTunableValueString  "off,off,off,off,off"
      MaskCallbackString      "||myname=gcb;\nif strcmp(get_param(myname, 'sho"
"w_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','on','"
"on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on',"
"'off','off'});\nend||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "demux=@1;port=@2;show_param=&3;pre_emph=@4;swin"
"g=@5;"
      MaskInitialization      "xaui_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|iBOB:0|off|3|800"
      MaskTabNameString	      ",,,,"
      System {
	Name			"XAUI"
	Location		[53, 101, 1065, 751]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  Position		  [20, 102, 50, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  Position		  [20, 332, 50, 348]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  Position		  [20, 382, 50, 398]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  Position		  [20, 432, 50, 448]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [530, 280, 555, 300]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [530, 380, 555, 400]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [530, 240, 555, 260]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [530, 150, 555, 170]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [530, 100, 555, 120]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [530, 50, 555, 70]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [530, 195, 555, 215]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [465, 330, 485, 350]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [465, 380, 485, 400]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [465, 430, 485, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [395, 50, 415, 70]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [395, 100, 415, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_almost_full"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_data"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_empty"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_get"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_linkdown"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_outofband"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_reset"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_rx_valid"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_tx_data"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_tx_full"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_tx_outofband"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_XAUI_tx_valid"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  Position		  [790, 52, 820, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  Position		  [790, 102, 820, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  Position		  [790, 152, 820, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  Position		  [790, 197, 820, 213]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  Position		  [790, 242, 820, 258]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  Position		  [785, 382, 815, 398]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  Position		  [790, 282, 820, 298]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "untitled_XAUI_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_XAUI_rx_almost_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_XAUI_rx_almost_full"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [20, 209, 66, 252]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "xsg core config"
      MaskDescription	      "The XSG Core Config block is used to configure "
"the System Generator design\nfor the bee_xps toolflow. Settings here are used"
" to configure the\nXilinx System Generator block parameters automatically, an"
"d control toolflow\nscript  execution. It needs to be at the top level of all"
" designs being compiled\nwith the bee_xps toolflow."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sys_xsg_core_config\\sys_xsg_core_config.html''])')"
      MaskPromptString	      "Hardware Platform|Include Linux add-on board su"
"pport|User IP Clock source|GPIO Clock Pin I/O group|GPIO Clock Pin bit index|"
"User IP Clock Rate (MHz)|Sample Period|Synthesis Tool:|Mask Parameter 10:"
      MaskStyleString	      "popup(iBOB|BEE2_ctrl|BEE2_usr|CORR),checkbox,po"
"pup(sys_clk|sys_clk2x|usr_clk|usr_clk2x|adc0_clk|adc1_clk|dac0_clk|dac1_clk),"
"popup(iBOB:gpio0|iBOB:gpio1|iBOB:gpio2|iBOB:gpio3|iBOB:sma|iBOB:zdok0|iBOB:zd"
"ok1|iBOB:mdr),edit,edit,edit,popup(Leonardo Spectrum|Synplify|Synplify Pro|XS"
"T),edit"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
      MaskCallbackString      "myname=gcb;\nif strcmp(get_param(myname,'hw_sys"
"'), 'iBOB')\n    if strmatch('usr_clk', get_param(myname,'clk_src'))\n       "
" set_param(myname, 'MaskVisibilities', {'on','on','on','on','on','on','on','o"
"n','off'});\n    else\n        set_param(myname, 'MaskVisibilities', {'on','o"
"n','on','off','off','on','on','on','off'});\n    end\nelse\n    set_param(myn"
"ame, 'MaskVisibilities', {'on','off','on','off','off','on','on','on','off'});"
"\nend||myname=gcb;\nif strcmp(get_param(myname,'hw_sys'), 'iBOB')\n    if str"
"match('usr_clk', get_param(myname,'clk_src'))\n        set_param(myname, 'Mas"
"kVisibilities', {'on','on','on','on','on','on','on','on','off'});\n    else\n"
"        set_param(myname, 'MaskVisibilities', {'on','on','on','off','off','on"
"','on','on','off'});\n    end\nelse\n    set_param(myname, 'MaskVisibilities'"
", {'on','off','on','off','off','on','on','on','off'});\nend||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,off,on,on,on,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,"
      MaskVariables	      "hw_sys=@1;ibob_linux=@2;clk_src=@3;gpio_clk_io_"
"group=@4;gpio_clk_bit_index=@5;clk_rate=@6;sample_period=@7;synthesis_tool=@8"
";mpc_type=@9;"
      MaskInitialization      "xps_xsg_conf_mask;"
      MaskDisplay	      "fprintf('MSSGE');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "iBOB|off|sys_clk|iBOB:sma|0|100|1|XST|powerpc40"
"5"
      MaskTabNameString	      ",,,,,,,,"
      System {
	Name			"XSG core config"
	Location		[224, 144, 722, 444]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [3, 17]
      Position		      [20, 334, 165, 596]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "adc"
      MaskDescription	      "The ADC block converts analog inputs to digital"
" outputs. Every clock cycle, the inputs are sampled and digitized to 8 bit bi"
"nary point numbers in the range of [-1, 1) and are then output by the adc."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sys_adc\\sys_adc.html''])')"
      MaskPromptString	      "ADC board|ADC clock rate (MHz)|ADC interleave m"
"ode|Sample period"
      MaskStyleString	      "popup(iBOB:adc0|iBOB:adc1),edit,checkbox,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "adc_brd=@1;adc_clk_rate=@2;adc_interleave=@3;sa"
"mple_period=@4;"
      MaskInitialization      "adc_mask;"
      MaskDisplay	      "\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "iBOB:adc0|800|on|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"adc"
	Location		[2, 74, 998, 706]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim_in"
	  Position		  [15, 383, 45, 397]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  Position		  [15, 973, 45, 987]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_data_valid"
	  Position		  [15, 1193, 45, 1207]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/4"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [615, 308, 645, 322]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  Ports			  [1, 1]
	  Position		  [615, 403, 645, 417]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant10"
	  Ports			  [1, 1]
	  Position		  [615, 772, 645, 788]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant11"
	  Ports			  [1, 1]
	  Position		  [615, 713, 645, 727]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant12"
	  Ports			  [1, 1]
	  Position		  [615, 753, 645, 767]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant13"
	  Ports			  [1, 1]
	  Position		  [615, 867, 645, 883]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant14"
	  Ports			  [1, 1]
	  Position		  [615, 808, 645, 822]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant15"
	  Ports			  [1, 1]
	  Position		  [615, 848, 645, 862]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant2"
	  Ports			  [1, 1]
	  Position		  [615, 347, 645, 363]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant3"
	  Ports			  [1, 1]
	  Position		  [615, 288, 645, 302]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant4"
	  Ports			  [1, 1]
	  Position		  [615, 328, 645, 342]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant5"
	  Ports			  [1, 1]
	  Position		  [615, 442, 645, 458]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant6"
	  Ports			  [1, 1]
	  Position		  [615, 383, 645, 397]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant7"
	  Ports			  [1, 1]
	  Position		  [615, 423, 645, 437]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant8"
	  Ports			  [1, 1]
	  Position		  [615, 733, 645, 747]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant9"
	  Ports			  [1, 1]
	  Position		  [615, 828, 645, 842]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare"
"\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "on"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei0"
	  Ports			  [1, 1]
	  Position		  [345, 93, 380, 127]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei1"
	  Ports			  [1, 1]
	  Position		  [345, 143, 380, 177]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei2"
	  Ports			  [1, 1]
	  Position		  [345, 193, 380, 227]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "5"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei3"
	  Ports			  [1, 1]
	  Position		  [345, 243, 380, 277]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "7"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq0"
	  Ports			  [1, 1]
	  Position		  [345, 518, 380, 552]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq1"
	  Ports			  [1, 1]
	  Position		  [345, 568, 380, 602]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq2"
	  Ports			  [1, 1]
	  Position		  [345, 618, 380, 652]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "4"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq3"
	  Ports			  [1, 1]
	  Position		  [345, 668, 380, 702]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "6"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync0"
	  Ports			  [1, 1]
	  Position		  [345, 963, 380, 997]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync1"
	  Ports			  [1, 1]
	  Position		  [345, 1013, 380, 1047]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync2"
	  Ports			  [1, 1]
	  Position		  [345, 1063, 380, 1097]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "4"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync3"
	  Ports			  [1, 1]
	  Position		  [345, 1113, 380, 1147]
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "6"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [4, 1]
	  Position		  [665, 284, 695, 366]
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  Ports			  [4, 1]
	  Position		  [665, 379, 695, 461]
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  Ports			  [4, 1]
	  Position		  [665, 709, 695, 791]
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  Ports			  [4, 1]
	  Position		  [665, 804, 695, 886]
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Boolean"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias"
	  Position		  [165, 380, 195, 400]
	  Bias			  "127.5"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv"
	  Ports			  [1, 1]
	  Position		  [955, 95, 1035, 125]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv1"
	  Ports			  [1, 1]
	  Position		  [955, 145, 1035, 175]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv1"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv2"
	  Ports			  [1, 1]
	  Position		  [955, 195, 1035, 225]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv2"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv3"
	  Ports			  [1, 1]
	  Position		  [955, 245, 1035, 275]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv3"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv4"
	  Ports			  [1, 1]
	  Position		  [955, 520, 1035, 550]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv4"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv5"
	  Ports			  [1, 1]
	  Position		  [955, 570, 1035, 600]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv5"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv6"
	  Ports			  [1, 1]
	  Position		  [955, 620, 1035, 650]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv6"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv7"
	  Ports			  [1, 1]
	  Position		  [955, 670, 1035, 700]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv7"
	    Location		    [217, 167, 692, 305]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "7"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [420, 53, 450, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi0"
	  Ports			  [1, 1]
	  Position		  [435, 97, 465, 123]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi1"
	  Ports			  [1, 1]
	  Position		  [435, 147, 465, 173]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi2"
	  Ports			  [1, 1]
	  Position		  [435, 197, 465, 223]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi3"
	  Ports			  [1, 1]
	  Position		  [435, 247, 465, 273]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq0"
	  Ports			  [1, 1]
	  Position		  [430, 522, 460, 548]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq1"
	  Ports			  [1, 1]
	  Position		  [430, 572, 460, 598]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq2"
	  Ports			  [1, 1]
	  Position		  [430, 622, 460, 648]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq3"
	  Ports			  [1, 1]
	  Position		  [430, 672, 460, 698]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync0"
	  Ports			  [1, 1]
	  Position		  [430, 967, 460, 993]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync1"
	  Ports			  [1, 1]
	  Position		  [430, 1017, 460, 1043]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync2"
	  Ports			  [1, 1]
	  Position		  [430, 1067, 460, 1093]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync3"
	  Ports			  [1, 1]
	  Position		  [430, 1117, 460, 1143]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain"
	  Position		  [95, 380, 125, 400]
	  Gain			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_data_valid"
	  Ports			  [1, 1]
	  Position		  [840, 1188, 895, 1212]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_datai0"
	  Ports			  [1, 1]
	  Position		  [840, 98, 895, 122]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_datai1"
	  Ports			  [1, 1]
	  Position		  [840, 148, 895, 172]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_datai2"
	  Ports			  [1, 1]
	  Position		  [840, 198, 895, 222]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_datai3"
	  Ports			  [1, 1]
	  Position		  [840, 248, 895, 272]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_dataq0"
	  Ports			  [1, 1]
	  Position		  [840, 523, 895, 547]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_dataq1"
	  Ports			  [1, 1]
	  Position		  [840, 573, 895, 597]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_dataq2"
	  Ports			  [1, 1]
	  Position		  [840, 623, 895, 647]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_dataq3"
	  Ports			  [1, 1]
	  Position		  [840, 673, 895, 697]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_outofrangei0"
	  Ports			  [1, 1]
	  Position		  [840, 313, 895, 337]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_outofrangei1"
	  Ports			  [1, 1]
	  Position		  [840, 408, 895, 432]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_outofrangeq0"
	  Ports			  [1, 1]
	  Position		  [840, 738, 895, 762]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_outofrangeq1"
	  Ports			  [1, 1]
	  Position		  [840, 833, 895, 857]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_sync0"
	  Ports			  [1, 1]
	  Position		  [840, 968, 895, 992]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_sync1"
	  Ports			  [1, 1]
	  Position		  [840, 1018, 895, 1042]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_sync2"
	  Ports			  [1, 1]
	  Position		  [840, 1068, 895, 1092]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_adc_user_sync3"
	  Ports			  [1, 1]
	  Position		  [840, 1118, 895, 1142]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o0"
	  Position		  [1080, 528, 1110, 542]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [1080, 103, 1110, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  Position		  [1080, 578, 1110, 592]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  Position		  [1080, 153, 1110, 167]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  Position		  [1080, 628, 1110, 642]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  Position		  [1080, 203, 1110, 217]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  Position		  [1080, 678, 1110, 692]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  Position		  [1080, 253, 1110, 267]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange0"
	  Position		  [1080, 743, 1110, 757]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange1"
	  Position		  [1080, 318, 1110, 332]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange2"
	  Position		  [1080, 838, 1110, 852]
	  Port			  "11"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange3"
	  Position		  [1080, 413, 1110, 427]
	  Port			  "12"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync0"
	  Position		  [1080, 973, 1110, 987]
	  Port			  "13"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync1"
	  Position		  [1080, 1023, 1110, 1037]
	  Port			  "14"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync2"
	  Position		  [1080, 1073, 1110, 1087]
	  Port			  "15"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync3"
	  Position		  [1080, 1123, 1110, 1137]
	  Port			  "16"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  Position		  [1080, 1193, 1110, 1207]
	  Port			  "17"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "delaysync1"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayq3"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_dataq3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant15"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant13"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq2"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_dataq2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant14"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant9"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_dataq1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      DstBlock		      "Compare\nTo Constant12"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant10"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi3"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_datai3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi2"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_datai2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant6"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi1"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_datai1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsamplei0"
	  SrcPort		  1
	  DstBlock		  "delayi0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv7"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_dataq3"
	  SrcPort		  1
	  DstBlock		  "conv7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv6"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_dataq2"
	  SrcPort		  1
	  DstBlock		  "conv6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv5"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_dataq1"
	  SrcPort		  1
	  DstBlock		  "conv5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv4"
	  SrcPort		  1
	  DstBlock		  "o0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_dataq0"
	  SrcPort		  1
	  DstBlock		  "conv4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_sync0"
	  SrcPort		  1
	  DstBlock		  "sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_outofrangei0"
	  SrcPort		  1
	  DstBlock		  "outofrange1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_datai3"
	  SrcPort		  1
	  DstBlock		  "conv3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_datai2"
	  SrcPort		  1
	  DstBlock		  "conv2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_datai1"
	  SrcPort		  1
	  DstBlock		  "conv1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq3"
	  SrcPort		  1
	  DstBlock		  "delayq3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq2"
	  SrcPort		  1
	  DstBlock		  "delayq2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq1"
	  SrcPort		  1
	  DstBlock		  "delayq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei3"
	  SrcPort		  1
	  DstBlock		  "delayi3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei2"
	  SrcPort		  1
	  DstBlock		  "delayi2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei1"
	  SrcPort		  1
	  DstBlock		  "delayi1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayi0"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_datai0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsampleq0"
	  SrcPort		  1
	  DstBlock		  "delayq0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayq0"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "untitled_adc_user_dataq0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      DstBlock		      "Compare\nTo Constant11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "untitled_adc_user_outofrangei1"
	  SrcPort		  1
	  DstBlock		  "outofrange3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant4"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_outofrangei0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant6"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant7"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant5"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_outofrangei1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_outofrangeq0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "outofrange0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_outofrangeq1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "outofrange2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant11"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant8"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant12"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant10"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_adc_user_outofrangeq0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant14"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant9"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant15"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant13"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_adc_user_outofrangeq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  Points		  [260, 0]
	  Branch {
	    DstBlock		    "Downsamplesync0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "Downsamplesync1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      Branch {
		DstBlock		"Downsamplesync2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Downsamplesync3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsamplesync0"
	  SrcPort		  1
	  DstBlock		  "delaysync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync1"
	  SrcPort		  1
	  DstBlock		  "delaysync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync0"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_sync1"
	  SrcPort		  1
	  DstBlock		  "sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "delaysync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "delaysync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync2"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync3"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_sync2"
	  SrcPort		  1
	  DstBlock		  "sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_sync3"
	  SrcPort		  1
	  DstBlock		  "sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data_valid"
	  SrcPort		  1
	  DstBlock		  "untitled_adc_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_adc_user_datai0"
	  SrcPort		  1
	  DstBlock		  "conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_in"
	  SrcPort		  1
	  DstBlock		  "gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gain"
	  SrcPort		  1
	  DstBlock		  "bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Downsamplei0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq3"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_adc"
      Tag		      "xps:corr_adc"
      Ports		      [1, 1]
      Position		      [450, 15, 555, 45]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "ADC:|Data type:|Binary point:|Input sample cloc"
"k phase:|Sample period:"
      MaskStyleString	      "popup(CORR:adc_i|CORR:adc_q),popup(Unsigned|Sig"
"ned  (2's comp)),edit,popup(0|90|180|270),edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "adc_brd=@1;arith_type=@2;data_bin_pt=@3;reg_clk"
"_phase=@4;sample_period=@5;"
      MaskInitialization      "corr_adc_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "CORR:adc_i|Signed  (2's comp)|11|0|1"
      MaskTabNameString	      ",,,,"
      System {
	Name			"corr_adc"
	Location		[20, 120, 1032, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim_din"
	  Position		  [235, 127, 265, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "xps_library_corr_adc_din"
	  Ports			  [1, 1]
	  Position		  [435, 124, 490, 146]
	  AncestorBlock		  "xbsIndex_r3/Gateway In"
	  FunctionName		  "xlgatewayin"
	  Parameters		  "arith_type, n_bits, bin_pt, quantization, o"
"verflow,  gcb, period, dbl_ovrd, locs_specified, LOCs, timing_constraint, sim"
"ulinkPeriod, designRoot, 0"
	  MaskType		  "Xilinx Gateway In"
	  MaskDescription	  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.\n\nHard"
"ware notes:  In hardware these blocks become top level input ports."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Gateway In''))'"
");"
	  MaskPromptString	  "Output Data Type|Number of Bits|Binary Poin"
"t|Quantization|Overflow|Sample Period|IOB Timing Constraint|Specify IOB Locat"
"ion Constraints|IOB Pad Locations (specify as cell array {'MSB', ..., 'LSB'})"
"|Do Not Prepend Hierarchy to Port Name|Override with Double|-----------------"
"----- Show Implementation Parameters ----------------------------------------"
"-------------------------------------------|FPGA Area [Slices, FFs, BRAMs, LU"
"Ts, IOBs, Emb. Mults, TBUFs]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)),popup(Wrap|Saturate|Flag"
" as Error),edit,popup(None|Data Rate|Data Rate;  Set 'FAST' Attribute),checkb"
"ox,edit,checkbox,checkbox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlgatewayinCallback|||||||xlgatewayinCallba"
"ck||||xlShowIPCallback||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,off,off,on,on,off,o"
"ff"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;period=@6;timing_constraint=@7;locs_specified=@8;LOCs=@9;n"
"eeds_fixed_name=@10;dbl_ovrd=@11;show_param=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,0)"
";\ntrimVbit = 1;\n[bg,fg] = xlcmap('IO',dbl_ovrd);\niPos = get_param(gcb,'Pos"
"ition');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niC"
"y=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'dbl');\nport_lab"
"el('output',1,'fpt');\n\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]"
");\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Unsigned|12|data_bin_pt|Truncate|Wrap|sampl"
"e_period|None|off|{}|off|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Outport
	  Name			  "din"
	  Position		  [705, 127, 735, 143]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "xps_library_corr_adc_din"
	  SrcPort		  1
	  DstBlock		  "din"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_din"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_adc_din"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_dac"
      Tag		      "xps:corr_dac"
      Ports		      [2, 2]
      Position		      [450, 82, 555, 158]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Data Type:|Data binary point (14-bit data):|Out"
"put sample clock phase:|Sample period:"
      MaskStyleString	      "popup(Boolean|Unsigned|Signed  (2's comp)),edit"
",popup(0|90|180|270),edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "arith_type=@1;bin_pt=@2;reg_clk_phase=@3;sample"
"_period=@4;"
      MaskInitialization      "corr_dac_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "Unsigned|12|0|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"corr_dac"
	Location		[90, 146, 1102, 794]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data"
	  Position		  [235, 127, 265, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [235, 172, 265, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data"
	  Ports			  [1, 1]
	  Position		  [360, 125, 390, 145]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_sync"
	  Ports			  [1, 1]
	  Position		  [360, 170, 390, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_dac_data"
	  Ports			  [1, 1]
	  Position		  [515, 125, 555, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_dac_sync"
	  Ports			  [1, 1]
	  Position		  [515, 170, 555, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_data"
	  Position		  [675, 127, 705, 143]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_sync"
	  Position		  [675, 172, 705, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  DstBlock		  "convert_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_dac_data"
	  SrcPort		  1
	  DstBlock		  "sim_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_dac_sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_dac_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_data"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_dac_data"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_mxfe"
      Tag		      "xps:corr_mxfe"
      Ports		      [7, 7]
      Position		      [595, 16, 700, 284]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Input sample clock phase:|Sample period:"
      MaskStyleString	      "popup(0|90|180|270),edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "reg_clk_phase=@1;sample_period=@2;"
      MaskInitialization      "corr_mxfe_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|1"
      MaskTabNameString	      ","
      System {
	Name			"corr_mxfe"
	Location		[164, 195, 1176, 843]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [235, 127, 265, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "clk"
	  Position		  [235, 172, 265, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sdio"
	  Position		  [235, 217, 265, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "le"
	  Position		  [235, 257, 265, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "clk_sel"
	  Position		  [235, 302, 265, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "fpga_clk"
	  Position		  [235, 347, 265, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sdo"
	  Position		  [235, 392, 265, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_clk"
	  Ports			  [1, 1]
	  Position		  [360, 170, 390, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_clk_sel"
	  Ports			  [1, 1]
	  Position		  [360, 300, 390, 320]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_fpga_clk"
	  Ports			  [1, 1]
	  Position		  [360, 345, 390, 365]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_le"
	  Ports			  [1, 1]
	  Position		  [360, 255, 390, 275]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  Ports			  [1, 1]
	  Position		  [360, 125, 390, 145]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_sdio"
	  Ports			  [1, 1]
	  Position		  [360, 215, 390, 235]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_clk"
	  Ports			  [1, 1]
	  Position		  [515, 170, 555, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_clk_sel"
	  Ports			  [1, 1]
	  Position		  [515, 300, 555, 320]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_fpga_clk"
	  Ports			  [1, 1]
	  Position		  [515, 345, 555, 365]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_le"
	  Ports			  [1, 1]
	  Position		  [515, 255, 555, 275]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_rst"
	  Ports			  [1, 1]
	  Position		  [515, 125, 555, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_sdio"
	  Ports			  [1, 1]
	  Position		  [515, 215, 555, 235]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_mxfe_sdo"
	  Ports			  [1, 1]
	  Position		  [360, 390, 400, 410]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_rst"
	  Position		  [675, 127, 705, 143]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_clk"
	  Position		  [675, 172, 705, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_sdio"
	  Position		  [675, 217, 705, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_le"
	  Position		  [675, 257, 705, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_clk_sel"
	  Position		  [675, 302, 705, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_fpga_clk"
	  Position		  [675, 347, 705, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sdo"
	  Position		  [675, 392, 705, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_rst"
	  SrcPort		  1
	  DstBlock		  "sim_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_mxfe_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_mxfe_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sdio"
	  SrcPort		  1
	  DstBlock		  "convert_sdio"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_sdio"
	  SrcPort		  1
	  DstBlock		  "sim_sdio"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_sdio"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_mxfe_sdio"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "le"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_le"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_le"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_mxfe_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "clk_sel"
	  SrcPort		  1
	  DstBlock		  "convert_clk_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_clk_sel"
	  SrcPort		  1
	  DstBlock		  "sim_clk_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_clk_sel"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_mxfe_clk_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fpga_clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_fpga_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_fpga_clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_fpga_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_fpga_clk"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_mxfe_fpga_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sdo"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_mxfe_sdo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_mxfe_sdo"
	  SrcPort		  1
	  DstBlock		  "sdo"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_rf"
      Tag		      "xps:corr_rf"
      Ports		      [7, 7]
      Position		      [765, 16, 870, 284]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "TX power data type:|TX power binary point (3-bi"
"t data):|Sample period:"
      MaskStyleString	      "popup(Boolean|Unsigned|Signed  (2's comp)),edit"
",edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "arith_type=@1;bin_pt=@2;sample_period=@3;"
      MaskInitialization      "corr_rf_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "Unsigned|0|1"
      MaskTabNameString	      ",,"
      System {
	Name			"corr_rf"
	Location		[20, 120, 1032, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pll_clk"
	  Position		  [235, 127, 265, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pll_data"
	  Position		  [235, 172, 265, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pll_le"
	  Position		  [235, 217, 265, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_power"
	  Position		  [235, 257, 265, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "lna_gain"
	  Position		  [235, 302, 265, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ant_sel"
	  Position		  [235, 347, 265, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_on"
	  Position		  [235, 392, 265, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_ant_sel"
	  Ports			  [1, 1]
	  Position		  [360, 345, 390, 365]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_lna_gain"
	  Ports			  [1, 1]
	  Position		  [360, 300, 390, 320]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pll_clk"
	  Ports			  [1, 1]
	  Position		  [360, 125, 390, 145]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pll_data"
	  Ports			  [1, 1]
	  Position		  [360, 170, 390, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pll_le"
	  Ports			  [1, 1]
	  Position		  [360, 215, 390, 235]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_on"
	  Ports			  [1, 1]
	  Position		  [360, 390, 390, 410]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_power"
	  Ports			  [1, 1]
	  Position		  [360, 255, 390, 275]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_ant_sel"
	  Ports			  [1, 1]
	  Position		  [515, 345, 555, 365]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_lna_gain"
	  Ports			  [1, 1]
	  Position		  [515, 300, 555, 320]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_pll_clk"
	  Ports			  [1, 1]
	  Position		  [515, 125, 555, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_pll_data"
	  Ports			  [1, 1]
	  Position		  [515, 170, 555, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_pll_le"
	  Ports			  [1, 1]
	  Position		  [515, 215, 555, 235]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_tx_on"
	  Ports			  [1, 1]
	  Position		  [515, 390, 555, 410]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_corr_rf_tx_power"
	  Ports			  [1, 1]
	  Position		  [515, 255, 555, 275]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pll_clk"
	  Position		  [675, 127, 705, 143]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pll_data"
	  Position		  [675, 172, 705, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pll_le"
	  Position		  [675, 217, 705, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_tx_power"
	  Position		  [675, 257, 705, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_lna_gain"
	  Position		  [675, 302, 705, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_ant_sel"
	  Position		  [675, 347, 705, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_tx_on"
	  Position		  [675, 392, 705, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "convert_tx_on"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_rf_tx_on"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_tx_on"
	  SrcPort		  1
	  DstBlock		  "sim_tx_on"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_on"
	  SrcPort		  1
	  DstBlock		  "convert_tx_on"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_ant_sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_rf_ant_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_ant_sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_ant_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ant_sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_ant_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_lna_gain"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_rf_lna_gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_lna_gain"
	  SrcPort		  1
	  DstBlock		  "sim_lna_gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "lna_gain"
	  SrcPort		  1
	  DstBlock		  "convert_lna_gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_power"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_rf_tx_power"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_tx_power"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_tx_power"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_power"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_power"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pll_le"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_rf_pll_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_pll_le"
	  SrcPort		  1
	  DstBlock		  "sim_pll_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pll_le"
	  SrcPort		  1
	  DstBlock		  "convert_pll_le"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pll_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_corr_rf_pll_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_pll_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_pll_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pll_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_pll_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pll_clk"
	  SrcPort		  1
	  DstBlock		  "xps_library_corr_rf_pll_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_corr_rf_pll_clk"
	  SrcPort		  1
	  DstBlock		  "sim_pll_clk"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pll_clk"
	  SrcPort		  1
	  DstBlock		  "convert_pll_clk"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dac"
      Tag		      "xps:dac"
      Ports		      [4, 1]
      Position		      [205, 400, 335, 535]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "dac"
      MaskDescription	      "Interface to SiBeam single Atmel TS86101G2B DAC"
" board. The DAC block converts 4 digital inputs to 1 analog output. The dac r"
"uns at 4x FPGA clock frequency, outputting analog converted samples 0 through"
" 3 each FPGA clock cycle."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sys_dac\\sys_dac.html''])')"
      MaskPromptString	      "DAC board|DAC clock rate (MHz)|Sample period|--"
"-------------------- Show Implementation Parameters -------------------------"
"----------------------------------------------------------|Invert output cloc"
"k phase"
      MaskStyleString	      "popup(iBOB:dac0|iBOB:dac1),edit,edit,checkbox,c"
"heckbox"
      MaskTunableValueString  "off,off,off,off,off"
      MaskCallbackString      "|||myname=gcb;\nif strcmp(get_param(myname, 'sh"
"ow_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','on',"
"'on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on'"
",'on','off'});\nend|"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "dac_brd=@1;dac_clk_rate=@2;sample_period=@3;sho"
"w_param=&4;invert_clock=&5;"
      MaskInitialization      "dac_mask;"
      MaskDisplay	      "\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "iBOB:dac0|800|1|off|off"
      MaskTabNameString	      ",,,,"
      System {
	Name			"dac"
	Location		[132, 127, 1257, 896]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data0"
	  Position		  [140, 248, 170, 262]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data1"
	  Position		  [140, 308, 170, 322]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data2"
	  Position		  [140, 368, 170, 382]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data3"
	  Position		  [140, 428, 170, 442]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [675, 475, 705, 505]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter\nFree-Running"
	  Ports			  [0, 1]
	  Position		  [610, 180, 640, 210]
	  SourceBlock		  "simulink/Sources/Counter\nFree-Running"
	  SourceType		  "Counter Free-Running"
	  ShowPortLabels	  "on"
	  NumBits		  "2"
	  tsamp			  "1/4"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [685, 240, 715, 270]
	  Gain			  "1/256"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  Position		  [685, 300, 715, 330]
	  Gain			  "1/256"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  Position		  [685, 360, 715, 390]
	  Gain			  "1/256"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain3"
	  Position		  [685, 420, 715, 450]
	  Gain			  "1/256"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Multiport\nSwitch"
	  Ports			  [5, 1]
	  Position		  [830, 167, 860, 463]
	  zeroidx		  on
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [770, 245, 790, 265]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  Ports			  [2, 1]
	  Position		  [760, 305, 780, 325]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  Ports			  [2, 1]
	  Position		  [750, 365, 770, 385]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  Ports			  [2, 1]
	  Position		  [740, 425, 760, 445]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_a"
	  Ports			  [1, 1]
	  Position		  [290, 240, 370, 270]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv_a"
	    Location		    [318, 218, 940, 500]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [35, 83, 65, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [410, 77, 460, 128]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [320, 73, 370, 107]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [125, 74, 165, 106]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [245, 76, 290, 104]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [245, 131, 290, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [550, 98, 580, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_b"
	  Ports			  [1, 1]
	  Position		  [290, 300, 370, 330]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv_b"
	    Location		    [318, 218, 940, 500]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [35, 83, 65, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [410, 77, 460, 128]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [320, 73, 370, 107]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [125, 74, 165, 106]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [245, 76, 290, 104]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [245, 131, 290, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [550, 98, 580, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_c"
	  Ports			  [1, 1]
	  Position		  [290, 360, 370, 390]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv_c"
	    Location		    [318, 218, 940, 500]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [35, 83, 65, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [410, 77, 460, 128]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [320, 73, 370, 107]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [125, 74, 165, 106]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [245, 76, 290, 104]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [245, 131, 290, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [550, 98, 580, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv_d"
	  Ports			  [1, 1]
	  Position		  [290, 420, 370, 450]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "conv_d"
	    Location		    [318, 218, 940, 500]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [35, 83, 65, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [410, 77, 460, 128]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [320, 73, 370, 107]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [125, 74, 165, 106]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [245, 76, 290, 104]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [245, 131, 290, 159]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [550, 98, 580, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_user_data_a"
	  Ports			  [1, 1]
	  Position		  [450, 243, 495, 267]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_user_data_b"
	  Ports			  [1, 1]
	  Position		  [450, 303, 495, 327]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_user_data_c"
	  Ports			  [1, 1]
	  Position		  [450, 363, 495, 387]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_user_data_d"
	  Ports			  [1, 1]
	  Position		  [450, 423, 495, 447]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_dac_user_data_a"
	  Ports			  [1, 1]
	  Position		  [590, 244, 645, 266]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_dac_user_data_b"
	  Ports			  [1, 1]
	  Position		  [590, 304, 645, 326]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_dac_user_data_c"
	  Ports			  [1, 1]
	  Position		  [590, 364, 645, 386]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_dac_user_data_d"
	  Ports			  [1, 1]
	  Position		  [590, 424, 645, 446]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  Position		  [980, 308, 1010, 322]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "convert_user_data_a"
	  SrcPort		  1
	  DstBlock		  "untitled_dac_user_data_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_user_data_b"
	  SrcPort		  1
	  DstBlock		  "untitled_dac_user_data_b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_user_data_c"
	  SrcPort		  1
	  DstBlock		  "untitled_dac_user_data_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_user_data_d"
	  SrcPort		  1
	  DstBlock		  "untitled_dac_user_data_d"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data0"
	  SrcPort		  1
	  DstBlock		  "conv_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data1"
	  SrcPort		  1
	  DstBlock		  "conv_b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data2"
	  SrcPort		  1
	  DstBlock		  "conv_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data3"
	  SrcPort		  1
	  DstBlock		  "conv_d"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_dac_user_data_a"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_dac_user_data_b"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_dac_user_data_c"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_dac_user_data_d"
	  SrcPort		  1
	  DstBlock		  "Gain3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter\nFree-Running"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSwitch"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_a"
	  SrcPort		  1
	  DstBlock		  "convert_user_data_a"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_b"
	  SrcPort		  1
	  DstBlock		  "convert_user_data_b"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_c"
	  SrcPort		  1
	  DstBlock		  "convert_user_data_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_d"
	  SrcPort		  1
	  DstBlock		  "convert_user_data_d"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain3"
	  SrcPort		  1
	  DstBlock		  "Sum3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Sum3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Sum1"
		DstPort			2
	      }
	      Branch {
		Points			[10, 0]
		DstBlock		"Sum"
		DstPort			2
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dram"
      Tag		      "xps:dram"
      Ports		      [8, 4]
      Position		      [755, 329, 895, 581]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "dram"
      MaskDescription	      "Interface to 1GB DDR2 DIMMs on BEE2.\n\nTo simu"
"late using ModelSim, place a ModelSim block named 'ModelSim' (case-sensitive)"
" in the top level of the design.\n\nCommands that are clocked-in are executed"
" with an unknown delay, however, execution order is maintained."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sys_dram\\sys_dram.html''])')"
      MaskPromptString	      "DIMM|Data Type|Data binary point|Datapath clock"
" rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank management"
"|Use wide data bus (288 bits)|Use half-burst"
      MaskStyleString	      "popup(1|2|3|4),popup(Boolean|Unsigned|Signed  ("
"2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||myname=gcb;\nif strcmp(get_param(myname,"
" 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on','on','"
"on','on','on','on','on','on'});\nelse\n    set_param(myname, 'half_burst', 'o"
"ff');\n    set_param(myname, 'MaskEnables', {'on','on','on','on','on','on','o"
"n','on','off'});\nend|"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,"
      MaskVariables	      "dimm=@1;arith_type=@2;bin_pt=@3;ip_clock=@4;sam"
"ple_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;"
      MaskInitialization      "dram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|Unsigned|0|200|1|on|off|off|off"
      MaskTabNameString	      ",,,,,,,,"
      System {
	Name			"dram"
	Location		[96, 97, 1233, 910]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [40, 62, 70, 78]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "address"
	  Position		  [40, 107, 70, 123]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [40, 152, 70, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "wr_be"
	  Position		  [40, 197, 70, 213]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "RWn"
	  Position		  [40, 242, 70, 258]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "cmd_tag"
	  Position		  [40, 287, 70, 303]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "cmd_valid"
	  Position		  [40, 332, 70, 348]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rd_ack"
	  Position		  [40, 377, 70, 393]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [540, 60, 570, 90]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer"
	  Ports			  [2, 1]
	  Position		  [875, 67, 920, 103]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer"
	  sim_sel		  "2"
	  hw_sel		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer1"
	  Ports			  [2, 1]
	  Position		  [875, 157, 920, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer"
	  sim_sel		  "2"
	  hw_sel		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer2"
	  Ports			  [2, 1]
	  Position		  [875, 247, 920, 283]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer"
	  sim_sel		  "2"
	  hw_sel		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer3"
	  Ports			  [2, 1]
	  Position		  [875, 337, 920, 373]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer"
	  sim_sel		  "2"
	  hw_sel		  "1"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [450, 60, 470, 80]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [450, 105, 470, 125]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [450, 150, 470, 170]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [450, 195, 470, 215]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [450, 240, 470, 260]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [450, 285, 470, 305]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [450, 330, 470, 350]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [450, 375, 470, 395]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Cmd_Ack"
	  Ports			  [1, 1]
	  Position		  [670, 64, 725, 86]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Cmd_Address"
	  Ports			  [1, 1]
	  Position		  [335, 105, 375, 125]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Cmd_RNW"
	  Ports			  [1, 1]
	  Position		  [335, 240, 375, 260]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Cmd_Tag"
	  Ports			  [1, 1]
	  Position		  [335, 285, 375, 305]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Cmd_Valid"
	  Ports			  [1, 1]
	  Position		  [335, 330, 375, 350]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Rd_Ack"
	  Ports			  [1, 1]
	  Position		  [335, 375, 375, 395]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Rd_Dout"
	  Ports			  [1, 1]
	  Position		  [670, 154, 725, 176]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "144"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Rd_Tag"
	  Ports			  [1, 1]
	  Position		  [670, 244, 725, 266]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Rd_Valid"
	  Ports			  [1, 1]
	  Position		  [670, 334, 725, 356]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Rst"
	  Ports			  [1, 1]
	  Position		  [335, 60, 375, 80]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Wr_BE"
	  Ports			  [1, 1]
	  Position		  [335, 195, 375, 215]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bee2dramtest_dram_Mem_Wr_Din"
	  Ports			  [1, 1]
	  Position		  [335, 150, 375, 170]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_address"
	  Ports			  [1, 1]
	  Position		  [120, 105, 155, 125]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_cmd_tag"
	  Ports			  [1, 1]
	  Position		  [120, 285, 155, 305]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_cmd_valid"
	  Ports			  [1, 1]
	  Position		  [120, 330, 155, 350]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data_in"
	  Ports			  [1, 1]
	  Position		  [120, 150, 155, 170]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "144"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rd_ack"
	  Ports			  [1, 1]
	  Position		  [120, 375, 155, 395]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  Ports			  [1, 1]
	  Position		  [120, 60, 155, 80]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rwn"
	  Ports			  [1, 1]
	  Position		  [120, 240, 155, 260]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_wr_be"
	  Ports			  [1, 1]
	  Position		  [120, 195, 155, 215]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_data_in"
	  Ports			  [1, 1]
	  Position		  [200, 150, 235, 170]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_rd_dout"
	  Ports			  [1, 1]
	  Position		  [980, 165, 1015, 185]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sim_wrapper"
	  Ports			  [8, 4]
	  Position		  [505, 435, 670, 790]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "sim_wrapper"
	    Location		    [232, 201, 1115, 788]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [140, 193, 170, 207]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "address"
	      Position		      [140, 233, 170, 247]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [140, 273, 170, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wr_be"
	      Position		      [140, 313, 170, 327]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RWn"
	      Position		      [140, 353, 170, 367]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_tag"
	      Position		      [140, 393, 170, 407]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [140, 433, 170, 447]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_ack"
	      Position		      [140, 473, 170, 487]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [29, 15, 80, 65]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      SourceBlock	      "xbsIndex_r3/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generati"
"on"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ModelSim"
	      Ports		      []
	      Position		      [107, 16, 172, 64]
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/ModelSim"
	      SourceType	      "ModelSim HDL Co-Simulation Interface"
	      dir		      "./modelsim"
	      waveform		      "on"
	      leave_open	      "on"
	      skip_compile	      "off"
	      custom_scripts	      "off"
	      post_vsim_script	      "dram_sim.do"
	      startup_timeout	      "600"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [600, 415, 620, 435]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [600, 470, 620, 490]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_sim"
	      Ports		      [8, 6]
	      Position		      [380, 180, 535, 500]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "dram_sim"
	      sim_method	      "Use HDL Co-Simulation"
	      engine_block	      "../../ModelSim"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cmd_ack"
	      Position		      [725, 198, 755, 212]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [725, 253, 755, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rd_tag"
	      Position		      [725, 308, 755, 322]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rd_valid"
	      Position		      [725, 363, 755, 377]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      1
	      DstBlock		      "cmd_ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      2
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      3
	      DstBlock		      "rd_tag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      4
	      DstBlock		      "rd_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      5
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_sim"
	      SrcPort		      6
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "address"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "wr_be"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "RWn"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "cmd_tag"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "rd_ack"
	      SrcPort		      1
	      DstBlock		      "dram_sim"
	      DstPort		      8
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cmd_ack"
	  Position		  [1050, 78, 1080, 92]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [1050, 168, 1080, 182]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rd_tag"
	  Position		  [1050, 258, 1080, 272]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rd_valid"
	  Position		  [1050, 348, 1080, 362]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "force_rd_dout"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_data_in"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Wr_Din"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "convert_rd_ack"
	  SrcPort		  1
	  Points		  [115, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Rd_Ack"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    8
	  }
	}
	Line {
	  SrcBlock		  "convert_cmd_valid"
	  SrcPort		  1
	  Points		  [120, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Cmd_Valid"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "convert_cmd_tag"
	  SrcPort		  1
	  Points		  [125, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Cmd_Tag"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "convert_rwn"
	  SrcPort		  1
	  Points		  [130, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Cmd_RNW"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "convert_wr_be"
	  SrcPort		  1
	  Points		  [135, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Wr_BE"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "convert_data_in"
	  SrcPort		  1
	  DstBlock		  "force_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_address"
	  SrcPort		  1
	  Points		  [145, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Cmd_Address"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  Points		  [150, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Rst"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 385]
	    DstBlock		    "sim_wrapper"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rd_ack"
	  SrcPort		  1
	  DstBlock		  "convert_rd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmd_valid"
	  SrcPort		  1
	  DstBlock		  "convert_cmd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmd_tag"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_cmd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RWn"
	  SrcPort		  1
	  DstBlock		  "convert_rwn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "address"
	  SrcPort		  1
	  DstBlock		  "convert_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "wr_be"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_wr_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Rst"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Cmd_Address"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Wr_Din"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Wr_BE"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Cmd_RNW"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Cmd_Tag"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Cmd_Valid"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Rd_Ack"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "bee2dramtest_dram_Mem_Cmd_Ack"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      DstBlock		      "bee2dramtest_dram_Mem_Rd_Dout"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 90]
	      Branch {
		DstBlock		"bee2dramtest_dram_Mem_Rd_Tag"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"bee2dramtest_dram_Mem_Rd_Valid"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Cmd_Ack"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer"
	  SrcPort		  1
	  DstBlock		  "cmd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Rd_Dout"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer1"
	  SrcPort		  1
	  DstBlock		  "force_rd_dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer2"
	  SrcPort		  1
	  DstBlock		  "rd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer3"
	  SrcPort		  1
	  DstBlock		  "rd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Rd_Tag"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bee2dramtest_dram_Mem_Rd_Valid"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_wrapper"
	  SrcPort		  1
	  Points		  [165, 0; 0, -385]
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_wrapper"
	  SrcPort		  2
	  Points		  [170, 0; 0, -385]
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_wrapper"
	  SrcPort		  3
	  Points		  [175, 0; 0, -385]
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_wrapper"
	  SrcPort		  4
	  Points		  [180, 0; 0, -385]
	  DstBlock		  "Simulation Multiplexer3"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "framebuffer"
      Tag		      "xps:framebuffer"
      Ports		      [9, 1]
      Position		      [935, 381, 995, 569]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "framebuffer"
      MaskDescription	      "Interface to Framebuffer.\n"
      MaskPromptString	      "DIMM|Sample period"
      MaskStyleString	      "popup(2|3|4),edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "dimm=@1;sample_period=@2;"
      MaskInitialization      "framebuffer_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|1"
      MaskTabNameString	      ","
      System {
	Name			"framebuffer"
	Location		[53, 159, 1190, 972]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "R"
	  Position		  [40, 62, 70, 78]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "G"
	  Position		  [40, 102, 70, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  Position		  [40, 142, 70, 158]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  Position		  [40, 182, 70, 198]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  Position		  [40, 222, 70, 238]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "frame"
	  Position		  [40, 262, 70, 278]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  Position		  [40, 302, 70, 318]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "blank"
	  Position		  [40, 342, 70, 358]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "display_frame"
	  Position		  [40, 382, 70, 398]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [540, 60, 570, 90]
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [450, 60, 470, 80]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [450, 100, 470, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [450, 140, 470, 160]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [450, 180, 470, 200]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [450, 220, 470, 240]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [450, 260, 470, 280]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [450, 300, 470, 320]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [450, 340, 470, 360]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  Position		  [450, 380, 470, 400]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_B"
	  Ports			  [1, 1]
	  Position		  [155, 140, 190, 160]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_G"
	  Ports			  [1, 1]
	  Position		  [155, 100, 190, 120]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_R"
	  Ports			  [1, 1]
	  Position		  [155, 60, 190, 80]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_X"
	  Ports			  [1, 1]
	  Position		  [155, 180, 190, 200]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "11"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_Y"
	  Ports			  [1, 1]
	  Position		  [155, 220, 190, 240]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_blank"
	  Ports			  [1, 1]
	  Position		  [155, 340, 190, 360]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_display_frame"
	  Ports			  [1, 1]
	  Position		  [155, 380, 190, 400]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_frame"
	  Ports			  [1, 1]
	  Position		  [155, 260, 190, 280]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_valid"
	  Ports			  [1, 1]
	  Position		  [155, 300, 190, 320]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_B"
	  Ports			  [1, 1]
	  Position		  [335, 140, 375, 160]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_G"
	  Ports			  [1, 1]
	  Position		  [335, 100, 375, 120]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_R"
	  Ports			  [1, 1]
	  Position		  [335, 60, 375, 80]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_X"
	  Ports			  [1, 1]
	  Position		  [335, 180, 375, 200]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_Y"
	  Ports			  [1, 1]
	  Position		  [335, 220, 375, 240]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_ack"
	  Ports			  [1, 1]
	  Position		  [670, 64, 725, 86]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_blank"
	  Ports			  [1, 1]
	  Position		  [335, 340, 375, 360]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_display_frame"
	  Ports			  [1, 1]
	  Position		  [335, 380, 375, 400]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_frame"
	  Ports			  [1, 1]
	  Position		  [335, 260, 375, 280]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_framebuffer_valid"
	  Ports			  [1, 1]
	  Position		  [335, 300, 375, 320]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack"
	  Position		  [910, 68, 940, 82]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_ack"
	  SrcPort		  1
	  DstBlock		  "ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "xps_library_framebuffer_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_R"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R"
	  SrcPort		  1
	  DstBlock		  "convert_R"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_R"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_R"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_G"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "G"
	  SrcPort		  1
	  DstBlock		  "convert_G"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_G"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_G"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_B"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  DstBlock		  "convert_B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_B"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_X"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  DstBlock		  "convert_X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_X"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_Y"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  DstBlock		  "convert_Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_Y"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_frame"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "frame"
	  SrcPort		  1
	  DstBlock		  "convert_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "convert_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_blank"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "blank"
	  SrcPort		  1
	  DstBlock		  "convert_blank"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_blank"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_blank"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_framebuffer_display_frame"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "display_frame"
	  SrcPort		  1
	  DstBlock		  "convert_display_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_display_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_framebuffer_display_frame"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "gpio"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [205, 205, 305, 235]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "gpio"
      MaskDescription	      "GPIO interfaces for BEE2, iBOB, and CORR boards"
"."
      MaskPromptString	      "I/O group|I/O direction|Data Type|Data bitwidth"
"|Data binary point|GPIO bit index|Sample period|Use as single-ended|Use DDR|P"
"ack register in the pad|Register clock phase|Termination method"
      MaskStyleString	      "popup(iBOB:led|iBOB:dipsw|iBOB:gpio0|iBOB:gpio1"
"|iBOB:gpio2|iBOB:gpio3|iBOB:zdok0|iBOB:zdok1|iBOB:mdr|iBOB:sma|BEE2_ctrl:led|"
"BEE2_ctrl:downlink1|BEE2_ctrl:downlink2|BEE2_ctrl:downlink3|BEE2_ctrl:downlin"
"k4|BEE2_usr:led|BEE2_usr:gpio|BEE2_usr:bus_ctrl|BEE2_usr:bus_data|BEE2_usr:up"
"link|BEE2_usr:leftlink|BEE2_usr:rightlink|CORR:four_buttons|CORR:six_buttons|"
"CORR:led|CORR:jumper_driver|CORR:jumper_receiver),popup(in|out),popup(Boolean"
"|Unsigned|Signed  (2's comp)),edit,edit,edit,edit,checkbox,checkbox,checkbox,"
"popup(0|90|180|270),popup(None|Pullup|Pulldown)"
      MaskTunableValueString  "off,off,off,off,off,off,off,on,off,off,off,off"
      MaskCallbackString      "if ~isempty(find(strcmp(get_param(gcb, 'io_grou"
"p'), {'iBOB:zdok0' 'iBOB:zdok1' 'iBOB:mdr'})))\n    set_param(gcb, 'MaskVisib"
"ilities', {'on','on','on','on','on','on','on','on','on','on','on','on'});\nel"
"se\n    set_param(gcb, 'MaskVisibilities', {'on','on','on','on','on','on','on"
"','off','on','on','on','on'});\nend|||||||if ~isempty(find(strcmp(get_param(g"
"cb,'io_group'),{'iBOB:zdok0','iBOB:zdok1','iBOB:mdr'}))) & strcmp(get_param(g"
"cb,'use_single_ended'),'on')\n    warndlg('The selected I/O group is routed a"
"s a differential pair on the board. Using these I/Os in single-ended mode may"
" degrade signal integrity performance.')\nend|if strcmp(get_param(gcb,'use_dd"
"r'),'on')\n    set_param(gcb,'reg_iob','on');\nend|||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,off,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "io_group=@1;io_dir=@2;arith_type=@3;bitwidth=@4"
";bin_pt=@5;bit_index=@6;sample_period=@7;use_single_ended=@8;use_ddr=@9;reg_i"
"ob=@10;reg_clk_phase=@11;termination=@12;"
      MaskInitialization      "gpio_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "iBOB:led|out|Boolean|1|0|0|1|off|off|on|0|None"
      MaskTabNameString	      ",,,,,,,,,,,"
      System {
	Name			"gpio"
	Location		[460, 146, 919, 417]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "gpio_out"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert"
	  Ports			  [1, 1]
	  Position		  [80, 50, 110, 70]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_gpio_gateway"
	  Ports			  [1, 1]
	  Position		  [150, 50, 190, 70]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  Position		  [350, 52, 380, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "gpio_out"
	  SrcPort		  1
	  DstBlock		  "convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_gpio_gateway"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_gpio_gateway"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "hwscope"
      Ports		      [3, 1]
      Position		      [385, 624, 495, 706]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Scope depth:|Trigger delay (simulation only):"
      MaskStyleString	      "popup(512|1024|2048|4096|8192|16384|32768|65536"
"),edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "scope_depth=&1;sim_trig_delay=@2;"
      MaskInitialization      "cursys = gcb;\nset_param([cursys,'/scopefifo'],"
" 'fifo_length', scope_depth);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2048|8"
      MaskTabNameString	      ","
      System {
	Name			"hwscope"
	Location		[81, 133, 1228, 911]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [590, 258, 620, 272]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "trigger"
	  Position		  [220, 93, 250, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_ctrl"
	  Position		  [20, 53, 50, 67]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [435, 271, 470, 289]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [660, 480, 705, 510]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "str2num(scope_depth)-3"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "log2(str2num(scope_depth))"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [625, 342, 690, 368]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "str2num(scope_depth)-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "log2(str2num(scope_depth))"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [425, 61, 460, 79]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [115, 190, 150, 220]
	  Value			  "sim_trig_delay"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [820, 378, 855, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [670, 57, 725, 93]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [655, 412, 705, 463]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "log2(str2num(scope_depth))"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [260, 15, 285, 35]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [645, 254, 675, 276]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [260, 51, 285, 69]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [230, 129, 265, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [315, 79, 355, 121]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Monitor"
	  Ports			  [3]
	  Position		  [715, 204, 755, 236]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "Monitor"
	    Location		    [316, 214, 531, 346]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 33, 55, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 58, 55, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [25, 83, 55, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [80, 29, 135, 51]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [80, 54, 135, 76]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [80, 79, 135, 101]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [3]
	      Position		      [160, 25, 190, 105]
	      Location		      [1, 45, 1393, 988]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5~-5"
	      YMax		      "5~5~5"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "10000"
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [575, 148, 625, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [500, 272, 550, 318]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [490, 62, 535, 108]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [1, 1]
	  Position		  [425, 170, 460, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [3, 1]
	  Position		  [890, 378, 935, 422]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  Ports			  [1, 1]
	  Position		  [320, 190, 355, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "off"
	  en			  "off"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [490, 173, 535, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [755, 443, 800, 487]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [3, 1]
	  Position		  [765, 158, 810, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [670, 536, 705, 554]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [845, 330, 865, 350]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [845, 270, 865, 290]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "scopectrl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [75, 45, 175, 75]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "xps_library_hwscope_scopectrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scopedone"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [965, 385, 1065, 415]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "xps_library_hwscope_scopedone_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scopefifo"
	  Tag			  "xps:fifo"
	  Ports			  [4, 2]
	  Position		  [715, 252, 820, 368]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared FIFO"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  fifo_length		  "2048"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_enable"
	  Ports			  [1, 1]
	  Position		  [210, 52, 245, 68]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_reset"
	  Ports			  [1, 1]
	  Position		  [210, 17, 245, 33]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "trigdly"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [185, 190, 285, 220]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "xps_library_hwscope_trigdly_user_data_out"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_done"
	  Position		  [1090, 393, 1120, 407]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "trigdly"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scopefifo"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scopefifo"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "scopefifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "trigdly"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [125, 0; 0, 0]
	    Branch {
	      DstBlock		      "scopefifo"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -75]
	      DstBlock		      "Monitor"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Counter1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Relational2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Relational2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [10, 0; 0, 100]
	  DstBlock		  "Relational2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_ctrl"
	  SrcPort		  1
	  DstBlock		  "scopectrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scopectrl"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "slice_enable"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "slice_reset"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slice_enable"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "scopefifo"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Monitor"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice_reset"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "scopedone"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "scopedone"
	  SrcPort		  1
	  DstBlock		  "sim_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trigger"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  Points		  [15, 0; 0, -55]
	  Branch {
	    Points		    [0, -70; -425, 0; 0, 35]
	    DstBlock		    "Register2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-440, 0; 0, 190]
	    DstBlock		    "Register1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 15]
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -20]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [60, 0; 0, -50]
	  DstBlock		  "Register4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [-580, 0; 0, -250]
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -155]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [25, 0; 0, -25]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "Relational"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    Points		    [250, 0; 0, 40]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 300]
	    Branch {
	      Points		      [0, 75]
	      Branch {
		DstBlock		"Register4"
		DstPort			2
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Counter1"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [320, 0]
	      Branch {
		Points			[0, -95]
		DstBlock		"Monitor"
		DstPort			3
	      }
	      Branch {
		DstBlock		"scopefifo"
		DstPort			3
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [389, 209, 436, 252]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "ibobethlite"
      MaskDescription	      "Attaches SRAM0 to the PLB bus and adds LWIP sup"
"port."
      MaskDisplay	      "fprintf('IBOB\\nLWIP');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"ibob_lwip"
	Location		[343, 217, 880, 557]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [55, 203, 70, 217]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [440, 205, 450, 215]
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ethlite"
	  Tag			  "xps:ethlite"
	  Ports			  []
	  Position		  [150, 39, 196, 82]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "ethlite"
	  MaskDescription	  "Instantiates an opb_ethernetlite core into "
"the design."
	  MaskDisplay		  "fprintf('ETHLITE');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ethlite"
	    Location		    [224, 144, 722, 444]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lwip"
	  Tag			  "xps:lwip"
	  Ports			  []
	  Position		  [255, 39, 301, 82]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "lwip"
	  MaskDescription	  "Attaches SRAM0 to the PLB bus and adds LWIP"
" support."
	  MaskDisplay		  "fprintf('LWIP');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "lwip"
	    Location		    [343, 217, 880, 557]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "macbits"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [320, 195, 420, 225]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "xps_library_lweth_macbits_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "machdr"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [90, 195, 190, 225]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  "on"
	  io_group		  "iBOB:gpio2"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "20"
	  bin_pt		  "0"
	  bit_index		  "[0:19]"
	  sample_period		  "1"
	  use_ddr		  "off"
	  reg_iob		  "off"
	  reg_clk_phase		  "0"
	  termination		  "Pullup"
	}
	Line {
	  SrcBlock		  "machdr"
	  SrcPort		  1
	  DstBlock		  "macbits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "macbits"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "machdr"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pcore"
      Tag		      "xps:pcore"
      Ports		      []
      Position		      [20, 274, 66, 317]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pcore"
      MaskDescription	      "Allows insertion of custom EDK pcores not distr"
"ibuted with base systems."
      MaskPromptString	      "Custom pcores path"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pcore_path=&1;"
      MaskDisplay	      "fprintf('PCORE');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "customlib/pcores"
      System {
	Name			"pcore"
	Location		[224, 144, 722, 444]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "probe"
      Tag		      "xps:probe"
      Ports		      [1]
      Position		      [120, 211, 155, 239]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Chipscope ILA number|Match Unit Type|Match coun"
"ter width|Probe capture depth|Data type|Data bit width|Data binary point"
      MaskStyleString	      "popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14),popup"
"(basic|basic with edges|extended|extended with edges|range|range with edges),"
"popup(0|8|16|24|32),popup(512|1024|2048|4096|8192|16384),popup(Boolean|Unsign"
"ed|Signed  (2's comp)),edit,edit"
      MaskTunableValueString  "off,off,off,on,off,off,off"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "ila_number=@1;match_type=@2;match_counter_width"
"=@3;capture_depth=@4;arith_type=@5;bitwidth=@6;bin_pt=@7;"
      MaskInitialization      "probe_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|basic|8|512|Boolean|1|0"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"probe"
	Location		[525, 348, 1074, 529]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "probe"
	  Position		  [45, 52, 75, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [110, 45, 155, 75]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [315, 50, 335, 70]
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_probe_TRIG0"
	  Ports			  [1, 1]
	  Position		  [230, 50, 270, 70]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Line {
	  SrcBlock		  "xps_library_probe_TRIG0"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_probe_TRIG0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "probe"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "quadc"
      Tag		      "xps:quadc"
      Ports		      [6, 6]
      Position		      [935, 16, 1025, 194]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "CASPER QuADC Interface Block"
      MaskDescription	      "Interface block for the CASPER Quad ADC board ("
"ADC4x250-8)."
      MaskPromptString	      "ADC Board|ADC Clock Rate (MHz)"
      MaskStyleString	      "popup(0|1),edit"
      MaskTunableValueString  "off,off"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "adc_brd=@1;adc_clk_rate=@2;"
      MaskInitialization      "quadc_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|200"
      MaskTabNameString	      ","
      System {
	Name			"quadc"
	Location		[548, 402, 873, 802]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc0"
	  Position		  [25, 33, 55, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc1"
	  Position		  [25, 83, 55, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc2"
	  Position		  [25, 133, 55, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc3"
	  Position		  [25, 183, 55, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_valid"
	  Position		  [25, 233, 55, 247]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  Position		  [25, 283, 55, 297]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_adc0_data"
	  Ports			  [1, 1]
	  Position		  [140, 29, 195, 51]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_adc1_data"
	  Ports			  [1, 1]
	  Position		  [140, 79, 195, 101]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_adc2_data"
	  Ports			  [1, 1]
	  Position		  [140, 129, 195, 151]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_adc3_data"
	  Ports			  [1, 1]
	  Position		  [140, 179, 195, 201]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_sync"
	  Ports			  [1, 1]
	  Position		  [140, 279, 195, 301]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_library_quadc_valid"
	  Ports			  [1, 1]
	  Position		  [140, 229, 195, 251]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0"
	  Position		  [270, 33, 300, 47]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1"
	  Position		  [270, 83, 300, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data2"
	  Position		  [270, 133, 300, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data3"
	  Position		  [270, 183, 300, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [270, 233, 300, 247]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [270, 283, 300, 297]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  DstBlock		  "quadc_library_quadc_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_valid"
	  SrcPort		  1
	  DstBlock		  "quadc_library_quadc_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_valid"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_library_quadc_adc0_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_library_quadc_adc1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_library_quadc_adc2_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_library_quadc_adc3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_adc0_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_adc1_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_adc2_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_adc3_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_library_quadc_sync"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "software register"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [205, 250, 305, 280]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "I/O direction|Data Type|Data bitwidth|Data bina"
"ry point|Sample period|Mask Parameter 6:"
      MaskStyleString	      "popup(From Processor|To Processor),popup(Unsign"
"ed|Signed  (2's comp)),edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,off,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,off"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "io_dir=@1;arith_type=@2;bitwidth=@3;bin_pt=@4;s"
"ample_period=@5;gw_name=@6;"
      MaskInitialization      "register_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "To Processor|Unsigned|32|0|1|xps_library_softwa"
"re_register_user_data_in"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"software register"
	Location		[460, 146, 1009, 327]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reg_out"
	  Position		  [20, 52, 50, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert"
	  Ports			  [1, 1]
	  Position		  [80, 50, 110, 70]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_software_register_user_data_in"
	  Ports			  [1, 1]
	  Position		  [150, 50, 190, 70]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  Position		  [350, 52, 380, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reg_out"
	  SrcPort		  1
	  DstBlock		  "convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_software_register_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_software_register_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sram"
      Tag		      "xps:sram"
      Ports		      [4, 2]
      Position		      [565, 548, 665, 712]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "sram"
      MaskDescription	      "Interface to CY7C1370DV25 36x512k SRAMs on IBOB"
".\n\nTo simulate using ModelSim, place a ModelSim block named 'ModelSim' (cas"
"e-sensitive) in the top level of the design. \n\nThe sram block represents a "
"36x512k SRAM chip on the IBOB. It stores 36-bit words and requires 19 bits to"
" access its address space."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sys_sram\\sys_sram.html''])')"
      MaskPromptString	      "SRAM|Data Type|Data binary point (bitwidth is 3"
"6)|Sample period|Simulate SRAM using ModelSim"
      MaskStyleString	      "popup(0|1),popup(Boolean|Unsigned|Signed  (2's "
"comp)),edit,edit,checkbox"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "sram=@1;arith_type=@2;bin_pt=@3;sample_period=@"
"4;use_sim=&5;"
      MaskInitialization      "sram_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0|Unsigned|0|1|off"
      MaskTabNameString	      ",,,,"
      System {
	Name			"sram"
	Location		[89, 125, 1105, 824]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [40, 127, 70, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "be"
	  Position		  [40, 172, 70, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "address"
	  Position		  [40, 217, 70, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [40, 257, 70, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [240, 251, 280, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_address"
	  Ports			  [1, 1]
	  Position		  [165, 215, 195, 235]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "19"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_be"
	  Ports			  [1, 1]
	  Position		  [165, 170, 195, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data_in"
	  Ports			  [1, 1]
	  Position		  [165, 255, 195, 275]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "convert_we"
	  Ports			  [1, 1]
	  Position		  [165, 125, 195, 145]
	  AncestorBlock		  "xbsIndex_r3/Convert"
	  FunctionName		  "xlconvert"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Converter Block"
	  MaskDescription	  "Type conversion block. The input is present"
"ed at the output after quantization and overflow effects.\n\nHardware notes: "
"Additional hardware is used when rounding or saturation is selected and outpu"
"t width is less than the input width."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Convert''))');"
	  MaskPromptString	  "Output Type|Number of Bits|Binary Point|Qua"
"ntization Behavior|Overflow Behavior|Latency|Use Explicit Sample Period|Sampl"
"e Period|Override with Doubles|---------------------- Show Implementation Par"
"ameters ---------------------------------------------------------------------"
"--------------|Hidden Parameter:  inserted_by_tool|      Pipeline to Greatest"
" Extent Possible|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs"
"]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Va"
"lues)),popup(Wrap|Saturate|Error),edit,checkbox,edit,checkbox,checkbox,checkb"
"ox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlconvertCallback||||||xlMagicCallback|||xl"
"ShowIPCallback||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,off,off,off,off,on,on,off,on,on,off,off,"
"off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;latency=@6;explicit_period=@7;period=@8;dbl_ovrd=@9;show_p"
"aram=@10;inserted_by_tool=@11;pipeline=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nif (arith_type==1)\n  bool = 1;\nelse\n  bool = 0;\n  arith_type = arith_t"
"ype-1;\nend\nzstr=''; zpstr='';\nif latency > 0\n  zstr = 'z';\n  zpstr = spr"
"intf('-%d', latency);\nend\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nif (inserte"
"d_by_tool)\n  bg = [1.00 0.50 0.25];\nend\niPos = get_param(gcb,'Position');"
"\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeigh"
"t/2;\n[logoX, logoY] = xlogo(iPos);\nzstrx = 0.45*iWidth-11; if (zstrx<3) zst"
"rx=3; end\nzstry = 0.36*iHeight-7; if (zstry<3) zstry=3; end\n\n\n% one time "
"added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits bin_"
"pt arith_type quantization overflow];\nexplicitClk = explicit_period;\n\n\n% "
"just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVaria"
"bles');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(zstrx,zstry,zstr);\ntext(zstrx+5,"
"zstry+5,zpstr);\nport_label('output',1,'cast');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Boolean|32|0|Truncate|Wrap|0|off|1|off|off|"
"off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_data_out"
	  Ports			  [1, 1]
	  Position		  [845, 164, 885, 196]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sram_sim"
	  Ports			  [4, 2]
	  Position		  [505, 156, 595, 249]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "sram_sim"
	  MaskDescription	  "Provides non-generated HDL models of SRAM a"
"nd SRAM interface for simulation."
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "on"
	  System {
	    Name		    "sram_sim"
	    Location		    [285, 163, 980, 654]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [40, 163, 70, 177]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "be"
	      Position		      [40, 203, 70, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "address"
	      Position		      [40, 243, 70, 257]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [40, 283, 70, 297]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [29, 15, 80, 65]
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      SourceBlock	      "xbsIndex_r3/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generati"
"on"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ModelSim"
	      Ports		      []
	      Position		      [107, 16, 172, 64]
	      FontName		      "Arial"
	      SourceBlock	      "xbsIndex_r3/ModelSim"
	      SourceType	      "ModelSim HDL Co-Simulation Interface"
	      dir		      "./modelsim"
	      waveform		      "on"
	      leave_open	      "on"
	      skip_compile	      "off"
	      custom_scripts	      "off"
	      startup_timeout	      "40"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sram_sim"
	      Ports		      [4, 2]
	      Position		      [265, 151, 380, 309]
	      SourceBlock	      "xbsIndex_r3/Black Box"
	      SourceType	      "Xilinx Blackbox Block"
	      init_code		      "sram_sim"
	      sim_method	      "Inactive"
	      engine_block	      "ModelSim"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwin_addr"
	      Ports		      [1, 1]
	      Position		      [135, 239, 190, 261]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "19"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwin_be"
	      Ports		      [1, 1]
	      Position		      [135, 199, 190, 221]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwin_din"
	      Ports		      [1, 1]
	      Position		      [135, 279, 190, 301]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "36"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwin_we"
	      Ports		      [1, 1]
	      Position		      [135, 159, 190, 181]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Boolean"
	      n_bits		      "36"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwout_dout"
	      Ports		      [1, 1]
	      Position		      [435, 179, 490, 201]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sramsim_gwout_dvalid"
	      Ports		      [1, 1]
	      Position		      [435, 259, 490, 281]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [555, 183, 585, 197]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_valid"
	      Position		      [555, 263, 585, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sramsim_gwout_dvalid"
	      SrcPort		      1
	      DstBlock		      "data_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sramsim_gwout_dout"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sramsim_gwin_din"
	      SrcPort		      1
	      DstBlock		      "sram_sim"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sramsim_gwin_addr"
	      SrcPort		      1
	      DstBlock		      "sram_sim"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sramsim_gwin_be"
	      SrcPort		      1
	      DstBlock		      "sram_sim"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sramsim_gwin_we"
	      SrcPort		      1
	      DstBlock		      "sram_sim"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "sramsim_gwin_din"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sram_sim"
	      SrcPort		      2
	      DstBlock		      "sramsim_gwout_dvalid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "address"
	      SrcPort		      1
	      DstBlock		      "sramsim_gwin_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "be"
	      SrcPort		      1
	      DstBlock		      "sramsim_gwin_be"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sram_sim"
	      SrcPort		      1
	      DstBlock		      "sramsim_gwout_dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "sramsim_gwin_we"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_address"
	  Ports			  [1, 1]
	  Position		  [320, 215, 360, 235]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_be"
	  Ports			  [1, 1]
	  Position		  [320, 170, 360, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_data_in"
	  Ports			  [1, 1]
	  Position		  [320, 255, 360, 275]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_data_out"
	  Ports			  [1, 1]
	  Position		  [690, 169, 745, 191]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_data_valid"
	  Ports			  [1, 1]
	  Position		  [690, 214, 745, 236]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_sram_we"
	  Ports			  [1, 1]
	  Position		  [320, 125, 360, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [945, 173, 975, 187]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  Position		  [945, 218, 975, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "untitled_sram_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_sram_data_in"
	  SrcPort		  1
	  Points		  [85, 0; 0, -25]
	  DstBlock		  "sram_sim"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "untitled_sram_address"
	  SrcPort		  1
	  Points		  [45, 0; 0, -10]
	  DstBlock		  "sram_sim"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "untitled_sram_be"
	  SrcPort		  1
	  Points		  [45, 0; 0, 10]
	  DstBlock		  "sram_sim"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "untitled_sram_we"
	  SrcPort		  1
	  Points		  [90, 0; 0, 30]
	  DstBlock		  "sram_sim"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sram_sim"
	  SrcPort		  2
	  DstBlock		  "untitled_sram_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sram_sim"
	  SrcPort		  1
	  DstBlock		  "untitled_sram_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_sram_data_valid"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_data_out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_sram_data_out"
	  SrcPort		  1
	  DstBlock		  "force_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_we"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_sram_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "be"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_be"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_sram_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "address"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_address"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_sram_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_data_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ten_GbE"
      Tag		      "xps:tengbe"
      Ports		      [8, 10]
      Position		      [385, 326, 525, 589]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "ten_GbE"
      MaskDescription	      "This block sends and receives UDP frames (packe"
"ts). It accepts a 64 bit wide data stream with user-determined frame breaks. "
"The data stream is wrapped in a UDP frame for transmission. Incoming UDP pack"
"ets are unwrapped and the data presented as a 64 bit wide stream."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\com_ten_GbE\\com_ten_GbE.html''])')"
      MaskPromptString	      "Port|Use light-weight MAC: Warning --> it DOES "
"NOT check any CRC on receive|---------------------- Show Implementation Param"
"eters -----------------------------------------------------------------------"
"------------|Pre-emphasis|Differential swing"
      MaskStyleString	      "popup(iBOB:0|iBOB:1|BEE2_ctrl:0|BEE2_ctrl:1|BEE"
"2_usr:0|BEE2_usr:1|BEE2_usr:2|BEE2_usr:3|CORR:0),checkbox,checkbox,popup(0|1|"
"2|3),popup(400|500|600|700|800)"
      MaskTunableValueString  "off,off,off,off,off"
      MaskCallbackString      "||myname=gcb;\nif strcmp(get_param(myname, 'sho"
"w_param'), 'on')\n    set_param(myname, 'MaskVisibilities', {'on','on','on','"
"on', 'on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on'"
",'off','off'});\nend||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "port=@1;mac_lite=@2;show_param=&3;pre_emph=@4;s"
"wing=@5;"
      MaskInitialization      "tengbe_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "BEE2_ctrl:0|off|off|3|800"
      MaskTabNameString	      ",,,,"
      System {
	Name			"ten_GbE"
	Location		[2, 74, 1254, 978]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [120, 82, 150, 98]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  Position		  [120, 267, 150, 283]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  Position		  [120, 227, 150, 243]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_ip"
	  Position		  [120, 307, 150, 323]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_port"
	  Position		  [120, 347, 150, 363]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_end_of_frame"
	  Position		  [120, 387, 150, 403]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_discard"
	  Position		  [120, 427, 150, 443]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_ack"
	  Position		  [120, 567, 150, 583]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [610, 890, 635, 910]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  Position		  [610, 745, 635, 765]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [610, 225, 635, 245]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [610, 935, 635, 955]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [610, 980, 635, 1000]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [610, 565, 635, 585]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [610, 610, 635, 630]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  Position		  [610, 655, 635, 675]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  Position		  [610, 700, 635, 720]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [495, 265, 515, 285]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [495, 305, 515, 325]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [495, 225, 515, 245]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [495, 565, 515, 585]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [495, 425, 515, 445]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [495, 80, 515, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [495, 345, 515, 365]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  Position		  [495, 385, 515, 405]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  Ports			  [1, 1]
	  Position		  [235, 82, 285, 98]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_ack"
	  Ports			  [1, 1]
	  Position		  [235, 567, 285, 583]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  Ports			  [1, 1]
	  Position		  [235, 267, 285, 283]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "convert_tx_dest_ip"
	  Ports			  [1, 1]
	  Position		  [235, 307, 285, 323]
	  AncestorBlock		  "xbsIndex_r3/Convert"
	  FunctionName		  "xlconvert"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Converter Block"
	  MaskDescription	  "Type conversion block. The input is present"
"ed at the output after quantization and overflow effects.\n\nHardware notes: "
"Additional hardware is used when rounding or saturation is selected and outpu"
"t width is less than the input width."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Convert''))');"
	  MaskPromptString	  "Output Type|Number of Bits|Binary Point|Qua"
"ntization Behavior|Overflow Behavior|Latency|Use Explicit Sample Period|Sampl"
"e Period|Override with Doubles|---------------------- Show Implementation Par"
"ameters ---------------------------------------------------------------------"
"--------------|Hidden Parameter:  inserted_by_tool|      Pipeline to Greatest"
" Extent Possible|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs"
"]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Va"
"lues)),popup(Wrap|Saturate|Error),edit,checkbox,edit,checkbox,checkbox,checkb"
"ox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlconvertCallback||||||xlMagicCallback|||xl"
"ShowIPCallback||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,off,on,on,off,off,off,"
"off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;latency=@6;explicit_period=@7;period=@8;dbl_ovrd=@9;show_p"
"aram=@10;inserted_by_tool=@11;pipeline=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nif (arith_type==1)\n  bool = 1;\nelse\n  bool = 0;\n  arith_type = arith_t"
"ype-1;\nend\nzstr=''; zpstr='';\nif latency > 0\n  zstr = 'z';\n  zpstr = spr"
"intf('-%d', latency);\nend\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nif (inserte"
"d_by_tool)\n  bg = [1.00 0.50 0.25];\nend\niPos = get_param(gcb,'Position');"
"\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeigh"
"t/2;\n[logoX, logoY] = xlogo(iPos);\nzstrx = 0.45*iWidth-11; if (zstrx<3) zst"
"rx=3; end\nzstry = 0.36*iHeight-7; if (zstry<3) zstry=3; end\n\n\n% one time "
"added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits bin_"
"pt arith_type quantization overflow];\nexplicitClk = explicit_period;\n\n\n% "
"just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVaria"
"bles');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(zstrx,zstry,zstr);\ntext(zstrx+5,"
"zstry+5,zpstr);\nport_label('output',1,'cast');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Unsigned|32|0|Truncate|Wrap|0|off|1|off|off"
"|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_discard"
	  Ports			  [1, 1]
	  Position		  [235, 427, 285, 443]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_end_of_frame"
	  Ports			  [1, 1]
	  Position		  [235, 387, 285, 403]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "convert_tx_port"
	  Ports			  [1, 1]
	  Position		  [235, 347, 285, 363]
	  AncestorBlock		  "xbsIndex_r3/Convert"
	  FunctionName		  "xlconvert"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Converter Block"
	  MaskDescription	  "Type conversion block. The input is present"
"ed at the output after quantization and overflow effects.\n\nHardware notes: "
"Additional hardware is used when rounding or saturation is selected and outpu"
"t width is less than the input width."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Convert''))');"
	  MaskPromptString	  "Output Type|Number of Bits|Binary Point|Qua"
"ntization Behavior|Overflow Behavior|Latency|Use Explicit Sample Period|Sampl"
"e Period|Override with Doubles|---------------------- Show Implementation Par"
"ameters ---------------------------------------------------------------------"
"--------------|Hidden Parameter:  inserted_by_tool|      Pipeline to Greatest"
" Extent Possible|FPGA Area [Slices, FFs, BRAMs, LUTs, IOBs, Emb. Mults, TBUFs"
"]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Va"
"lues)),popup(Wrap|Saturate|Error),edit,checkbox,edit,checkbox,checkbox,checkb"
"ox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlconvertCallback||||||xlMagicCallback|||xl"
"ShowIPCallback||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,off,on,on,off,off,off,"
"off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;latency=@6;explicit_period=@7;period=@8;dbl_ovrd=@9;show_p"
"aram=@10;inserted_by_tool=@11;pipeline=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\nif (arith_type==1)\n  bool = 1;\nelse\n  bool = 0;\n  arith_type = arith_t"
"ype-1;\nend\nzstr=''; zpstr='';\nif latency > 0\n  zstr = 'z';\n  zpstr = spr"
"intf('-%d', latency);\nend\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\nif (inserte"
"d_by_tool)\n  bg = [1.00 0.50 0.25];\nend\niPos = get_param(gcb,'Position');"
"\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeigh"
"t/2;\n[logoX, logoY] = xlogo(iPos);\nzstrx = 0.45*iWidth-11; if (zstrx<3) zst"
"rx=3; end\nzstry = 0.36*iHeight-7; if (zstry<3) zstry=3; end\n\n\n% one time "
"added for param list\ndblOvrd = dbl_ovrd;\nprecision0 = 2;\nz0 = [n_bits bin_"
"pt arith_type quantization overflow];\nexplicitClk = explicit_period;\n\n\n% "
"just pass everything to s-function\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVaria"
"bles');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\ntext(zstrx,zstry,zstr);\ntext(zstrx+5,"
"zstry+5,zpstr);\nport_label('output',1,'cast');\nplot([0 0 iWidth iWidth 0], "
"[0 iHeight iHeight 0 0]);\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Unsigned|16|0|Truncate|Wrap|0|off|1|off|off"
"|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  Ports			  [1, 1]
	  Position		  [235, 227, 285, 243]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_led_rx"
	  Ports			  [1, 1]
	  Position		  [665, 937, 765, 953]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_led_tx"
	  Ports			  [1, 1]
	  Position		  [665, 982, 765, 998]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_led_up"
	  Ports			  [1, 1]
	  Position		  [665, 892, 765, 908]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rst"
	  Ports			  [1, 1]
	  Position		  [405, 82, 455, 98]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_ack"
	  Ports			  [1, 1]
	  Position		  [405, 567, 455, 583]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_data"
	  Ports			  [1, 1]
	  Position		  [665, 567, 765, 583]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_end_of_frame"
	  Ports			  [1, 1]
	  Position		  [665, 747, 765, 763]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_size"
	  Ports			  [1, 1]
	  Position		  [665, 792, 765, 808]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "untitled_ten_GbE_rx_source_ip"
	  Ports			  [1, 1]
	  Position		  [665, 657, 765, 673]
	  AncestorBlock		  "xbsIndex_r3/Gateway In"
	  FunctionName		  "xlgatewayin"
	  Parameters		  "arith_type, n_bits, bin_pt, quantization, o"
"verflow,  gcb, period, dbl_ovrd, locs_specified, LOCs, timing_constraint, sim"
"ulinkPeriod, designRoot, 0"
	  MaskType		  "Xilinx Gateway In"
	  MaskDescription	  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.\n\nHard"
"ware notes:  In hardware these blocks become top level input ports."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Gateway In''))'"
");"
	  MaskPromptString	  "Output Data Type|Number of Bits|Binary Poin"
"t|Quantization|Overflow|Sample Period|IOB Timing Constraint|Specify IOB Locat"
"ion Constraints|IOB Pad Locations (specify as cell array {'MSB', ..., 'LSB'})"
"|Do Not Prepend Hierarchy to Port Name|Override with Double|-----------------"
"----- Show Implementation Parameters ----------------------------------------"
"-------------------------------------------|FPGA Area [Slices, FFs, BRAMs, LU"
"Ts, IOBs, Emb. Mults, TBUFs]|Use Area Above For Estimation"
	  MaskStyleString	  "popup(Boolean|Unsigned|Signed  (2's comp)),"
"edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)),popup(Wrap|Saturate|Flag"
" as Error),edit,popup(None|Data Rate|Data Rate;  Set 'FAST' Attribute),checkb"
"ox,edit,checkbox,checkbox,checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off"
",off,on,on"
	  MaskCallbackString	  "xlgatewayinCallback|||||||xlgatewayinCallba"
"ck||||xlShowIPCallback||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,off,off,on,on,off,o"
"ff"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "arith_type=@1;n_bits=@2;bin_pt=@3;quantizat"
"ion=@4;overflow=@5;period=@6;timing_constraint=@7;locs_specified=@8;LOCs=@9;n"
"eeds_fixed_name=@10;dbl_ovrd=@11;show_param=@12;xl_area=@13;xl_use_area=@14;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,0)"
";\ntrimVbit = 1;\n[bg,fg] = xlcmap('IO',dbl_ovrd);\niPos = get_param(gcb,'Pos"
"ition');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niC"
"y=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'dbl');\nport_lab"
"el('output',1,'fpt');\n\n;plot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]"
");\n"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Unsigned|32|0|Truncate|Wrap|1|None|off|{}|o"
"ff|off|off|[0, 0, 0, 0, 0, 0, 0]|off"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_source_port"
	  Ports			  [1, 1]
	  Position		  [665, 702, 765, 718]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_rx_valid"
	  Ports			  [1, 1]
	  Position		  [665, 612, 765, 628]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_ack"
	  Ports			  [1, 1]
	  Position		  [665, 227, 765, 243]
	  SourceBlock		  "xbsIndex_r3/Gateway In"
	  SourceType		  "Xilinx Gateway In"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_data"
	  Ports			  [1, 1]
	  Position		  [405, 267, 455, 283]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_dest_ip"
	  Ports			  [1, 1]
	  Position		  [405, 307, 455, 323]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_dest_port"
	  Ports			  [1, 1]
	  Position		  [405, 347, 455, 363]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_discard"
	  Ports			  [1, 1]
	  Position		  [405, 427, 455, 443]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_end_of_frame"
	  Ports			  [1, 1]
	  Position		  [405, 387, 455, 403]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_ten_GbE_tx_valid"
	  Ports			  [1, 1]
	  Position		  [405, 227, 455, 243]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "zero_rx_payload_size"
	  Position		  [610, 790, 635, 810]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_up"
	  Position		  [865, 892, 895, 908]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_rx"
	  Position		  [865, 937, 895, 953]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_tx"
	  Position		  [865, 982, 895, 998]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_ack"
	  Position		  [865, 227, 895, 243]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  Position		  [865, 567, 895, 583]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  Position		  [865, 612, 895, 628]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_ip"
	  Position		  [865, 657, 895, 673]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_port"
	  Position		  [865, 702, 895, 718]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_end_of_frame"
	  Position		  [865, 747, 895, 763]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_size"
	  Position		  [865, 792, 895, 808]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_dest_ip"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_ack"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rst"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_dest_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_dest_port"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_end_of_frame"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_source_ip"
	  SrcPort		  1
	  DstBlock		  "rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_source_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_led_up"
	  SrcPort		  1
	  DstBlock		  "led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_led_rx"
	  SrcPort		  1
	  DstBlock		  "led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "untitled_ten_GbE_led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_led_tx"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zero_rx_payload_size"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_rx_size"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_rx_size"
	  SrcPort		  1
	  DstBlock		  "rx_size"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_discard"
	  SrcPort		  1
	  DstBlock		  "convert_tx_discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_discard"
	  SrcPort		  1
	  DstBlock		  "untitled_ten_GbE_tx_discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_ten_GbE_tx_discard"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vsi"
      Tag		      "xps:vsi"
      Ports		      [8, 8]
      Position		      [205, 574, 305, 736]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vsi"
      MaskDescription	      "Interface to MDR-80 connector on IBOB as config"
"ured for VLBI Standard Interface."
      MaskPromptString	      "Connector|Data Type|Data binary point (bitwidth"
" is 32)|Sample period"
      MaskStyleString	      "popup(MDR|ZDOK 1),popup(Boolean|Unsigned|Signed"
"  (2's comp)),edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "connector=@1;arith_type=@2;bin_pt=@3;sample_per"
"iod=@4;"
      MaskInitialization      "vsi_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "MDR|Unsigned|0|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"vsi"
	Location		[20, 120, 1032, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bs"
	  Position		  [235, 127, 265, 143]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "clock"
	  Position		  [235, 172, 265, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "onepps"
	  Position		  [235, 217, 265, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pvalid"
	  Position		  [235, 257, 265, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pctrl"
	  Position		  [235, 302, 265, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pdata"
	  Position		  [235, 347, 265, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pspare1"
	  Position		  [235, 392, 265, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pspare2"
	  Position		  [235, 437, 265, 453]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_bs"
	  Ports			  [1, 1]
	  Position		  [360, 125, 390, 145]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_clock"
	  Ports			  [1, 1]
	  Position		  [360, 170, 390, 190]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_onepps"
	  Ports			  [1, 1]
	  Position		  [360, 215, 390, 235]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pctrl"
	  Ports			  [1, 1]
	  Position		  [360, 300, 390, 320]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pdata"
	  Ports			  [1, 1]
	  Position		  [360, 345, 390, 365]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pspare1"
	  Ports			  [1, 1]
	  Position		  [360, 390, 390, 410]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pspare2"
	  Ports			  [1, 1]
	  Position		  [360, 435, 390, 455]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_pvalid"
	  Ports			  [1, 1]
	  Position		  [360, 255, 390, 275]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_bs"
	  Ports			  [1, 1]
	  Position		  [515, 125, 555, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_clock"
	  Ports			  [1, 1]
	  Position		  [515, 170, 555, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_onepps"
	  Ports			  [1, 1]
	  Position		  [515, 215, 555, 235]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_pctrl"
	  Ports			  [1, 1]
	  Position		  [515, 300, 555, 320]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_pdata"
	  Ports			  [1, 1]
	  Position		  [515, 345, 555, 365]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_pspare1"
	  Ports			  [1, 1]
	  Position		  [515, 390, 555, 410]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_pspare2"
	  Ports			  [1, 1]
	  Position		  [515, 435, 555, 455]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_vsi_pvalid"
	  Ports			  [1, 1]
	  Position		  [515, 255, 555, 275]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_bs"
	  Position		  [675, 127, 705, 143]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_clock"
	  Position		  [675, 172, 705, 188]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_onepps"
	  Position		  [675, 217, 705, 233]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pvalid"
	  Position		  [675, 257, 705, 273]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pctrl"
	  Position		  [675, 302, 705, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pdata"
	  Position		  [675, 347, 705, 363]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pspare1"
	  Position		  [675, 392, 705, 408]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_pspare2"
	  Position		  [675, 437, 705, 453]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  1
	  DstBlock		  "convert_bs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_bs"
	  SrcPort		  1
	  DstBlock		  "sim_bs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_bs"
	  SrcPort		  1
	  DstBlock		  "xps_library_vsi_bs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "clock"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_clock"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_clock"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_clock"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_clock"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_vsi_clock"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "onepps"
	  SrcPort		  1
	  DstBlock		  "convert_onepps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_onepps"
	  SrcPort		  1
	  DstBlock		  "sim_onepps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_onepps"
	  SrcPort		  1
	  DstBlock		  "xps_library_vsi_onepps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pvalid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_pvalid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_pvalid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_pvalid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pvalid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_vsi_pvalid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pctrl"
	  SrcPort		  1
	  DstBlock		  "convert_pctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_pctrl"
	  SrcPort		  1
	  DstBlock		  "sim_pctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pctrl"
	  SrcPort		  1
	  DstBlock		  "xps_library_vsi_pctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pdata"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_pdata"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_pdata"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sim_pdata"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pdata"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_vsi_pdata"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pspare1"
	  SrcPort		  1
	  DstBlock		  "convert_pspare1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_pspare1"
	  SrcPort		  1
	  DstBlock		  "sim_pspare1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pspare1"
	  SrcPort		  1
	  DstBlock		  "xps_library_vsi_pspare1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pspare2"
	  SrcPort		  1
	  DstBlock		  "convert_pspare2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_vsi_pspare2"
	  SrcPort		  1
	  DstBlock		  "sim_pspare2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_pspare2"
	  SrcPort		  1
	  DstBlock		  "xps_library_vsi_pspare2"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Position		      [557, 564]
    }
    Annotation {
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                                          "
"                                   %\n%   Center for Astronomy Signal Process"
"ing and Electronics Research           %\n%   http://seti.ssl.berkeley.edu/ca"
"sper/                                      %\n%   Copyright (C) 2006 Universi"
"ty of California, Berkeley                     %\n%                          "
"                                                   %\n%   This program is fre"
"e software; you can redistribute it and/or modify      %\n%   it under the te"
"rms of the GNU General Public License as published by      %\n%   the Free So"
"ftware Foundation; either version 2 of the License, or         %\n%   (at you"
"r option) any later version.                                       %\n%      "
"                                                                       %\n%  "
" This program is distributed in the hope that it will be useful,           %"
"\n%   but WITHOUT ANY WARRANTY; without even the implied warranty of         "
"   %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the      "
"       %\n%   GNU General Public License for more details.                   "
"           %\n%                                                              "
"               %\n%   You should have received a copy of the GNU General Publ"
"ic License along   %\n%   with this program; if not, write to the Free Softwa"
"re Foundation, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 021"
"10-1301 USA.               %\n%                                              "
"                               %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [15, 102]
      HorizontalAlignment     "left"
      FontName		      "Lucida Console"
      FontSize		      9
    }
  }
}
MatData {
  NumRecords		  8
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    > (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    H"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    X     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    F     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @    !    \"0    $"
"         $     D   !Z8G1?<F1?=W(         #@   .@    &    \"     (         !0 "
"   @    !     0    $         !0 $  P    !    #    &IT86=H=V-O<VEM       .    "
"F     8    (     @         %    \"     $    !     0         %  0 %P    $    7"
"    ;F]N7VUE;6]R>5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @ "
"   !    \"0    $         $     D   !Z8G1?<F1?=W(         "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    > (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    H"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    X     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    F     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @    !    #0    $ "
"        $     T   !Z8G1?9&%T85]R96%D    #@   .@    &    \"     (         !0  "
"  @    !     0    $         !0 $  P    !    #    &IT86=H=V-O<VEM       .    F"
"     8    (     @         %    \"     $    !     0         %  0 %P    $    7 "
"   ;F]N7VUE;6]R>5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @  "
"  !    #0    $         $     T   !Z8G1?9&%T85]R96%D    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    : (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    8"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    V     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    D     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   #@    &    \"     0         !0    @    !    \"     $"
"         $     @   !Z8G1?9&%T80X   #@    !@    @    \"          4    (     0 "
"   $    !          4 !  ,     0    P   !J=&%G:'=C;W-I;0      #@   )     &    "
"\"     (         !0    @    !     0    $         !0 $ !<    !    %P   &YO;E]M"
"96UO<GE?;6%P<&5D7W!O<G0   X    X    !@    @    $          4    (     0    @  "
"  !         !     (    >F)T7V1A=&$"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    : (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    8"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    V     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    D     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   #@    &    \"     0         !0    @    !    \"     $"
"         $     @   !Z8G1?861D<@X   #@    !@    @    \"          4    (     0 "
"   $    !          4 !  ,     0    P   !J=&%G:'=C;W-I;0      #@   )     &    "
"\"     (         !0    @    !     0    $         !0 $ !<    !    %P   &YO;E]M"
"96UO<GE?;6%P<&5D7W!O<G0   X    X    !@    @    $          4    (     0    @  "
"  !         !     (    >F)T7V%D9'("
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    > (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    H"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    X     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    F     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @    !    #0    $ "
"        $     T   !Z8G1?9&%T85]R96%D    #@   .@    &    \"     (         !0  "
"  @    !     0    $         !0 $  P    !    #    &IT86=H=V-O<VEM       .    F"
"     8    (     @         %    \"     $    !     0         %  0 %P    $    7 "
"   ;F]N7VUE;6]R>5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @  "
"  !    #0    $         $     T   !Z8G1?9&%T85]R96%D    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    : (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    8"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    V     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    D     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   #@    &    \"     0         !0    @    !    \"     $"
"         $     @   !Z8G1?9&%T80X   #@    !@    @    \"          4    (     0 "
"   $    !          4 !  ,     0    P   !J=&%G:'=C;W-I;0      #@   )     &    "
"\"     (         !0    @    !     0    $         !0 $ !<    !    %P   &YO;E]M"
"96UO<GE?;6%P<&5D7W!O<G0   X    X    !@    @    $          4    (     0    @  "
"  !         !     (    >F)T7V1A=&$"
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    > (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    H"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    X     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    F     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @    !    #0    $ "
"        $     T   !Z8G1?9&%T85]R96%D    #@   .@    &    \"     (         !0  "
"  @    !     0    $         !0 $  P    !    #    &IT86=H=V-O<VEM       .    F"
"     8    (     @         %    \"     $    !     0         %  0 %P    $    7 "
"   ;F]N7VUE;6]R>5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @  "
"  !    #0    $         $     T   !Z8G1?9&%T85]R96%D    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    > (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X    H"
" @  !@    @    \"          4    (     0    $    !          4 !  *     0   !0 "
"  !.86QL871E8V@ 6&EL:6YX           .    X     8    (     @         %    \"   "
"  $    !     0         %  0 \"     $    (    >&1S<&MI=  .    F     8    (    "
" @         %    \"     $    !     0         %  0 %P    $    7    ;F]N7VUE;6]R"
">5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @    !    #0    $ "
"        $     T   !Z8G1?9&%T85]R96%D    #@   .@    &    \"     (         !0  "
"  @    !     0    $         !0 $  P    !    #    &IT86=H=V-O<VEM       .    F"
"     8    (     @         %    \"     $    !     0         %  0 %P    $    7 "
"   ;F]N7VUE;6]R>5]M87!P961?<&]R=   #@   $     &    \"     0         !0    @  "
"  !    #0    $         $     T   !Z8G1?9&%T85]R96%D    "
  }
}
