Active-HDL 13.0.376.8320 2023-05-21 18:50:21

Elaboration top modules:
Architecture                  behav(adder_substractor_code)


------------------------------------------------------------------------------------------------------------------------
Entity                 | Architecture | Library                | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------------------
adder_substractor_code | behav        | computer_architechture |      | 13.0.376.8320 (Windows64) | -O3
full_adder_code        | behav        | computer_architechture |      | 13.0.376.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------
VHDL Package                          | Library                | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------------------
standard                              | std                    |      |                           | <unavailable>
TEXTIO                                | std                    |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                        | ieee                   |      | 13.0.376.8320 (Windows64) |  -2008
------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------
Library                               | Comment
------------------------------------------------------------------------------------------------------------------------
computer_architechture                | None
ieee                                  | Standard IEEE packages library
std                                   | Standard VHDL library
------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+adder_substractor_code adder_substractor_code behav


The performance of simulation is reduced. Version Student Edition
