

================================================================
== Vivado HLS Report for 'dog_func_1'
================================================================
* Date:           Wed Dec  4 23:12:29 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      2.71|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: in_V_read [1/1] 0.00ns
:0  %in_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %in_V)

ST_1: tmp_5_read [1/1] 0.00ns
:1  %tmp_5_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_5)

ST_1: delay_rp_V_read_1 [1/1] 0.00ns
:2  %delay_rp_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %delay_rp_V_read)

ST_1: delay_wp_V_read_1 [1/1] 0.00ns
:3  %delay_wp_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %delay_wp_V_read)

ST_1: tmp_2 [1/1] 0.00ns
:9  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_5_read, i10 %delay_wp_V_read_1)

ST_1: tmp_3 [1/1] 0.00ns
:10  %tmp_3 = zext i13 %tmp_2 to i64

ST_1: delay_buffer_V_addr [1/1] 0.00ns
:11  %delay_buffer_V_addr = getelementptr [3072 x i8]* %delay_buffer_V, i64 0, i64 %tmp_3

ST_1: stg_10 [1/1] 2.71ns
:12  store i8 %in_V_read, i8* %delay_buffer_V_addr, align 1

ST_1: tmp_4 [1/1] 0.00ns
:13  %tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_5_read, i10 %delay_rp_V_read_1)

ST_1: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = zext i13 %tmp_4 to i64

ST_1: delay_buffer_V_addr_1 [1/1] 0.00ns
:15  %delay_buffer_V_addr_1 = getelementptr [3072 x i8]* %delay_buffer_V, i64 0, i64 %tmp_6

ST_1: delay_buffer_V_load [2/2] 2.71ns
:16  %delay_buffer_V_load = load i8* %delay_buffer_V_addr_1, align 1


 <State 2>: 2.71ns
ST_2: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8 %in_V, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072)

ST_2: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %delay_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

ST_2: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: delay_buffer_V_load [1/2] 2.71ns
:16  %delay_buffer_V_load = load i8* %delay_buffer_V_addr_1, align 1

ST_2: delay_wp_V_write_assign [1/1] 1.89ns
:17  %delay_wp_V_write_assign = add i10 %delay_wp_V_read_1, 1

ST_2: delay_rp_V_write_assign [1/1] 1.89ns
:18  %delay_rp_V_write_assign = add i10 %delay_rp_V_read_1, 1

ST_2: mrv [1/1] 0.00ns
:19  %mrv = insertvalue { i8, i10, i10 } undef, i8 %delay_buffer_V_load, 0

ST_2: mrv_1 [1/1] 0.00ns
:20  %mrv_1 = insertvalue { i8, i10, i10 } %mrv, i10 %delay_wp_V_write_assign, 1

ST_2: mrv_2 [1/1] 0.00ns
:21  %mrv_2 = insertvalue { i8, i10, i10 } %mrv_1, i10 %delay_rp_V_write_assign, 2

ST_2: stg_26 [1/1] 0.00ns
:22  ret { i8, i10, i10 } %mrv_2



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
