Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design CPU_DDR_FIFO_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU_DDR_FIFO_tl.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CPU_DDR_FIFO_tl.edif ...
ngc2edif: Total memory usage is 22728 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design CPU_DDR_FIFO_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU_DDR_FIFO_tl.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CPU_DDR_FIFO_tl.edif ...
ngc2edif: Total memory usage is 22728 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Mikroblaze.ngc ...
WARNING:NetListWriters:298 - No output is written to Mikroblaze.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Mikroblaze.edif ...
ngc2edif: Total memory usage is 28504 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Mikroblaze.ngc ...
WARNING:NetListWriters:298 - No output is written to Mikroblaze.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Mikroblaze.edif ...
ngc2edif: Total memory usage is 28508 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<30 : 28> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Decode_I/of_PipeRun_carry<8 : 1> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/control_reg<8 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/status_reg<25 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/ex_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/mem_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 28192 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<30 : 28> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Decode_I/of_PipeRun_carry<8 : 1> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/control_reg<8 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/status_reg<25 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/ex_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/mem_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 28192 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mb_plb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mb_plb_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_
   GEN.I_PRIOR_ENC/lutout<6 : 0> on block mb_plb_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mb_plb_wrapper.edif ...
ngc2edif: Total memory usage is 24032 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 22636 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 22632 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mb_plb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mb_plb_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_
   GEN.I_PRIOR_ENC/lutout<6 : 0> on block mb_plb_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mb_plb_wrapper.edif ...
ngc2edif: Total memory usage is 24036 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22716 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 22636 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22720 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 22636 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design lmb_bram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to lmb_bram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lmb_bram_wrapper.edif ...
ngc2edif: Total memory usage is 23504 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22716 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22724 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design lmb_bram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to lmb_bram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lmb_bram_wrapper.edif ...
ngc2edif: Total memory usage is 23504 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design leds_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to leds_8bit_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   leds_8bit_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leds_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22900 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design leds_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to leds_8bit_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   leds_8bit_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leds_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22900 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design push_buttons_5bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   push_buttons_5bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/plb_be_muxed<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file push_buttons_5bit_wrapper.edif ...
ngc2edif: Total memory usage is 22972 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dip_switches_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   dip_switches_8bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   dip_switches_8bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file dip_switches_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22920 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design push_buttons_5bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   push_buttons_5bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/plb_be_muxed<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file push_buttons_5bit_wrapper.edif ...
ngc2edif: Total memory usage is 22972 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dip_switches_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   dip_switches_8bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   dip_switches_8bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file dip_switches_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22916 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ddr2_sdram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr2_sdram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/Rst_tocore<5 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_
   0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmo
   dwr_noecc.pi_arbpatterntype_fifo/fifo_reg<5 : 0> on block ddr2_sdram_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_datao
   ut<17 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift0_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift1_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift3_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<
   11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r1<26 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r2<23 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /Result<5 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /calib_done_tmp<3 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_
   mux0000<11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ddr2_sdram_wrapper.edif ...
ngc2edif: Total memory usage is 34412 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ddr2_sdram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr2_sdram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/Rst_tocore<5 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_
   0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmo
   dwr_noecc.pi_arbpatterntype_fifo/fifo_reg<5 : 0> on block ddr2_sdram_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_datao
   ut<17 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift0_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift1_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift3_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<
   11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r1<26 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r2<23 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /Result<5 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /calib_done_tmp<3 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_
   mux0000<11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ddr2_sdram_wrapper.edif ...
ngc2edif: Total memory usage is 34416 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_timer_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24 : 0>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR0_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR1_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 23680 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_wrapper.edif ...
ngc2edif: Total memory usage is 22984 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_timer_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24 : 0>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR0_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR1_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 23680 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_block_wrapper.edif ...
ngc2edif: Total memory usage is 22928 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_wrapper.edif ...
ngc2edif: Total memory usage is 22980 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 22616 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_block_wrapper.edif ...
ngc2edif: Total memory usage is 22928 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 22620 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mdm_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mdm_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Config_Reg<31 : 0> on block MDM_Core is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mdm_0_wrapper.edif ...
ngc2edif: Total memory usage is 23256 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mdm_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mdm_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Config_Reg<31 : 0> on block MDM_Core is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mdm_0_wrapper.edif ...
ngc2edif: Total memory usage is 23260 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/core_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 22712 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/core_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 22712 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_intc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_intc_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xps_intc_0/read_data<10 : 0> on block
   xps_intc_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xps_intc_0_wrapper.edif ...
ngc2edif: Total memory usage is 22888 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_intc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_intc_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xps_intc_0/read_data<10 : 0> on block
   xps_intc_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xps_intc_0_wrapper.edif ...
ngc2edif: Total memory usage is 22892 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design gpio_fifo_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to gpio_fifo_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file gpio_fifo_wrapper.edif ...
ngc2edif: Total memory usage is 23188 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design gpio_fifo_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to gpio_fifo_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file gpio_fifo_wrapper.edif ...
ngc2edif: Total memory usage is 23188 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_two_clock_domains.ngc ...
WARNING:NetListWriters:298 - No output is written to
   fifo_two_clock_domains.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_two_clock_domains.edif ...
ngc2edif: Total memory usage is 24204 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_two_clock_domains.ngc ...
WARNING:NetListWriters:298 - No output is written to
   fifo_two_clock_domains.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_two_clock_domains.edif ...
ngc2edif: Total memory usage is 24200 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design CPU_DDR_FIFO_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU_DDR_FIFO_tl.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CPU_DDR_FIFO_tl.edif ...
ngc2edif: Total memory usage is 22728 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design Mikroblaze.ngc ...
WARNING:NetListWriters:298 - No output is written to Mikroblaze.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Mikroblaze.edif ...
ngc2edif: Total memory usage is 28500 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<30 : 28> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Decode_I/of_PipeRun_carry<8 : 1> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/control_reg<8 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/status_reg<25 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/ex_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/mem_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 28196 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mb_plb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mb_plb_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_
   GEN.I_PRIOR_ENC/lutout<6 : 0> on block mb_plb_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mb_plb_wrapper.edif ...
ngc2edif: Total memory usage is 24032 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 22632 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 22640 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22716 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22720 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design lmb_bram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to lmb_bram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lmb_bram_wrapper.edif ...
ngc2edif: Total memory usage is 23504 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design leds_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to leds_8bit_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   leds_8bit_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file leds_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22900 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design push_buttons_5bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   push_buttons_5bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/plb_be_muxed<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file push_buttons_5bit_wrapper.edif ...
ngc2edif: Total memory usage is 22972 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dip_switches_8bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   dip_switches_8bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   dip_switches_8bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file dip_switches_8bit_wrapper.edif ...
ngc2edif: Total memory usage is 22920 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ddr2_sdram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr2_sdram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/Rst_tocore<5 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_
   0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmo
   dwr_noecc.pi_arbpatterntype_fifo/fifo_reg<5 : 0> on block ddr2_sdram_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_datao
   ut<17 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift0_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift1_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift3_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<
   11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r1<26 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r2<23 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /Result<5 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /calib_done_tmp<3 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_
   mux0000<11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ddr2_sdram_wrapper.edif ...
ngc2edif: Total memory usage is 34412 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_timer_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24 : 0>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR0_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR1_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 23680 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_wrapper.edif ...
ngc2edif: Total memory usage is 22984 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_block_wrapper.edif ...
ngc2edif: Total memory usage is 22932 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 22620 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mdm_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mdm_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Config_Reg<31 : 0> on block MDM_Core is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mdm_0_wrapper.edif ...
ngc2edif: Total memory usage is 23264 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/core_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 22720 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_intc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_intc_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xps_intc_0/read_data<10 : 0> on block
   xps_intc_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xps_intc_0_wrapper.edif ...
ngc2edif: Total memory usage is 22896 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design gpio_fifo_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to gpio_fifo_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file gpio_fifo_wrapper.edif ...
ngc2edif: Total memory usage is 23192 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_two_clock_domains.ngc ...
WARNING:NetListWriters:298 - No output is written to
   fifo_two_clock_domains.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_two_clock_domains.edif ...
ngc2edif: Total memory usage is 24200 kilobytes

