
*** Running vivado
    with args -log IIR16bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IIR16bit.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source IIR16bit.tcl -notrace
Command: synth_design -top IIR16bit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.285 ; gain = 97.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IIR16bit' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR_16.vhd:14]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'IIR' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:4' bound to instance 'filter' of component 'IIR' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR_16.vhd:29]
INFO: [Synth 8-638] synthesizing module 'IIR' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:14]
	Parameter Nbit bound to: 16 - type: integer 
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:4' bound to instance 'REGx' of component 'reg' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:70]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:14]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (1#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:15]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/d_flip_flop.vhd:4' bound to instance 'DFFx' of component 'd_flip_flop' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:27]
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:14]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:4' bound to instance 'REGx' of component 'reg' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:70]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:4' bound to instance 'REGx' of component 'reg' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:70]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/register.vhd:4' bound to instance 'REGx' of component 'reg' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:70]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:4' bound to instance 'inputAdder' of component 'ripple_carry_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:16]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (3#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:14]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'FAx' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (4#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder.vhd:16]
	Parameter Nbit bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:4' bound to instance 'outputAdder' of component 'ripple_carry_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:16]
	Parameter Nbit bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:15]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder.vhd:4' bound to instance 'internalFullAdder' of component 'full_adder' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'full_adder_substractor' (5#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:15]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-3491] module 'full_adder_substractor' declared at 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/full_adder_substractor.vhd:4' bound to instance 'FASx' of component 'full_adder_substractor' [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_substractor' (6#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/ripple_carry_adder_substractor.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'IIR' (7#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'IIR16bit' (8#1) [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/db/src/IIR_16.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.699 ; gain = 154.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.699 ; gain = 154.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.699 ; gain = 154.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/vivado/ElectronicsProject.srcs/constrs_1/new/clock_constrain.xdc]
Finished Parsing XDC File [C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/vivado/ElectronicsProject.srcs/constrs_1/new/clock_constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 822.086 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 822.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 34    
+---Registers : 
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module full_adder_substractor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module d_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 822.086 ; gain = 489.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 831.348 ; gain = 499.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |    16|
|5     |LUT4 |     1|
|6     |LUT5 |    25|
|7     |LUT6 |     4|
|8     |FDCE |    64|
|9     |IBUF |    18|
|10    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   147|
|2     |  filter             |IIR            |   112|
|3     |    \GEN[0].REGx     |\reg           |    43|
|4     |      \GEN[0].DFFx   |d_flip_flop_50 |     2|
|5     |      \GEN[10].DFFx  |d_flip_flop_51 |     2|
|6     |      \GEN[11].DFFx  |d_flip_flop_52 |     4|
|7     |      \GEN[12].DFFx  |d_flip_flop_53 |     2|
|8     |      \GEN[13].DFFx  |d_flip_flop_54 |     4|
|9     |      \GEN[14].DFFx  |d_flip_flop_55 |     3|
|10    |      \GEN[15].DFFx  |d_flip_flop_56 |     3|
|11    |      \GEN[1].DFFx   |d_flip_flop_57 |     3|
|12    |      \GEN[2].DFFx   |d_flip_flop_58 |     2|
|13    |      \GEN[3].DFFx   |d_flip_flop_59 |     3|
|14    |      \GEN[4].DFFx   |d_flip_flop_60 |     2|
|15    |      \GEN[5].DFFx   |d_flip_flop_61 |     3|
|16    |      \GEN[6].DFFx   |d_flip_flop_62 |     2|
|17    |      \GEN[7].DFFx   |d_flip_flop_63 |     3|
|18    |      \GEN[8].DFFx   |d_flip_flop_64 |     2|
|19    |      \GEN[9].DFFx   |d_flip_flop_65 |     3|
|20    |    \GEN[1].REGx     |reg_0          |    16|
|21    |      \GEN[0].DFFx   |d_flip_flop_34 |     1|
|22    |      \GEN[10].DFFx  |d_flip_flop_35 |     1|
|23    |      \GEN[11].DFFx  |d_flip_flop_36 |     1|
|24    |      \GEN[12].DFFx  |d_flip_flop_37 |     1|
|25    |      \GEN[13].DFFx  |d_flip_flop_38 |     1|
|26    |      \GEN[14].DFFx  |d_flip_flop_39 |     1|
|27    |      \GEN[15].DFFx  |d_flip_flop_40 |     1|
|28    |      \GEN[1].DFFx   |d_flip_flop_41 |     1|
|29    |      \GEN[2].DFFx   |d_flip_flop_42 |     1|
|30    |      \GEN[3].DFFx   |d_flip_flop_43 |     1|
|31    |      \GEN[4].DFFx   |d_flip_flop_44 |     1|
|32    |      \GEN[5].DFFx   |d_flip_flop_45 |     1|
|33    |      \GEN[6].DFFx   |d_flip_flop_46 |     1|
|34    |      \GEN[7].DFFx   |d_flip_flop_47 |     1|
|35    |      \GEN[8].DFFx   |d_flip_flop_48 |     1|
|36    |      \GEN[9].DFFx   |d_flip_flop_49 |     1|
|37    |    \GEN[2].REGx     |reg_1          |    16|
|38    |      \GEN[0].DFFx   |d_flip_flop_18 |     1|
|39    |      \GEN[10].DFFx  |d_flip_flop_19 |     1|
|40    |      \GEN[11].DFFx  |d_flip_flop_20 |     1|
|41    |      \GEN[12].DFFx  |d_flip_flop_21 |     1|
|42    |      \GEN[13].DFFx  |d_flip_flop_22 |     1|
|43    |      \GEN[14].DFFx  |d_flip_flop_23 |     1|
|44    |      \GEN[15].DFFx  |d_flip_flop_24 |     1|
|45    |      \GEN[1].DFFx   |d_flip_flop_25 |     1|
|46    |      \GEN[2].DFFx   |d_flip_flop_26 |     1|
|47    |      \GEN[3].DFFx   |d_flip_flop_27 |     1|
|48    |      \GEN[4].DFFx   |d_flip_flop_28 |     1|
|49    |      \GEN[5].DFFx   |d_flip_flop_29 |     1|
|50    |      \GEN[6].DFFx   |d_flip_flop_30 |     1|
|51    |      \GEN[7].DFFx   |d_flip_flop_31 |     1|
|52    |      \GEN[8].DFFx   |d_flip_flop_32 |     1|
|53    |      \GEN[9].DFFx   |d_flip_flop_33 |     1|
|54    |    \GEN[3].REGx     |reg_2          |    37|
|55    |      \GEN[0].DFFx   |d_flip_flop    |     5|
|56    |      \GEN[10].DFFx  |d_flip_flop_3  |     1|
|57    |      \GEN[11].DFFx  |d_flip_flop_4  |     3|
|58    |      \GEN[12].DFFx  |d_flip_flop_5  |     1|
|59    |      \GEN[13].DFFx  |d_flip_flop_6  |     1|
|60    |      \GEN[14].DFFx  |d_flip_flop_7  |     1|
|61    |      \GEN[15].DFFx  |d_flip_flop_8  |     2|
|62    |      \GEN[1].DFFx   |d_flip_flop_9  |     2|
|63    |      \GEN[2].DFFx   |d_flip_flop_10 |     2|
|64    |      \GEN[3].DFFx   |d_flip_flop_11 |     4|
|65    |      \GEN[4].DFFx   |d_flip_flop_12 |     1|
|66    |      \GEN[5].DFFx   |d_flip_flop_13 |     4|
|67    |      \GEN[6].DFFx   |d_flip_flop_14 |     1|
|68    |      \GEN[7].DFFx   |d_flip_flop_15 |     4|
|69    |      \GEN[8].DFFx   |d_flip_flop_16 |     1|
|70    |      \GEN[9].DFFx   |d_flip_flop_17 |     4|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 831.406 ; gain = 163.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 831.406 ; gain = 499.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 838.488 ; gain = 519.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/vivado/ElectronicsProject.runs/synth_1/.Xil/Vivado-14660-LEO-DEV/dcp0'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/leona/Dropbox/PC/Documents/GitHub/ElectronicsProject/IIRfilter/vivado/ElectronicsProject.runs/synth_1/IIR16bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IIR16bit_utilization_synth.rpt -pb IIR16bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 10:41:50 2021...
