{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511127321988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511127321991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 18:35:21 2017 " "Processing started: Sun Nov 19 18:35:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511127321991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127321991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frameMakerTop -c frameMakerTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off frameMakerTop -c frameMakerTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127321991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511127322241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511127322242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file framestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameStorage " "Found entity 1: frameStorage" {  } { { "frameStorage.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameStorage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framesize.v 1 1 " "Found 1 design units, including 1 entities, in source file framesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameSize " "Found entity 1: frameSize" {  } { { "frameSize.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameSize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datavsremote.v 1 1 " "Found 1 design units, including 1 entities, in source file datavsremote.v" { { "Info" "ISGN_ENTITY_NAME" "1 DatavsRemote " "Found entity 1: DatavsRemote" {  } { { "DatavsRemote.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/DatavsRemote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framecontroller.v(38) " "Verilog HDL information at framecontroller.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511127330261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file framecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 framecontroller " "Found entity 1: framecontroller" {  } { { "framecontroller.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/framecontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framemakertop.v 1 1 " "Found 1 design units, including 1 entities, in source file framemakertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameMakerTop " "Found entity 1: frameMakerTop" {  } { { "frameMakerTop.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overload.v 1 1 " "Found 1 design units, including 1 entities, in source file overload.v" { { "Info" "ISGN_ENTITY_NAME" "1 overload " "Found entity 1: overload" {  } { { "overload.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/overload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interframespace.v 1 1 " "Found 1 design units, including 1 entities, in source file interframespace.v" { { "Info" "ISGN_ENTITY_NAME" "1 interFrameSpace " "Found entity 1: interFrameSpace" {  } { { "interFrameSpace.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/interFrameSpace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511127330264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frameMakerTop " "Elaborating entity \"frameMakerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511127330287 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "size frameMakerTop.v(18) " "Verilog HDL Port Connection error at frameMakerTop.v(18): output or inout port \"size\" must be connected to a structural net expression" {  } { { "frameMakerTop.v" "" { Text "C:/intelFPGA_lite/17.0/frameMakerTop/frameMakerTop.v" 18 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1511127330288 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511127330288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511127330360 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 19 18:35:30 2017 " "Processing ended: Sun Nov 19 18:35:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511127330360 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511127330360 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511127330360 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330360 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511127330988 ""}
