
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
Options:	
Date:		Sat Jun 10 15:55:57 2023
Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> alias lp set top_design mv_lp_top
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> zoomBox 0.05800 0.06900 0.09000 0.09900
<CMD> zoomBox 0.06400 0.07700 0.08800 0.09900
<CMD> zoomBox 0.06600 0.08000 0.08700 0.09900
<CMD> lp
### Start verbose source output (echo mode) for '../../mv_lp_top.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ${top_design}
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {100 100}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32?vt_pg_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
### End verbose source output for '../../mv_lp_top.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef}
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/mv_lp_top.genus.vg
<CMD> set init_top_cell mv_lp_top
<CMD> set init_pwr_net {VDDH VDDL}
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file mmmc.tcl
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> init_design
#% Begin Load MMMC data ... (date=06/10 15:57:41, mem=491.7M)
#% End Load MMMC data ... (date=06/10 15:57:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=491.9M, current mem=491.9M)
cmin cmax

Loading LEF file ../../cadence_cap_tech/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

viaInitial starts at Sat Jun 10 15:57:43 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Sat Jun 10 15:57:43 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3440 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
Read 20 cells in library 'saed32hvt_pg_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 20 cells in library 'saed32hvt_pg_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75vn40c.lib' ...
Read 20 cells in library 'saed32rvt_pg_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p95vn40c.lib' ...
Read 20 cells in library 'saed32rvt_pg_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p75vn40c.lib' ...
Read 20 cells in library 'saed32lvt_pg_ss0p75vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p95vn40c.lib' ...
Read 20 cells in library 'saed32lvt_pg_ss0p95vn40c' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
Read 35 cells in library 'saed32sram_ss0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff0p95vn40c.lib' ...
Read 20 cells in library 'saed32hvt_pg_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff1p16vn40c.lib' ...
Read 20 cells in library 'saed32hvt_pg_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff0p95vn40c.lib' ...
Read 20 cells in library 'saed32rvt_pg_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff1p16vn40c.lib' ...
Read 20 cells in library 'saed32rvt_pg_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff0p95vn40c.lib' ...
Read 20 cells in library 'saed32lvt_pg_ff0p95vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff1p16vn40c.lib' ...
Read 20 cells in library 'saed32lvt_pg_ff1p16vn40c' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
*** End library_loading (cpu=0.27min, real=0.25min, mem=57.4M, fe_cpu=0.91min, fe_real=2.02min, fe_mem=857.3M) ***
#% Begin Load netlist data ... (date=06/10 15:57:58, mem=562.6M)
*** Begin netlist parsing (mem=857.3M) ***
Created 1085 new cells from 56 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/mv_lp_top.genus.vg'

*** Memory Usage v#1 (Current mem = 857.320M, initial mem = 289.684M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=857.3M) ***
#% End Load netlist data ... (date=06/10 15:57:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=598.4M, current mem=598.4M)
Set top cell to mv_lp_top.
Hooked 4378 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mv_lp_top ...
*** Netlist is unique.
** info: there are 4383 modules.
** info: there are 150 stdCell insts.
** info: there are 10 multi-height stdCell insts (2 stdCells)

*** Memory Usage v#1 (Current mem = 961.746M, initial mem = 289.684M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
Current (total cpu=0:00:57.4, real=0:02:06, peak res=916.2M, current mem=886.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=927.2M, current mem=927.2M)
Current (total cpu=0:00:57.6, real=0:02:06, peak res=927.2M, current mem=927.2M)
Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
Current (total cpu=0:00:57.7, real=0:02:06, peak res=927.2M, current mem=927.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=927.5M, current mem=927.5M)
Current (total cpu=0:00:57.7, real=0:02:06, peak res=927.5M, current mem=927.5M)
Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
Current (total cpu=0:00:57.8, real=0:02:06, peak res=927.5M, current mem=927.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=927.9M, current mem=927.9M)
Current (total cpu=0:00:57.8, real=0:02:06, peak res=927.9M, current mem=927.9M)
Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
Current (total cpu=0:00:57.9, real=0:02:06, peak res=927.9M, current mem=927.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=928.3M, current mem=928.3M)
Current (total cpu=0:00:58.0, real=0:02:06, peak res=928.3M, current mem=928.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 402
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 60
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161       168  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 345 warning(s), 0 error(s)

<CMD> read_power_intent -1801 ../../syn/rtl/mv_lp_top.upf
Reading power intent file ../../syn/rtl/mv_lp_top.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.01 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
<CMD> commit_power_intent -verbose
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.20 real=0:00:00.00
COMMIT_1801: commit_logic_port_net 
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
COMMIT_1801: commit_supply_net 
::MSV::createSupplyPort VSS -dir input -type ground
::MSV::createSupplyPort VDDH -dir input -type power
::MSV::createSupplyPort VDDL -dir input -type power
::MSV::createSupplyNet VDDH -type power
::MSV::createSupplyNet VDDL_gated_modd -type power
::MSV::createSupplyNet VDDL -type power
::MSV::createSupplyNet VDDH_gated_moda -type power
::MSV::createSupplyNet VDDL_gated_modc -type power
::MSV::createSupplyNet VDDH_gated_modb -type power
::MSV::createSupplyNet VSS -type ground
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
COMMIT_1801: commit_power_domain 
::MSV::createPowerDomain pd_moda -alwaysOn false
::MSV::modifyPowerDomainMember pd_moda  -instances {modA_inst} -power { (VDDH_gated_moda:VDD VDDL)} -ground { (VSS:VSS)}
::MSV::createPowerDomain pd_modb -alwaysOn false
::MSV::modifyPowerDomainMember pd_modb  -instances {modB_inst} -power { (VDDH_gated_modb:VDD VDDL)} -ground { (VSS:VSS)}
::MSV::createPowerDomain pd_modc -alwaysOn false
::MSV::modifyPowerDomainMember pd_modc  -instances {modC_inst} -power { (VDDL_gated_modc:VDD VDDL)} -ground { (VSS:VSS)}
::MSV::createPowerDomain pd_modd -alwaysOn false
::MSV::modifyPowerDomainMember pd_modd  -instances {modD_inst} -power { (VDDL_gated_modd:VDD VDDL)} -ground { (VSS:VSS)}
::MSV::createPowerDomain pd_top -default
::MSV::modifyPowerDomainMember pd_top  -instances * -power { (VDDH:VDD VDDL)} -ground { (VSS:VSS)}
::MSV::createPowerDomain _internal_VDDL_VSS_
::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
worst_corner best_corner
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.02 real=0:00:00.00
COMMIT_1801: commit_global_connect -no_related_pg
COMMIT_1801: commit_supplynet_connect 
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.01 real=0:00:00.00
::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
::MSV::addUpfPortState pg_moda_ps/VDDH_gated_moda -state {power_on 1.16} -state {power_off off} -net VDDH_gated_moda
::MSV::addUpfPortState pg_modd_ps/VDDL_gated_modd -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modd
::MSV::addUpfPortState VSS -state {gnd 0.0} -net VSS
::MSV::addUpfPortState VDDH -state {power_on 1.16} -state {power_off off} -net VDDH
::MSV::addUpfPortState pg_modc_ps/VDDL_gated_modc -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modc
::MSV::addUpfPortState VDDL -state {power_on 0.85} -state {power_off off} -net VDDL
::MSV::addUpfPortState pg_modb_ps/VDDH_gated_modb -state {power_on 1.16} -state {power_off off} -net VDDH_gated_modb
::MSV::createUpfPst MV_gated -supplies {VDDH VDDL VSS pg_moda_ps/VDDH_gated_moda pg_modb_ps/VDDH_gated_modb pg_modc_ps/VDDL_gated_modc pg_modd_ps/VDDL_gated_modd}
::MSV::addUpfPstState s0 -pst MV_gated -state {power_on power_on gnd power_on power_on power_on power_on}
::MSV::addUpfPstState s1 -pst MV_gated -state {power_on power_on gnd power_off power_on power_on power_off}
::MSV::addUpfPstState s2 -pst MV_gated -state {power_on power_on gnd power_on power_on power_off power_off}
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
worst_corner best_corner
defineLowPowerCell -isolation ISOLORAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation ISOLORAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation ISOLORAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLANDAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLANDAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
defineLowPowerCell -isolation ISOLORAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation ISOLORAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
defineLowPowerCell -isolation LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -isolation LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNSSX4_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX2_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX1_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX8_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSUPX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNSSX4_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX2_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX1_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX8_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSUPX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNSSX4_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX2_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX1_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
defineLowPowerCell -level_shifter LSDNX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSDNSSX8_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
defineLowPowerCell -level_shifter LSUPX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -level_shifter LSUPX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
defineLowPowerCell -power_switch FOOT2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEADX16_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEAD2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOTX8_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX4_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX32_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX2_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX16_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX8_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX4_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX32_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX2_RVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOT2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEADX16_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEAD2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOTX8_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX4_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX32_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX2_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX16_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX8_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX4_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX32_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX2_HVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOT2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOT2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEADX16_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEAD2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch HEAD2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
defineLowPowerCell -power_switch FOOTX8_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX4_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX32_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX2_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch FOOTX16_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX8_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX4_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX32_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -power_switch HEADX2_LVT -always_on_pin  {SLEEP} -from_lib
defineLowPowerCell -retention RDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX2_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX1_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX2_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX1_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX2_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX1_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX2_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX1_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX2_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX1_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX2_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX1_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX2_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX1_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX2_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX1_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX2_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNARX1_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX2_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFARX1_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX2_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNX1_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX2_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNARX1_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX2_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFARX1_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX2_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFX1_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX2_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNX1_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX2_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFX1_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -retention RSDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX2_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX1_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX2_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX1_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX4_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX2_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX1_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX4_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX2_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX1_RVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX2_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX1_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX2_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX1_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX4_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX2_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX1_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX4_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX2_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX1_HVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX2_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFNARX1_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX2_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AODFFARX1_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX4_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX2_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOBUFX1_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX4_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX2_LVT -always_on_pin  {VDDG} -from_lib
defineLowPowerCell -always_on AOINVX1_LVT -always_on_pin  {VDDG} -from_lib
::MSV::setMsvPinConstraint iso_en
::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2B} -applies_to both
::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B} -applies_to both
::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A} -applies_to both
::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B} -applies_to both
::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A} -applies_to both
::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C} -applies_to both
::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B}
::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B}
::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C}
::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2C}
::MSV::setUpfPinDupConstraint pd_modd { modD_inst/W}
::MSV::setUpfPinDupConstraint pd_modc { modC_inst/X}
::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A}
::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A}
::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2D}
::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2D}
::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
::MSV::setPowerDomainSupplySet pd_moda -primary pd_moda_primary_ss_
::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
::MSV::setPowerDomainSupplySet pd_modb -primary pd_modb_primary_ss_
::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
::MSV::setPowerDomainSupplySet pd_modc -primary pd_modc_primary_ss_
::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
::MSV::setPowerDomainSupplySet pd_modd -primary pd_modd_primary_ss_
::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
::MSV::setPowerDomainSupplySet pd_top -primary pd_top_primary_ss_
::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.29 real=0:00:00.00
Current (total cpu=0:00:59.3, real=0:02:08, peak res=992.3M, current mem=986.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1002.2M, current mem=1002.2M)
Current (total cpu=0:00:59.4, real=0:02:08, peak res=1002.2M, current mem=1002.2M)
Current (total cpu=0:00:59.4, real=0:02:08, peak res=1002.3M, current mem=1002.3M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.6M, current mem=1002.6M)
Current (total cpu=0:00:59.5, real=0:02:08, peak res=1002.6M, current mem=1002.6M)
Current (total cpu=0:00:59.5, real=0:02:08, peak res=1002.6M, current mem=1002.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.9M, current mem=1002.9M)
Current (total cpu=0:00:59.6, real=0:02:08, peak res=1002.9M, current mem=1002.9M)
Current (total cpu=0:00:59.6, real=0:02:08, peak res=1002.9M, current mem=1002.9M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.3M, current mem=1003.3M)
Current (total cpu=0:00:59.7, real=0:02:08, peak res=1003.3M, current mem=1003.3M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.65 real=0:00:01.00
Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
::MSV::modifyPowerDomainMember pd_top -cells ISOLANDAOX1_HVT -power {(VDDH_gated_moda:VDD->pd_moda) (VDDL_gated_modc:VDDG->pd_modc) } -ground {}
Cell 'ISOLANDAOX1_HVT' has been added to powerDomain pd_top connection specification.
::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) } -ground {}
Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) (VDDL_gated_modd:VDD->pd_modd) } -ground {}
Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) } -ground {}
Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) } -ground {}
Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) (VDDL_gated_modd:VDDL->pd_modd) } -ground {}
Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.02 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
COMMIT_1801: commit_power_switch pg_modc_ps 
pg_net VDDL_gated_modc is the primary pg_net of VDDL
::MSV::modifyPowerDomainMember pd_modc -cells HEADX2_HVT -power { (VDDL_gated_modc:VDD) (VDDL:VDDG)}
Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
COMMIT_1801: commit_power_switch pg_modb_ps 
pg_net VDDH_gated_modb is the primary pg_net of VDDH
::MSV::modifyPowerDomainMember pd_modb -cells HEADX2_HVT -power { (VDDH_gated_modb:VDD) (VDDH:VDDG)}
Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
COMMIT_1801: commit_power_switch pg_modd_ps 
pg_net VDDL_gated_modd is the primary pg_net of VDDL
::MSV::modifyPowerDomainMember pd_modd -cells HEADX2_HVT -power { (VDDL_gated_modd:VDD) (VDDL:VDDG)}
Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
COMMIT_1801: commit_power_switch pg_moda_ps 
pg_net VDDH_gated_moda is the primary pg_net of VDDH
::MSV::modifyPowerDomainMember pd_moda -cells HEADX2_HVT -power { (VDDH_gated_moda:VDD) (VDDH:VDDG)}
Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
COMMIT_1801: commit_isolation iso_pg_moda_b {}
::MSV::commitUpfIsoStrategy iso_pg_moda_b -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2B} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
INFO: isolation strategy iso_pg_moda_b: added 0 isolation insts
commit_isolation iso_pg_moda_b 
COMMIT_1801: commit_isolation iso_pg_modc_b {}
::MSV::commitUpfIsoStrategy iso_pg_modc_b -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
INFO: isolation strategy iso_pg_modc_b: added 0 isolation insts
commit_isolation iso_pg_modc_b 
COMMIT_1801: commit_isolation iso_pg_modc_a {}
::MSV::commitUpfIsoStrategy iso_pg_modc_a -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
INFO: isolation strategy iso_pg_modc_a: added 0 isolation insts
commit_isolation iso_pg_modc_a 
COMMIT_1801: commit_isolation iso_pg_modd_b {}
::MSV::commitUpfIsoStrategy iso_pg_modd_b -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
INFO: isolation strategy iso_pg_modd_b: added 0 isolation insts
commit_isolation iso_pg_modd_b 
COMMIT_1801: commit_isolation iso_pg_modd_a {}
::MSV::commitUpfIsoStrategy iso_pg_modd_a -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
INFO: isolation strategy iso_pg_modd_a: added 0 isolation insts
commit_isolation iso_pg_modd_a 
COMMIT_1801: commit_isolation iso_pg_moda_c {}
::MSV::commitUpfIsoStrategy iso_pg_moda_c -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2C} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
INFO: isolation strategy iso_pg_moda_c: added 0 isolation insts
commit_isolation iso_pg_moda_c 
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.11 real=0:00:00.00
COMMIT_1801: commit_level_shifter ls_modc2modb {}
::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2modb: added 1 level_shifter insts
commit_level_shifter ls_modc2modb 
COMMIT_1801: commit_level_shifter ls_modd2modb {}
::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2modb: added 1 level_shifter insts
commit_level_shifter ls_modd2modb 
COMMIT_1801: commit_level_shifter ls_moda2modc {}
::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modc: added 1 level_shifter insts
commit_level_shifter ls_moda2modc 
COMMIT_1801: commit_level_shifter ls_modb2modc {}
::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modc: added 1 level_shifter insts
commit_level_shifter ls_modb2modc 
COMMIT_1801: commit_level_shifter ls_modd2top {}
::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
commit_level_shifter ls_modd2top 
COMMIT_1801: commit_level_shifter ls_modc2top {}
::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
commit_level_shifter ls_modc2top 
COMMIT_1801: commit_level_shifter ls_modc2moda {}
::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2moda: added 1 level_shifter insts
commit_level_shifter ls_modc2moda 
COMMIT_1801: commit_level_shifter ls_modd2moda {}
::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2moda: added 1 level_shifter insts
commit_level_shifter ls_modd2moda 
COMMIT_1801: commit_level_shifter ls_moda2modd {}
::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modd: added 1 level_shifter insts
commit_level_shifter ls_moda2modd 
COMMIT_1801: commit_level_shifter ls_modb2modd {}
::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modd: added 1 level_shifter insts
commit_level_shifter ls_modb2modd 
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: initIsoLSNeededBetweenPowerDomains: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 384
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 60
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
check Iso/LS needed between power domains
finished checking Iso/LS needed between power domains
finished commitUpf -verbose
<CMD> floorPlan -s 100 100 10 10 10 10 -flip s -coreMarginsBy io
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -edge 0 -pin {A B C D E upf_clk} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 25 -spacing 5 -unit MICRON -fixedPin 1
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:04.3 real = 0:00:04.0, mem = 1326.7M).
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -edge 2 -pin {P Q R S T W X Y Z sleep_moda sleep_modb sleep_modc sleep_modd iso_en} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 20 -spacing 5 -unit MICRON -fixedPin 1
Successfully spread [14] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1326.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> modifyPowerDomainAttr pd_moda -box 30 30 50 50 -minGaps {5 5 5 5}
Power Domain 'pd_moda'.
	  Boundary = 29.9440 30.0960 49.9440 50.0960
	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 2
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
<CMD> modifyPowerDomainAttr pd_modb -box 30 70 50 90 -minGaps {5 5 5 5}
Power Domain 'pd_modb'.
	  Boundary = 29.9440 70.2240 49.9440 90.2240
	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 2
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
<CMD> modifyPowerDomainAttr pd_modc -box 70 70 90 90 -minGaps {5 5 5 5}
Power Domain 'pd_modc'.
	  Boundary = 70.0720 70.2240 90.0720 90.2240
	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 2
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
<CMD> modifyPowerDomainAttr pd_modd -box 70 30 90 50 -minGaps {5 5 5 5}
Power Domain 'pd_modd'.
	  Boundary = 70.0720 30.0960 90.0720 50.0960
	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 2
	   rowSpacing = 0.0000
	   rowFlip = first
	   site = unit
<CMD> planDesign
#% Begin planDesign (date=06/10 15:58:09, mem=1119.4M)
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Ignore PD Guides: numIgnoredGuide = 5 
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1319.7M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.8 mem=1408.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.7 mem=1420.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 104 (61.2%) nets
3		: 40 (23.5%) nets
4     -	14	: 23 (13.5%) nets
15    -	39	: 3 (1.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=162 (0 fixed + 162 movable) #buf cell=6 #inv cell=43 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=170 #term=508 #term/net=2.99, #fixedIo=0, #floatIo=0, #fixedPin=20, #floatPin=0
stdCell: 148 single + 14 double + 0 multi
Total standard cell length = 0.3599 (mm), area = 0.0007 (mm^2)
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.209 um




Average module density = 0.087.
Density for module 'pd_modd' = 0.276.
       = stdcell_area 398 sites (101 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_modc' = 0.266.
       = stdcell_area 384 sites (98 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_modb' = 0.262.
       = stdcell_area 378 sites (96 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_moda' = 0.269.
       = stdcell_area 388 sites (99 um^2) / alloc_area 1441 sites (366 um^2).
       = stdcell_area 1016 sites (258 um^2) / alloc_area 23670 sites (6015 um^2).
Density for the design = 0.087.
       = stdcell_area 2564 sites (652 um^2) / alloc_area 29434 sites (7480 um^2).
Pin Density = 0.01309.
            = total # of pins 508 / total area 38822.


Fence Initialization: numPrefixFence = 4,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 

=== lastAutoLevel = 7 
Iteration  1: Total net bbox = 3.624e+03 (2.41e+03 1.22e+03)
              Est.  stn bbox = 3.994e+03 (2.65e+03 1.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.6M
User specified -module_cluster_mode =  0 
Iteration  2: Total net bbox = 3.624e+03 (2.41e+03 1.22e+03)
              Est.  stn bbox = 3.994e+03 (2.65e+03 1.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1444.2M
Iteration  3: Total net bbox = 3.793e+03 (2.27e+03 1.53e+03)
              Est.  stn bbox = 4.197e+03 (2.51e+03 1.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1445.8M
Iteration  4: Total net bbox = 3.733e+03 (2.26e+03 1.47e+03)
              Est.  stn bbox = 4.136e+03 (2.51e+03 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.2M
Iteration  5: Total net bbox = 3.422e+03 (2.20e+03 1.22e+03)
              Est.  stn bbox = 3.870e+03 (2.47e+03 1.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.3M
 RelinkConst: Total constraint = 4, Relinked 0 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
*** The nonConstraint instance area ratio is 0.017907 
*** The prefixed-fenceArea/coreBoxArea is 0.110963, The auto-ConstraintArea/coreBoxArea is 0.000000 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 4
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.1520 um), Y(1.6720 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (10032, 10032) - (110048, 110048)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1445.0M, mem_delta = 0.0M) ***
End Auto fence creation 1.
Iteration  6: Total net bbox = 3.480e+03 (2.24e+03 1.24e+03)
              Est.  stn bbox = 3.927e+03 (2.50e+03 1.42e+03)
              cpu = 0:00:00.2 real = 468454:58:17 mem = 1445.0M
*** cost = 3.480e+03 (2.24e+03 1.24e+03) (cpu for global=0:00:00.2) real=468454:58:17***
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
*** Free Virtual Timing Model ...(mem=1338.6M)
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
**WARN: (IMPFP-7400):	Module modD_insts vertexes (70.0720000000 , 50.0960000000) (90.0720000000 , 50.0960000000) (90.0720000000 , 30.0960000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
**WARN: (IMPFP-7400):	Module modC_insts vertexes (70.0720000000 , 90.2240000000) (90.0720000000 , 90.2240000000) (90.0720000000 , 70.2240000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
**WARN: (IMPFP-7400):	Module modB_insts vertexes (29.9440000000 , 90.2240000000) (49.9440000000 , 90.2240000000) (49.9440000000 , 70.2240000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
**WARN: (IMPFP-7400):	Module modA_insts vertexes (29.9440000000 , 50.0960000000) (49.9440000000 , 50.0960000000) (49.9440000000 , 30.0960000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 6.514167
TU for constraint module  modD_inst = 25.287328
TU for constraint module  modC_inst = 24.397824
TU for constraint module  modB_inst = 24.016608
TU for constraint module  modA_inst = 24.651968
TU for group pd_moda = 24.651968
TU for group pd_modb = 24.016608
TU for group pd_modc = 24.397824
TU for group pd_modd = 25.287328
TU for group pd_top = 2.215427
Effective Utilizations
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

Average module density = 0.085.
Density for module 'pd_modd' = 0.276.
       = stdcell_area 398 sites (101 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_modc' = 0.266.
       = stdcell_area 384 sites (98 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_modb' = 0.262.
       = stdcell_area 378 sites (96 um^2) / alloc_area 1441 sites (366 um^2).
Density for module 'pd_moda' = 0.269.
       = stdcell_area 388 sites (99 um^2) / alloc_area 1441 sites (366 um^2).
       = stdcell_area 1016 sites (258 um^2) / alloc_area 24566 sites (6243 um^2).
Density for the design = 0.085.
       = stdcell_area 2564 sites (652 um^2) / alloc_area 30330 sites (7708 um^2).
Pin Density = 0.01406.
            = total # of pins 546 / total area 38822.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7400           4  %s are NOT on %s. Please use command %s ...
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
*** Message Summary: 5 warning(s), 0 error(s)

#% End planDesign (date=06/10 15:58:17, total cpu=0:00:07.3, real=0:00:08.0, peak res=1261.0M, current mem=1142.2M)
<CMD> addPowerSwitch -powerDomain pd_moda -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_moda_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_moda
**WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_moda != sleep_moda_N0 in rule pg_moda_ps.
The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
Start building column switches.
Create switch for column at x coord = 29.944
Create switch for column at x coord = 34.944
Create switch for column at x coord = 39.944
Create switch for column at x coord = 44.944
Applying level_shifter rules 
COMMIT_1801: commit_level_shifter ls_modc2modb 
::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2modb 
::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modc 
::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modc 
::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2top 
::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2top 
::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2moda 
::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2moda 
::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modd 
::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modd 
::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts

Total number of switches inserted in pd_moda: 10
Total number of nets inserted in pd_moda: 0
Total number of columns inserted in pd_moda: 4

Verifing row coverage by pso switches.
**WARN: (IMPPSO-306):	row @(29.944 46.816) with site unit is not covered by a switch.
Type 'man IMPPSO-306' for more details.


Switch generated for: pd_moda

Power switch instances inserted at top level.


Total number of switches added to pd_moda : 10
Total number of instances added to pd_moda : 10
addPowerSwitch finished successfully.
<CMD> addPowerSwitch -powerDomain pd_modb -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modb_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modb
**WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modb != sleep_modb_N0 in rule pg_modb_ps.
The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
Start building column switches.
Create switch for column at x coord = 29.944
Create switch for column at x coord = 34.944
Create switch for column at x coord = 39.944
Create switch for column at x coord = 44.944
Applying level_shifter rules 
COMMIT_1801: commit_level_shifter ls_modc2modb 
::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2modb 
::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modc 
::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modc 
::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2top 
::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2top 
::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2moda 
::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2moda 
::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modd 
::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modd 
::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts

Total number of switches inserted in pd_modb: 10
Total number of nets inserted in pd_modb: 0
Total number of columns inserted in pd_modb: 4

Verifing row coverage by pso switches.
**WARN: (IMPPSO-306):	row @(29.944 86.944) with site unit is not covered by a switch.
Type 'man IMPPSO-306' for more details.


Switch generated for: pd_modb

Power switch instances inserted at top level.


Total number of switches added to pd_modb : 10
Total number of instances added to pd_modb : 10
addPowerSwitch finished successfully.
<CMD> addPowerSwitch -powerDomain pd_modc -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modc_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modc
**WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modc != sleep_modc_N0 in rule pg_modc_ps.
The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
Start building column switches.
Create switch for column at x coord = 70.072
Create switch for column at x coord = 75.072
Create switch for column at x coord = 80.072
Create switch for column at x coord = 85.072
Applying level_shifter rules 
COMMIT_1801: commit_level_shifter ls_modc2modb 
::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2modb 
::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modc 
::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modc 
::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2top 
::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2top 
::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2moda 
::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2moda 
::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modd 
::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modd 
::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts

Total number of switches inserted in pd_modc: 10
Total number of nets inserted in pd_modc: 0
Total number of columns inserted in pd_modc: 4

Verifing row coverage by pso switches.
**WARN: (IMPPSO-306):	row @(70.072 86.944) with site unit is not covered by a switch.
Type 'man IMPPSO-306' for more details.


Switch generated for: pd_modc

Power switch instances inserted at top level.


Total number of switches added to pd_modc : 10
Total number of instances added to pd_modc : 10
addPowerSwitch finished successfully.
<CMD> addPowerSwitch -powerDomain pd_modd -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modd_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modd
**WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modd != sleep_modd_N0 in rule pg_modd_ps.
The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
Start building column switches.
Create switch for column at x coord = 70.072
Create switch for column at x coord = 75.072
Create switch for column at x coord = 80.072
Create switch for column at x coord = 85.072
Applying level_shifter rules 
COMMIT_1801: commit_level_shifter ls_modc2modb 
::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2modb 
::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modc 
::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modc 
::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2top 
::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2top 
::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modc2moda 
::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modd2moda 
::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_moda2modd 
::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
COMMIT_1801: commit_level_shifter ls_modb2modd 
::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts

Total number of switches inserted in pd_modd: 10
Total number of nets inserted in pd_modd: 0
Total number of columns inserted in pd_modd: 4

Verifing row coverage by pso switches.
**WARN: (IMPPSO-306):	row @(70.072 46.816) with site unit is not covered by a switch.
Type 'man IMPPSO-306' for more details.


Switch generated for: pd_modd

Power switch instances inserted at top level.


Total number of switches added to pd_modd : 10
Total number of instances added to pd_modd : 10
addPowerSwitch finished successfully.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all
<CMD> globalNetConnect VDDH -type pgpin -pin VDDH -all
<CMD> globalNetConnect VDDL -type pgpin -pin VDDL -all
<CMD> globalNetConnect VDDH_gated_moda -type pgpin -pin VDD -powerDomain pd_moda
<CMD> globalNetConnect VDDH -type pgpin -pin VDD -instanceBasename *moda*HEAD*
<CMD> globalNetConnect VDDH_gated_moda -type pgpin -pin VDDG -instanceBasename *moda*HEAD*
<CMD> globalNetConnect VDDH_gated_modb -type pgpin -pin VDD -powerDomain pd_modb
<CMD> globalNetConnect VDDH -type pgpin -pin VDD -instanceBasename *modb*HEAD*
<CMD> globalNetConnect VDDH_gated_modb -type pgpin -pin VDDG -instanceBasename *modb*HEAD*
<CMD> globalNetConnect VDDL_gated_modc -type pgpin -pin VDD -powerDomain pd_modc
<CMD> globalNetConnect VDDL -type pgpin -pin VDD -instanceBasename *modc*HEAD*
<CMD> globalNetConnect VDDL_gated_modc -type pgpin -pin VDDG -instanceBasename *modc*HEAD*
<CMD> globalNetConnect VDDL_gated_modd -type pgpin -pin VDD -powerDomain pd_modd
<CMD> globalNetConnect VDDL -type pgpin -pin VDD -instanceBasename *modd*HEAD*
<CMD> globalNetConnect VDDL_gated_modd -type pgpin -pin VDDG -instanceBasename *modd*HEAD*
<CMD> select_obj pd_top
<CMD> addRing -type core_rings -nets {VDDH VDDL VSS} -layer {top M8 left M9 bottom M8 right M9} -offset {top 2 bottom 2 left 2 right 2} -width 2 -spacing 2
#% Begin addRing (date=06/10 15:58:18, mem=1144.5M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.3M)
The power planner has cut rows, and such rows will be considered to be placement objects.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=06/10 15:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.1M, current mem=1145.1M)
<CMD> addStripe -nets {VDDH VSS} -direction vertical -layer M9 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_top
#% Begin addStripe (date=06/10 15:58:18, mem=1145.1M)

Initialize fgc environment(mem: 1339.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.4M)
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.472000) (32.071999 46.846001) because cell geometry (29.944000 46.785999) (32.071999 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.442001) (32.071999 46.846001) because cell geometry (29.944000 43.442001) (32.071999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.784000) (32.071999 40.158001) because cell geometry (29.944000 40.098000) (32.071999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.754002) (32.071999 40.158001) because cell geometry (29.944000 36.754002) (32.071999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.096001) (32.071999 33.470001) because cell geometry (29.944000 33.410000) (32.071999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.066000) (32.071999 33.470001) because cell geometry (29.944000 30.066000) (32.071999 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.066000) (42.104000 33.470001) because cell geometry (39.976002 30.066000) (42.104000 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M9   |       18       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.4M, current mem=1146.4M)
<CMD> addStripe -nets {VDDL VSS} -direction horizontal -layer M8 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_top
#% Begin addStripe (date=06/10 15:58:18, mem=1146.4M)

Initialize fgc environment(mem: 1339.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.6M)
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.472000) (32.071999 46.846001) because cell geometry (29.944000 46.785999) (32.071999 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.442001) (32.071999 46.846001) because cell geometry (29.944000 43.442001) (32.071999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.784000) (32.071999 40.158001) because cell geometry (29.944000 40.098000) (32.071999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.754002) (32.071999 40.158001) because cell geometry (29.944000 36.754002) (32.071999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.096001) (32.071999 33.470001) because cell geometry (29.944000 33.410000) (32.071999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.066000) (32.071999 33.470001) because cell geometry (29.944000 30.066000) (32.071999 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.066000) (42.104000 33.470001) because cell geometry (39.976002 30.066000) (42.104000 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 18 wires.
ViaGen created 21 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M8   |       18       |       NA       |
|  VIA8  |       21       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.1M, current mem=1147.1M)
<CMD> deselect_obj -all
<CMD> select_obj pd_moda
<CMD> addRing -type block_rings -nets {VDDH VSS} -layer {top M5 left M6 bottom M5 right M6} -offset {top 2 bottom 2 left 2 right 2} -width 2 -spacing 2 -around power_domain
#% Begin addRing (date=06/10 15:58:18, mem=1147.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.8M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M9 at (53.03, 26.10) (53.94, 54.10)
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (33.03, 54.09) (34.03, 54.10).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M9 at (23.03, 22.10) (23.94, 58.10)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (21.94, 23.03) (57.94, 24.03)
addRing created 8 wires.
ViaGen created 40 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |        4       |       NA       |
|  VIA5  |       11       |        0       |
|   M6   |        4       |       NA       |
|  VIA6  |       11       |        0       |
|  VIA7  |       11       |        0       |
|  VIA8  |        7       |        2       |
+--------+----------------+----------------+
#% End addRing (date=06/10 15:58:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1147.4M, current mem=1147.4M)
<CMD> addStripe -nets {VDDH VSS} -direction vertical -layer M4 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_moda
#% Begin addStripe (date=06/10 15:58:18, mem=1147.4M)

Initialize fgc environment(mem: 1340.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
**WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_moda.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.066000) (42.104000 33.470001) because cell geometry (39.976002 30.066000) (42.104000 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.4M, current mem=1147.4M)
<CMD> addStripe -nets {VDDH VSS} -direction horizontal -layer M3 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_moda
#% Begin addStripe (date=06/10 15:58:18, mem=1147.4M)

Initialize fgc environment(mem: 1340.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
**WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_moda.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.472000) (32.071999 46.846001) because cell geometry (29.944000 46.785999) (32.071999 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.442001) (32.071999 46.846001) because cell geometry (29.944000 43.442001) (32.071999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.784000) (32.071999 40.158001) because cell geometry (29.944000 40.098000) (32.071999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.754002) (32.071999 40.158001) because cell geometry (29.944000 36.754002) (32.071999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.096001) (32.071999 33.470001) because cell geometry (29.944000 33.410000) (32.071999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        2       |       NA       |
|  VIA3  |        2       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.4M, current mem=1147.4M)
<CMD> sroute -connect secondaryPowerPin -powerDomains pd_moda
#% Begin sroute (date=06/10 15:58:18, mem=1147.4M)
**WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
*** Begin SPECIAL ROUTE on Sat Jun 10 15:58:18 2023 ***
SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePowerDomain set to "pd_moda"
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2476.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1050 macros, 32 used
Read in 107 components
  107 core components: 67 unplaced, 0 placed, 40 fixed
Read in 20 physical pins
  20 physical pins: 0 unplaced, 0 placed, 20 fixed
Read in 3 logical pins
Read in 20 nets
Read in 7 special nets, 3 routed
Read in 279 terminals
Begin power routing ...
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (43.94, 33.41) (43.94, 33.47).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (24.03, 33.41) (24.03, 33.47).
  Number of Core ports routed: 15
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 20 io pins ...
 Updating DB with 3 via definition ...

sroute post-processing starts at Sat Jun 10 15:58:19 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Jun 10 15:58:19 2023
sroute created 44 wires.
ViaGen created 63 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       39       |       NA       |
|  VIA1  |       17       |        0       |
|  VIA2  |       17       |        0       |
|  VIA3  |       19       |        0       |
|   M4   |        5       |       NA       |
|  VIA4  |        2       |        0       |
|  VIA5  |        2       |        0       |
|  VIA6  |        2       |        0       |
|  VIA7  |        2       |        0       |
|  VIA8  |        2       |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/10 15:58:19, total cpu=0:00:00.8, real=0:00:01.0, peak res=1153.7M, current mem=1153.7M)
<CMD> deselect_obj -all
<CMD> select_obj pd_modb
<CMD> addRing -type block_rings -nets {VDDH VSS} -layer {top M5 left M6 bottom M5 right M6} -offset {top 2 bottom 2 left 2 right 2} -width 2 -spacing 2 -around power_domain
#% Begin addRing (date=06/10 15:58:19, mem=1153.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.4M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M9 at (53.03, 66.22) (53.94, 94.22)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA8 at (33.03, 94.09) (34.03, 94.22).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M6 & M9 at (23.03, 56.10) (23.94, 98.22)
addRing created 7 wires.
ViaGen created 31 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |        3       |       NA       |
|  VIA5  |        8       |        0       |
|   M6   |        4       |       NA       |
|  VIA6  |        9       |        0       |
|  VIA7  |        9       |        0       |
|  VIA8  |        5       |        0       |
+--------+----------------+----------------+
#% End addRing (date=06/10 15:58:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1153.9M, current mem=1153.9M)
<CMD> addStripe -nets {VDDH VSS} -direction vertical -layer M4 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modb
#% Begin addStripe (date=06/10 15:58:19, mem=1153.9M)

Initialize fgc environment(mem: 1344.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
**WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_modb.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.568001) (47.119999 76.942001) because cell geometry (44.992001 76.882004) (47.119999 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.538002) (47.119999 76.942001) because cell geometry (44.992001 73.538002) (47.119999 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.568001) (37.088001 76.942001) because cell geometry (34.959999 76.882004) (37.088001 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.538002) (37.088001 76.942001) because cell geometry (34.959999 73.538002) (37.088001 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.223999) (42.104000 73.598000) because cell geometry (39.976002 73.538002) (42.104000 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.194000) (42.104000 73.598000) because cell geometry (39.976002 70.194000) (42.104000 70.253998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.255997) (47.119999 83.629997) because cell geometry (44.992001 83.570000) (47.119999 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.225998) (47.119999 83.629997) because cell geometry (44.992001 80.225998) (47.119999 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.599998) (42.104000 86.973999) because cell geometry (39.976002 86.914001) (42.104000 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.570000) (42.104000 86.973999) because cell geometry (39.976002 83.570000) (42.104000 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.912003) (42.104000 80.286003) because cell geometry (39.976002 80.225998) (42.104000 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.882004) (42.104000 80.286003) because cell geometry (39.976002 76.882004) (42.104000 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.255997) (37.088001 83.629997) because cell geometry (34.959999 83.570000) (37.088001 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.225998) (37.088001 83.629997) because cell geometry (34.959999 80.225998) (37.088001 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1154.0M, current mem=1154.0M)
<CMD> addStripe -nets {VDDH VSS} -direction horizontal -layer M3 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modb
#% Begin addStripe (date=06/10 15:58:19, mem=1154.0M)

Initialize fgc environment(mem: 1344.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
**WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_modb.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.599998) (32.071999 86.973999) because cell geometry (29.944000 86.914001) (32.071999 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.570000) (32.071999 86.973999) because cell geometry (29.944000 83.570000) (32.071999 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.912003) (32.071999 80.286003) because cell geometry (29.944000 80.225998) (32.071999 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.882004) (32.071999 80.286003) because cell geometry (29.944000 76.882004) (32.071999 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_70_0' was increased to (29.944000 70.223999) (32.071999 73.598000) because cell geometry (29.944000 73.538002) (32.071999 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.568001) (47.119999 76.942001) because cell geometry (44.992001 76.882004) (47.119999 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.538002) (47.119999 76.942001) because cell geometry (44.992001 73.538002) (47.119999 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.568001) (37.088001 76.942001) because cell geometry (34.959999 76.882004) (37.088001 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.538002) (37.088001 76.942001) because cell geometry (34.959999 73.538002) (37.088001 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.223999) (42.104000 73.598000) because cell geometry (39.976002 73.538002) (42.104000 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.255997) (47.119999 83.629997) because cell geometry (44.992001 83.570000) (47.119999 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.225998) (47.119999 83.629997) because cell geometry (44.992001 80.225998) (47.119999 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.599998) (42.104000 86.973999) because cell geometry (39.976002 86.914001) (42.104000 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.570000) (42.104000 86.973999) because cell geometry (39.976002 83.570000) (42.104000 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.912003) (42.104000 80.286003) because cell geometry (39.976002 80.225998) (42.104000 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.882004) (42.104000 80.286003) because cell geometry (39.976002 76.882004) (42.104000 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.255997) (37.088001 83.629997) because cell geometry (34.959999 83.570000) (37.088001 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.225998) (37.088001 83.629997) because cell geometry (34.959999 80.225998) (37.088001 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        2       |       NA       |
|  VIA3  |        2       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1154.0M, current mem=1154.0M)
<CMD> sroute -connect secondaryPowerPin -powerDomains pd_modb
#% Begin sroute (date=06/10 15:58:19, mem=1154.0M)
**WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
*** Begin SPECIAL ROUTE on Sat Jun 10 15:58:19 2023 ***
SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePowerDomain set to "pd_modb"
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1050 macros, 32 used
Read in 107 components
  107 core components: 67 unplaced, 0 placed, 40 fixed
Read in 20 physical pins
  20 physical pins: 0 unplaced, 0 placed, 20 fixed
Read in 3 logical pins
Read in 20 nets
Read in 7 special nets, 4 routed
Read in 279 terminals
Begin power routing ...
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (43.94, 73.54) (43.94, 73.60).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (24.03, 73.54) (24.03, 73.60).
  Number of Core ports routed: 15
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 20 io pins ...
 Updating DB with 3 via definition ...

sroute post-processing starts at Sat Jun 10 15:58:20 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Jun 10 15:58:20 2023
sroute created 44 wires.
ViaGen created 65 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       39       |       NA       |
|  VIA1  |       18       |        0       |
|  VIA2  |       18       |        0       |
|  VIA3  |       19       |        0       |
|   M4   |        5       |       NA       |
|  VIA4  |        2       |        0       |
|  VIA5  |        2       |        0       |
|  VIA6  |        2       |        0       |
|  VIA7  |        2       |        0       |
|  VIA8  |        2       |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/10 15:58:20, total cpu=0:00:00.8, real=0:00:01.0, peak res=1154.8M, current mem=1154.8M)
<CMD> deselect_obj -all
<CMD> select_obj pd_modc
<CMD> addRing -type block_rings -nets {VDDL VSS} -layer {top M5 left M6 bottom M5 right M6} -offset {top 2 bottom 2 left 2 right 2} -width 2 -spacing 2 -around power_domain
#% Begin addRing (date=06/10 15:58:20, mem=1154.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.4M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (66.07, 93.03) (94.07, 94.03)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (55.94, 63.03) (98.07, 64.03)
addRing created 7 wires.
ViaGen created 35 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |        4       |       NA       |
|  VIA5  |       11       |        0       |
|   M6   |        3       |       NA       |
|  VIA6  |       10       |        0       |
|  VIA7  |       10       |        0       |
|  VIA8  |        4       |        2       |
+--------+----------------+----------------+
#% End addRing (date=06/10 15:58:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1155.0M, current mem=1155.0M)
<CMD> addStripe -nets {VDDL VSS} -direction vertical -layer M4 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modc
#% Begin addStripe (date=06/10 15:58:20, mem=1155.0M)

Initialize fgc environment(mem: 1345.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
**WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modc.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.568001) (87.248001 76.942001) because cell geometry (85.120003 76.882004) (87.248001 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.538002) (87.248001 76.942001) because cell geometry (85.120003 73.538002) (87.248001 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.568001) (77.216003 76.942001) because cell geometry (75.087997 76.882004) (77.216003 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.538002) (77.216003 76.942001) because cell geometry (75.087997 73.538002) (77.216003 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.223999) (82.232002 73.598000) because cell geometry (80.103996 73.538002) (82.232002 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.194000) (82.232002 73.598000) because cell geometry (80.103996 70.194000) (82.232002 70.253998) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.255997) (87.248001 83.629997) because cell geometry (85.120003 83.570000) (87.248001 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.225998) (87.248001 83.629997) because cell geometry (85.120003 80.225998) (87.248001 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.599998) (82.232002 86.973999) because cell geometry (80.103996 86.914001) (82.232002 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.570000) (82.232002 86.973999) because cell geometry (80.103996 83.570000) (82.232002 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.912003) (82.232002 80.286003) because cell geometry (80.103996 80.225998) (82.232002 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.882004) (82.232002 80.286003) because cell geometry (80.103996 76.882004) (82.232002 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.255997) (77.216003 83.629997) because cell geometry (75.087997 83.570000) (77.216003 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.225998) (77.216003 83.629997) because cell geometry (75.087997 80.225998) (77.216003 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1155.0M, current mem=1155.0M)
<CMD> addStripe -nets {VDDL VSS} -direction horizontal -layer M3 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modc
#% Begin addStripe (date=06/10 15:58:20, mem=1155.0M)

Initialize fgc environment(mem: 1345.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
**WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modc.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.568001) (87.248001 76.942001) because cell geometry (85.120003 76.882004) (87.248001 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.538002) (87.248001 76.942001) because cell geometry (85.120003 73.538002) (87.248001 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.568001) (77.216003 76.942001) because cell geometry (75.087997 76.882004) (77.216003 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.538002) (77.216003 76.942001) because cell geometry (75.087997 73.538002) (77.216003 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.223999) (82.232002 73.598000) because cell geometry (80.103996 73.538002) (82.232002 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_70_0' was increased to (70.071999 70.223999) (72.199997 73.598000) because cell geometry (70.071999 73.538002) (72.199997 73.598000) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.255997) (87.248001 83.629997) because cell geometry (85.120003 83.570000) (87.248001 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.225998) (87.248001 83.629997) because cell geometry (85.120003 80.225998) (87.248001 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.599998) (82.232002 86.973999) because cell geometry (80.103996 86.914001) (82.232002 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.570000) (82.232002 86.973999) because cell geometry (80.103996 83.570000) (82.232002 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.912003) (82.232002 80.286003) because cell geometry (80.103996 80.225998) (82.232002 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.882004) (82.232002 80.286003) because cell geometry (80.103996 76.882004) (82.232002 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.255997) (77.216003 83.629997) because cell geometry (75.087997 83.570000) (77.216003 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.225998) (77.216003 83.629997) because cell geometry (75.087997 80.225998) (77.216003 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.599998) (72.199997 86.973999) because cell geometry (70.071999 86.914001) (72.199997 86.973999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.570000) (72.199997 86.973999) because cell geometry (70.071999 83.570000) (72.199997 83.629997) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.912003) (72.199997 80.286003) because cell geometry (70.071999 80.225998) (72.199997 80.286003) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.882004) (72.199997 80.286003) because cell geometry (70.071999 76.882004) (72.199997 76.942001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        2       |       NA       |
|  VIA3  |        2       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1155.0M, current mem=1155.0M)
<CMD> sroute -connect secondaryPowerPin -powerDomains pd_modc
#% Begin sroute (date=06/10 15:58:20, mem=1155.0M)
**WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
*** Begin SPECIAL ROUTE on Sat Jun 10 15:58:20 2023 ***
SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePowerDomain set to "pd_modc"
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1050 macros, 32 used
Read in 107 components
  107 core components: 67 unplaced, 0 placed, 40 fixed
Read in 20 physical pins
  20 physical pins: 0 unplaced, 0 placed, 20 fixed
Read in 3 logical pins
Read in 20 nets
Read in 7 special nets, 5 routed
Read in 279 terminals
Begin power routing ...
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (84.07, 73.54) (84.07, 73.60).
  Number of Core ports routed: 15
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 20 io pins ...
 Updating DB with 3 via definition ...

sroute post-processing starts at Sat Jun 10 15:58:21 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Jun 10 15:58:21 2023
sroute created 44 wires.
ViaGen created 66 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       38       |       NA       |
|  VIA1  |       19       |        0       |
|  VIA2  |       19       |        0       |
|  VIA3  |       20       |        0       |
|   M4   |        6       |       NA       |
|  VIA4  |        3       |        0       |
|  VIA5  |        3       |        0       |
|  VIA6  |        1       |        0       |
|  VIA7  |        1       |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/10 15:58:21, total cpu=0:00:00.8, real=0:00:01.0, peak res=1155.0M, current mem=1153.1M)
<CMD> deselect_obj -all
<CMD> select_obj pd_modd
<CMD> addRing -type block_rings -nets {VDDL VSS} -layer {top M5 left M6 bottom M5 right M6} -offset {top 2 bottom 2 left 2 right 2} -width 2 -spacing 2 -around power_domain
#% Begin addRing (date=06/10 15:58:21, mem=1153.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.7M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (66.07, 53.03) (94.07, 54.03)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M8 at (55.94, 23.03) (98.07, 24.03)
addRing created 6 wires.
ViaGen created 25 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M5   |        3       |       NA       |
|  VIA5  |        7       |        0       |
|   M6   |        3       |       NA       |
|  VIA6  |        8       |        0       |
|  VIA7  |        8       |        0       |
|  VIA8  |        2       |        2       |
+--------+----------------+----------------+
#% End addRing (date=06/10 15:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1153.3M, current mem=1153.3M)
<CMD> addStripe -nets {VDDL VSS} -direction vertical -layer M4 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modd
#% Begin addStripe (date=06/10 15:58:21, mem=1153.3M)

Initialize fgc environment(mem: 1343.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
**WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modd.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.066000) (82.232002 33.470001) because cell geometry (80.103996 30.066000) (82.232002 30.125999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1153.3M, current mem=1153.3M)
<CMD> addStripe -nets {VDDL VSS} -direction horizontal -layer M3 -width 1 -start_offset 3 -spacing 9 -over_power_domain 1 -set_to_set_distance 20 -power_domains pd_modd
#% Begin addStripe (date=06/10 15:58:21, mem=1153.3M)

Initialize fgc environment(mem: 1343.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
**WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modd.
Type 'man IMPPP-4033' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.472000) (72.199997 46.846001) because cell geometry (70.071999 46.785999) (72.199997 46.846001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.442001) (72.199997 46.846001) because cell geometry (70.071999 43.442001) (72.199997 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.096001) (72.199997 33.470001) because cell geometry (70.071999 33.410000) (72.199997 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.784000) (72.199997 40.158001) because cell geometry (70.071999 40.098000) (72.199997 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.754002) (72.199997 40.158001) because cell geometry (70.071999 36.754002) (72.199997 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1343.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        2       |       NA       |
|  VIA3  |        2       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 15:58:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1153.3M, current mem=1153.3M)
<CMD> sroute -connect secondaryPowerPin -powerDomains pd_modd
#% Begin sroute (date=06/10 15:58:22, mem=1153.3M)
**WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
*** Begin SPECIAL ROUTE on Sat Jun 10 15:58:22 2023 ***
SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePowerDomain set to "pd_modd"
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1050 macros, 32 used
Read in 107 components
  107 core components: 67 unplaced, 0 placed, 40 fixed
Read in 20 physical pins
  20 physical pins: 0 unplaced, 0 placed, 20 fixed
Read in 3 logical pins
Read in 20 nets
Read in 7 special nets, 6 routed
Read in 279 terminals
Begin power routing ...
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (84.07, 33.41) (84.07, 33.47).
  Number of Core ports routed: 15
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2478.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 20 io pins ...
 Updating DB with 3 via definition ...

sroute post-processing starts at Sat Jun 10 15:58:22 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Jun 10 15:58:22 2023
sroute created 44 wires.
ViaGen created 63 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       38       |       NA       |
|  VIA1  |       18       |        0       |
|  VIA2  |       18       |        0       |
|  VIA3  |       20       |        0       |
|   M4   |        6       |       NA       |
|  VIA4  |        2       |        0       |
|  VIA5  |        3       |        0       |
|  VIA6  |        1       |        0       |
|  VIA7  |        1       |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/10 15:58:22, total cpu=0:00:00.8, real=0:00:00.0, peak res=1155.0M, current mem=1155.0M)
<CMD> deselect_obj -all
<CMD> fit
<CMD> selectWire 55.9440 96.2240 98.0720 98.2240 5 VSS
<CMD> deselectAll
<CMD> selectWire 63.0320 10.0320 64.0320 110.0480 9 VSS
<CMD> deselectAll
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> selectInst psoI_pd_modb_1_HEADX2_HVT_39_76_6
<CMD> deselectAll
<CMD> selectWire 10.0320 63.0320 110.0480 64.0320 8 VSS
<CMD> deselectAll
<CMD> selectInst psoI_pd_modc_1_HEADX2_HVT_70_70_0
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst psoI_pd_modc_1_HEADX2_HVT_80_83_7
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectObject Module modA_inst
<CMD> zoomBox 34.66200 45.57300 62.36600 61.59600
<CMD> fit
<CMD> deselectAll
<CMD> selectObject Module modD_inst
<CMD> deselectAll
<CMD> selectObject Module modA_inst
<CMD> deselectAll
<CMD> selectObject Module modB_inst
<CMD> deselectAll
<CMD> selectObject Module modC_inst
<CMD> deselectAll
<CMD> selectObject Module modD_inst
<CMD> zoomIn
<CMD> zoomBox 13.03400 31.55900 102.59700 83.35800
<CMD> deselectAll
<CMD> selectWire 55.9440 56.0960 57.9440 98.2240 6 VSS
<CMD> deselectAll
<CMD> selectWire 55.9440 22.0960 57.9440 58.0960 6 VSS
<CMD> man place_design
<CMD> place_design
-place_design_floorplan_mode false         # bool, default=false
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 46.88% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Turning on -handlePartition option for MSV flow
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1499.94 CPU=0:00:00.3 REAL=0:00:00.0) 

*summary: 22 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17989 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1541.9)
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (EMS-27):	Message (IMPESI-2013) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_80_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_73_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_83_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_76_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_70_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_80_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_73_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_83_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_76_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_70_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_40_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_33_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_43_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_36_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_30_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_40_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_33_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_43_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_36_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_30_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
Total number of fetched objects 191
End delay calculation. (MEM=1609.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1563.47 CPU=0:00:01.0 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1533.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.6 mem=1620.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.7 mem=1633.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 95 (61.7%) nets
3		: 28 (18.2%) nets
4     -	14	: 30 (19.5%) nets
15    -	39	: 1 (0.6%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=185 (40 fixed + 145 movable) #buf cell=4 #inv cell=28 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=154 #term=515 #term/net=3.34, #fixedIo=0, #floatIo=0, #fixedPin=20, #floatPin=0
stdCell: 131 single + 54 double + 0 multi
Total standard cell length = 0.4147 (mm), area = 0.0009 (mm^2)




Average module density = 0.306.
Density for module 'pd_modd' = 0.478.
       = stdcell_area 375 sites (95 um^2) / alloc_area 784 sites (199 um^2).
Density for module 'pd_modc' = 0.467.
       = stdcell_area 366 sites (93 um^2) / alloc_area 784 sites (199 um^2).
Density for module 'pd_modb' = 0.459.
       = stdcell_area 360 sites (91 um^2) / alloc_area 784 sites (199 um^2).
Density for module 'pd_moda' = 0.473.
       = stdcell_area 371 sites (94 um^2) / alloc_area 784 sites (199 um^2).
Density for the rest of the design = 0.038.
       = stdcell_area 892 sites (227 um^2) / alloc_area 23737 sites (6033 um^2).
Density for the design = 0.088.
       = stdcell_area 2364 sites (601 um^2) / alloc_area 26875 sites (6830 um^2).
Pin Density = 0.01327.
            = total # of pins 515 / total area 38822.



=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.699e+03 (1.75e+03 9.51e+02)
              Est.  stn bbox = 3.229e+03 (2.10e+03 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.7M
Iteration  2: Total net bbox = 2.699e+03 (1.75e+03 9.51e+02)
              Est.  stn bbox = 3.229e+03 (2.10e+03 1.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.7M
Iteration  3: Total net bbox = 2.318e+03 (1.47e+03 8.47e+02)
              Est.  stn bbox = 2.887e+03 (1.84e+03 1.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1644.3M
Active setup views:
    func_worst_scenario
Iteration  4: Total net bbox = 2.932e+03 (1.86e+03 1.08e+03)
              Est.  stn bbox = 3.568e+03 (2.27e+03 1.30e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1686.1M
Active setup views:
    func_worst_scenario
Iteration  5: Total net bbox = 3.094e+03 (1.84e+03 1.26e+03)
              Est.  stn bbox = 3.749e+03 (2.25e+03 1.50e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.1M
Active setup views:
    func_worst_scenario
Iteration  6: Total net bbox = 3.138e+03 (1.84e+03 1.30e+03)
              Est.  stn bbox = 3.789e+03 (2.25e+03 1.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1686.3M
Active setup views:
    func_worst_scenario
Iteration  7: Total net bbox = 3.313e+03 (1.96e+03 1.35e+03)
              Est.  stn bbox = 3.966e+03 (2.36e+03 1.60e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.3M
Iteration  8: Total net bbox = 3.344e+03 (1.97e+03 1.37e+03)
              Est.  stn bbox = 3.996e+03 (2.38e+03 1.62e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.5M
Active setup views:
    func_worst_scenario
Active setup views:
    func_worst_scenario
Active setup views:
    func_worst_scenario
Iteration  9: Total net bbox = 3.460e+03 (2.00e+03 1.46e+03)
              Est.  stn bbox = 4.119e+03 (2.40e+03 1.72e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1688.9M
Iteration 10: Total net bbox = 3.533e+03 (2.05e+03 1.48e+03)
              Est.  stn bbox = 4.192e+03 (2.46e+03 1.74e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1687.6M
Iteration 11: Total net bbox = 3.533e+03 (2.05e+03 1.48e+03)
              Est.  stn bbox = 4.192e+03 (2.46e+03 1.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1687.6M
*** cost = 3.533e+03 (2.05e+03 1.48e+03) (cpu for global=0:00:01.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*** Starting refinePlace (0:09:29 mem=1686.5M) ***
Total net bbox length = 3.402e+03 (1.989e+03 1.413e+03) (ext = 1.255e+03)
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
4 shifters have no external connections.
16 shifters have been successfully placed.
15 shifters were given a new location.
4 shifters have encountered some problem.
Move report: Detail placement moves 129 insts, mean move: 0.88 um, max move: 6.74 um
	Max move on inst (modB_inst/g342): (43.23, 82.53) --> (37.09, 81.93)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1687.5MB
Summary Report:
Instances move: 145 (out of 145 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 16.57 um (Instance: pd_modd_ls_modd2top_11_UPF_LS) (95.715, 28.777) -> (87.856, 20.064)
	Length: 14 sites, height: 2 rows, site name: unit, cell type: LSUPX1_HVT
Total net bbox length = 3.382e+03 (1.913e+03 1.469e+03) (ext = 1.278e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1687.5MB
*** Finished refinePlace (0:09:29 mem=1687.5M) ***
*** End of Placement (cpu=0:00:07.5, real=0:00:08.0, mem=1678.5M) ***
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

powerDomain pd_top: bins with density > 0.750 =  0.00 % ( 0 / 36 )
powerDomain pd_moda: bins with density > 0.750 =  0.00 % ( 0 / 4 )
powerDomain pd_modb: bins with density > 0.750 =  0.00 % ( 0 / 4 )
powerDomain pd_modc: bins with density > 0.750 =  0.00 % ( 0 / 4 )
powerDomain pd_modd: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 61.546%
*** Free Virtual Timing Model ...(mem=1582.9M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17989 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1567.82)
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 191
End delay calculation. (MEM=1584.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1584.02 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1547.38 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1547.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=154  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 154 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 154 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.721872e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1548.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 495
[NR-eGR]     M2  (2V) length: 9.416410e+02um, number of vias: 690
[NR-eGR]     M3  (3H) length: 1.431992e+03um, number of vias: 257
[NR-eGR]     M4  (4V) length: 5.511510e+02um, number of vias: 25
[NR-eGR]     M5  (5H) length: 6.116480e+02um, number of vias: 37
[NR-eGR]     M6  (6V) length: 2.679760e+02um, number of vias: 4
[NR-eGR]     M7  (7H) length: 3.040000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.804712e+03um, number of vias: 1508
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.380320e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1543.9M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 46.88% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 1543.9M **
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810        40  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-2013        120  The  power  rail of instance %s term %s ...
WARNING   IMPSP-7207           4  Shifter '%s' has no connections outside ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 167 warning(s), 2 error(s)

<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> selectInst pd_moda_iso_pg_moda_c_1_UPF_ISO
<CMD> deselectAll
<CMD> selectWire 71.1360 62.2240 71.1960 70.2240 4 VSS
<CMD> zoomBox 42.32000 51.13700 75.98300 68.40400
<CMD> zoomBox 38.30400 49.30100 77.90800 69.61500
<CMD> panPage 1 0
<CMD> zoomBox 45.44900 47.12000 92.04200 71.01900
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectWire 71.1360 62.2240 71.1960 70.2240 4 VSS
<CMD> zoomBox 40.89400 51.60500 95.71100 79.72200
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectObject Module modC_inst
<CMD> deselectAll
<CMD> selectInst psoI_pd_modc_1_HEADX2_HVT_80_76_6
<CMD> deselectAll
<CMD> selectWire 70.0720 73.2240 90.0720 74.2240 3 VDDL
<CMD> zoomBox 71.06200 66.54600 99.67800 81.22400
<CMD> deselectAll
<CMD> selectWire 86.1050 73.2240 86.1610 74.4240 4 VDDL
<CMD> deselectAll
<CMD> selectInst psoI_pd_modc_1_HEADX2_HVT_85_73_8
<CMD> deselectAll
<CMD> selectWire 86.1050 73.2240 86.1610 74.4240 4 VDDL
<CMD> fit
<CMD> zoomBox -1429.96300 -546.45000 699.96700 546.05200
<CMD> zoomBox -6830.96600 -3725.42500 5896.96500 2803.09300
<CMD> fit
<CMD> zoomIn
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectWire 10.0320 63.0320 110.0480 64.0320 8 VSS
<CMD> deselectAll
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> selectWire 93.0320 10.0320 94.0320 110.0480 9 VDDH
<CMD> deselectAll
<CMD> selectWire 10.0320 63.0320 110.0480 64.0320 8 VSS
<CMD> deselectAll
<CMD> selectWire 10.0320 63.0320 110.0480 64.0320 8 VSS
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> zoomIn
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> zoomBox 83.50300 63.65900 105.00500 74.68800
<CMD> zoomBox 77.31500 60.75300 107.07600 76.01800
<CMD> panPage 0 1
<CMD> zoomBox 73.38000 64.29300 108.39300 82.25200
<CMD> panPage 1 0
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> zoomBox 94.05600 69.43500 107.78700 76.47800
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference pwrdm -isSelectable 0
<CMD> setLayerPreference pwrdm -isSelectable 1
<CMD> deselectAll
<CMD> selectWire 90.1560 73.0320 110.0480 74.0320 8 VDDL
<CMD> deselectAll
<CMD> fit
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1315.6M, totSessionCpu=0:10:19 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -MXPBoundaryLevel 7 -MXPConstraintFile {} -MXPControlSetting 0 -MXPLogicHierAware 0 -MXPPreplaceSetting 5 -MXPRefineSetting 17 -place_global_place_io_pins false -timingDriven true
**INFO: user set opt options
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1316.3M, totSessionCpu=0:10:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] UPF Flow. Number of Power Domains: 6
[GPS-MSV]   Power Domain 'pd_moda' (tag=1)
[GPS-MSV]   Power Domain 'pd_modb' (tag=2)
[GPS-MSV]   Power Domain 'pd_modc' (tag=3)
[GPS-MSV]   Power Domain 'pd_modd' (tag=4)
[GPS-MSV]   Power Domain 'pd_top' (tag=5) Default
[GPS-MSV]   Power Domain '_internal_VDDL_VSS_' (tag=6) Logical Virtual
GigaOpt running with 1 threads.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1484.61 CPU=0:00:00.3 REAL=0:00:01.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1247.3M, totSessionCpu=0:10:20 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1484.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1484.14 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1484.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=154  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 154 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 154 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.731904e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 495
[NR-eGR]     M2  (2V) length: 9.560820e+02um, number of vias: 674
[NR-eGR]     M3  (3H) length: 1.541280e+03um, number of vias: 267
[NR-eGR]     M4  (4V) length: 5.885420e+02um, number of vias: 25
[NR-eGR]     M5  (5H) length: 5.105670e+02um, number of vias: 37
[NR-eGR]     M6  (6V) length: 2.207040e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.817175e+03um, number of vias: 1498
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.442640e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1484.52 MB )
Extraction called for design 'mv_lp_top' of instances=185 and nets=198 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mv_lp_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1484.520M)
**WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1507.89)
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_70_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_76_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_83_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_73_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_80_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_70_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_76_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_83_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_73_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_80_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_30_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_36_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_43_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_33_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_40_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_30_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_36_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_43_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_33_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_40_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
Total number of fetched objects 191
End delay calculation. (MEM=1581.3 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1535.14 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:10:23 mem=1535.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.040 |
|           TNS (ns):|-190.905 |
|    Violating Paths:|   78    |
|          All Paths:|   78    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.034   |     10 (10)      |
|   max_tran     |     20 (29)      |   -1.264   |     23 (32)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.882%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1290.3M, totSessionCpu=0:10:23 **
** INFO : this run is activating medium effort placeOptDesign flow
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*** Starting optimizing excluded clock nets MEM= 1539.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1539.5M) ***
The useful skew maximum allowed delay is: 0.16

Optimization is working on the following views:
  Setup views: func_worst_scenario 
  Hold  views: test_best_scenario func_best_scenario 
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:24.0/0:55:55.2 (0.2), mem = 1537.8M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.


Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "pd_moda" has 38 buffer(s) to use
	PowerDomain "pd_modb" has 38 buffer(s) to use
	PowerDomain "pd_modc" has 38 buffer(s) to use
	PowerDomain "pd_modd" has 38 buffer(s) to use
	PowerDomain "pd_top" has 38 buffer(s) to use
	PowerDomain "_internal_VDDL_VSS_" (pd tag = "6") is virtual.
Always on buffers found for each power domain:
	PowerDomain "pd_moda" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "pd_modb" (pd tag = "2") has 18 always on buffer(s) to use
	PowerDomain "pd_modc" (pd tag = "3") has 18 always on buffer(s) to use
	PowerDomain "pd_modd" (pd tag = "4") has 18 always on buffer(s) to use
	PowerDomain "pd_top" (pd tag = "5") has 18 always on buffer(s) to use
	PowerDomain "_internal_VDDL_VSS_" (pd tag = "6") is virtual.


Netlist preparation processing... 
Removed 3 instances
*info: Marking 6 isolation instances dont touch
*info: Marking 14 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:10:26.8/0:55:58.0 (0.2), mem = 1623.4M
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt high fanout net optimization
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:27.1/0:55:58.3 (0.2), mem = 1616.9M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:10:30.6/0:56:01.8 (0.2), mem = 1624.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:30.6/0:56:01.8 (0.2), mem = 1624.5M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    30|    40|    -1.23|    14|    14|    -0.02|     0|     0|     0|     0|   -14.92|  -186.80|       0|       0|       0|   6.51|          |         |
|    16|    23|    -1.18|     0|     0|     0.00|     0|     0|     0|     0|   -15.65|  -173.18|      11|       0|       9|   6.96| 0:00:00.0|  1705.7M|
|    16|    23|    -1.18|     0|     0|     0.00|     0|     0|     0|     0|   -15.65|  -173.19|       1|       0|       0|   6.99| 0:00:00.0|  1705.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1705.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:10:33.9/0:56:05.1 (0.2), mem = 1633.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1384.5M, totSessionCpu=0:10:34 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:33.9/0:56:05.1 (0.2), mem = 1629.8M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*info: 1 clock net excluded
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
*info: 7 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -15.654  TNS Slack -173.192 
+--------+--------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+-------------------+---------+------------------------+
| -15.654|-173.192|     6.99%|   0:00:00.0| 1681.3M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -14.094|-163.423|     6.98%|   0:00:00.0| 1728.8M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -14.094|-163.423|     6.98%|   0:00:01.0| 1729.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -14.094|-163.423|     6.98%|   0:00:00.0| 1729.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -11.245| -70.666|     7.04%|   0:00:00.0| 1740.5M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -11.245| -70.564|     7.09%|   0:00:00.0| 1741.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -11.245| -70.564|     7.09%|   0:00:01.0| 1741.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -11.245| -70.564|     7.09%|   0:00:00.0| 1741.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
| -10.743| -55.566|     7.12%|   0:00:00.0| 1741.4M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.743| -55.542|     7.11%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.743| -55.542|     7.11%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.743| -55.542|     7.11%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.752|     7.12%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:01.0| 1741.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
| -10.722| -54.803|     7.15%|   0:00:00.0| 1741.8M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
+--------+--------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=1741.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=1741.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -10.722  TNS Slack -54.803 
*** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:10:42.1/0:56:13.3 (0.2), mem = 1648.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -10.722
*** Check timing (0:00:00.0)
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.



*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1648.72 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=168  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 168 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 168 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.681744e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1649.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.



*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 2.959e+03 (1.72e+03 1.24e+03)
              Est.  stn bbox = 3.519e+03 (2.05e+03 1.47e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1614.5M
Iteration  6: Total net bbox = 2.971e+03 (1.73e+03 1.24e+03)
              Est.  stn bbox = 3.536e+03 (2.06e+03 1.48e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1614.7M
Iteration  7: Total net bbox = 3.073e+03 (1.78e+03 1.30e+03)
              Est.  stn bbox = 3.642e+03 (2.11e+03 1.53e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1615.0M
Iteration  8: Total net bbox = 3.233e+03 (1.83e+03 1.40e+03)
              Est.  stn bbox = 3.806e+03 (2.17e+03 1.64e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1615.2M
Iteration  9: Total net bbox = 3.210e+03 (1.83e+03 1.38e+03)
              Est.  stn bbox = 3.780e+03 (2.16e+03 1.62e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1615.4M
Move report: Timing Driven Placement moves 140 insts, mean move: 3.80 um, max move: 22.64 um
	Max move on inst (g396__1881): (63.38, 75.24) --> (74.04, 63.26)

Finished Incremental Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1609.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*** Starting refinePlace (0:10:44 mem=1609.9M) ***
Total net bbox length = 3.405e+03 (1.955e+03 1.450e+03) (ext = 1.236e+03)
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_ls_modc2modb_7_UPF_LS' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
16 shifters were already placed.
5 shifters have no external connections.
16 shifters have been successfully placed.
4 shifters have encountered some problem.
Move report: Detail placement moves 139 insts, mean move: 0.62 um, max move: 4.03 um
	Max move on inst (FE_OFC43_R): (60.62, 54.61) --> (57.15, 55.18)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1615.3MB
Summary Report:
Instances move: 139 (out of 156 movable)
Instances flipped: 2
Mean displacement: 0.62 um
Max displacement: 4.03 um (Instance: FE_OFC43_R) (60.62, 54.613) -> (57.152, 55.176)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Total net bbox length = 3.349e+03 (1.878e+03 1.471e+03) (ext = 1.255e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1615.3MB
*** Finished refinePlace (0:10:44 mem=1615.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1609.99 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1610.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=168  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 168 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 168 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.701808e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1610.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 520
[NR-eGR]     M2  (2V) length: 8.401040e+02um, number of vias: 703
[NR-eGR]     M3  (3H) length: 1.504496e+03um, number of vias: 276
[NR-eGR]     M4  (4V) length: 7.317280e+02um, number of vias: 21
[NR-eGR]     M5  (5H) length: 5.323030e+02um, number of vias: 34
[NR-eGR]     M6  (6V) length: 1.693280e+02um, number of vias: 4
[NR-eGR]     M7  (7H) length: 3.040000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.778263e+03um, number of vias: 1558
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.631120e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1607.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1605.5M)
Extraction called for design 'mv_lp_top' of instances=196 and nets=209 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mv_lp_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1605.500M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1351.0M, totSessionCpu=0:10:44 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1616.16)
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 202
End delay calculation. (MEM=1635.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1635.95 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:44.7/0:56:15.9 (0.2), mem = 1636.0M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    17|    24|    -1.27|     1|     1|    -0.00|     0|     0|     0|     0|   -10.82|   -55.14|       0|       0|       0|   7.15|          |         |
|    14|    18|    -1.25|     0|     0|     0.00|     0|     0|     0|     0|   -11.83|   -56.90|       4|       2|       4|   7.50| 0:00:00.0|  1726.3M|
|    13|    17|    -1.25|     0|     0|     0.00|     0|     0|     0|     0|   -11.73|   -56.80|       0|       0|       2|   7.56| 0:00:00.0|  1726.3M|
|    12|    16|    -1.25|     0|     0|     0.00|     0|     0|     0|     0|   -12.58|   -57.65|       1|       0|       0|   7.59| 0:00:01.0|  1726.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1726.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:10:48.8/0:56:20.1 (0.2), mem = 1654.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1400.3M, totSessionCpu=0:10:49 **
*** Timing NOT met, worst failing slack is -12.583
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:48.9/0:56:20.2 (0.2), mem = 1650.1M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*info: 1 clock net excluded
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
*info: 7 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -12.583 TNS Slack -57.652 Density 7.59
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   |-10.422|-49.791|
|reg2reg   |-12.583|-42.225|
|HEPG      |-12.583|-42.225|
|All Paths |-12.583|-57.652|
+----------+-------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
| -12.583|  -12.583| -42.225|  -57.652|     7.59%|   0:00:00.0| 1701.0M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.147|  -12.147| -41.790|  -57.216|     7.59%|   0:00:00.0| 1748.2M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.147|  -12.147| -41.701|  -57.127|     7.57%|   0:00:00.0| 1748.4M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
| -12.147|  -12.147| -41.618|  -57.044|     7.57%|   0:00:00.0| 1748.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
| -12.147|  -12.147| -41.573|  -57.000|     7.54%|   0:00:00.0| 1748.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
| -12.147|  -12.147| -40.189|  -55.616|     7.57%|   0:00:00.0| 1748.5M|func_worst_scenario|  reg2reg| modC_inst/C2B_reg/D    |
| -12.147|  -12.147| -40.178|  -55.605|     7.58%|   0:00:00.0| 1748.6M|func_worst_scenario|  reg2reg| modC_inst/C2B_reg/D    |
| -12.147|  -12.147| -39.578|  -55.004|     7.58%|   0:00:00.0| 1748.8M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
| -12.147|  -12.147| -39.430|  -55.304|     7.58%|   0:00:00.0| 1748.8M|func_worst_scenario|  reg2reg| modD_inst/D2B_reg/D    |
| -12.147|  -12.147| -39.412|  -55.305|     7.59%|   0:00:00.0| 1748.8M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.147|  -12.147| -39.404|  -55.298|     7.60%|   0:00:01.0| 1748.9M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.147|  -12.147| -39.393|  -55.296|     7.61%|   0:00:00.0| 1749.0M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.147|  -12.147| -39.348|  -55.235|     7.59%|   0:00:00.0| 1749.0M|func_worst_scenario|  reg2reg| modB_inst/B2D_reg/SE   |
| -12.147|  -12.147| -39.339|  -55.235|     7.62%|   0:00:00.0| 1749.0M|func_worst_scenario|  reg2reg| modB_inst/B2D_reg/SE   |
| -12.147|  -12.147| -39.330|  -55.225|     7.61%|   0:00:00.0| 1749.1M|func_worst_scenario|  reg2reg| modB_inst/B2D_reg/SE   |
| -12.147|  -12.147| -39.321|  -55.216|     7.59%|   0:00:00.0| 1749.1M|func_worst_scenario|  reg2reg| modD_inst/D2C_reg/SI   |
| -12.147|  -12.147| -39.321|  -55.216|     7.59%|   0:00:00.0| 1748.2M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1748.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1748.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.987|-48.191|
|reg2reg   |-12.147|-39.321|
|HEPG      |-12.147|-39.321|
|All Paths |-12.147|-55.216|
+----------+-------+-------+

** GigaOpt Optimizer WNS Slack -12.147 TNS Slack -55.216 Density 7.59
** GigaOpt Optimizer WNS Slack -12.147 TNS Slack -55.216 Density 7.59
OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.987|-48.191|
|reg2reg   |-12.147|-39.321|
|HEPG      |-12.147|-39.321|
|All Paths |-12.147|-55.216|
+----------+-------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1748.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:10:55.1/0:56:26.4 (0.2), mem = 1655.7M
End: GigaOpt Optimization in TNS mode


*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_worst_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1655.25 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1655.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=178  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 178 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 178 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.713512e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1655.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.



*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Iteration  5: Total net bbox = 2.953e+03 (1.70e+03 1.25e+03)
              Est.  stn bbox = 3.511e+03 (2.03e+03 1.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1620.9M
Iteration  6: Total net bbox = 2.976e+03 (1.72e+03 1.26e+03)
              Est.  stn bbox = 3.538e+03 (2.05e+03 1.49e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1621.1M
Iteration  7: Total net bbox = 3.070e+03 (1.77e+03 1.30e+03)
              Est.  stn bbox = 3.632e+03 (2.11e+03 1.53e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1621.4M
Iteration  8: Total net bbox = 3.229e+03 (1.84e+03 1.39e+03)
              Est.  stn bbox = 3.795e+03 (2.17e+03 1.62e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1621.6M
Iteration  9: Total net bbox = 3.214e+03 (1.84e+03 1.37e+03)
              Est.  stn bbox = 3.775e+03 (2.18e+03 1.60e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1621.7M
Move report: Timing Driven Placement moves 150 insts, mean move: 2.56 um, max move: 12.02 um
	Max move on inst (modA_inst/FE_OCPC51_n_30): (44.23, 46.82) --> (32.22, 46.81)

Finished Incremental Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1616.4M)
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*** Starting refinePlace (0:10:57 mem=1616.7M) ***
Total net bbox length = 3.419e+03 (1.978e+03 1.441e+03) (ext = 1.240e+03)
**WARN: (IMPSP-7207):	Shifter 'pd_modd_ls_modd2modb_10_UPF_LS' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_ls_modc2modb_7_UPF_LS' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_ls_modc2moda_6_UPF_LS' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
**WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
Type 'man IMPSP-7207' for more detail.
16 shifters were already placed.
7 shifters have no external connections.
16 shifters have been successfully placed.
4 shifters have encountered some problem.
Move report: Detail placement moves 150 insts, mean move: 0.53 um, max move: 2.31 um
	Max move on inst (modD_inst/RD2_reg): (71.01, 37.33) --> (72.20, 38.46)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1622.1MB
Summary Report:
Instances move: 150 (out of 166 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 2.31 um (Instance: modD_inst/RD2_reg) (71.012, 37.331) -> (72.2, 38.456)
	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_LVT, constraint:Fence
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.347e+03 (1.894e+03 1.453e+03) (ext = 1.246e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1622.1MB
*** Finished refinePlace (0:10:57 mem=1622.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1616.80 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1616.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=178  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 178 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 178 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.656664e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1617.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 540
[NR-eGR]     M2  (2V) length: 7.873620e+02um, number of vias: 724
[NR-eGR]     M3  (3H) length: 1.509512e+03um, number of vias: 266
[NR-eGR]     M4  (4V) length: 7.516380e+02um, number of vias: 21
[NR-eGR]     M5  (5H) length: 5.133040e+02um, number of vias: 34
[NR-eGR]     M6  (6V) length: 1.807280e+02um, number of vias: 2
[NR-eGR]     M7  (7H) length: 1.520000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.742696e+03um, number of vias: 1587
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.588560e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1615.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1613.6M)
Extraction called for design 'mv_lp_top' of instances=206 and nets=219 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mv_lp_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1613.578M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1360.9M, totSessionCpu=0:10:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1626.27)
Total number of fetched objects 212
End delay calculation. (MEM=1646.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1646.12 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:57.5/0:56:28.8 (0.2), mem = 1644.2M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|    17|    -1.22|     0|     0|     0.00|     0|     0|     0|     0|   -12.14|   -55.15|       0|       0|       0|   7.59|          |         |
|    12|    16|    -1.22|     0|     0|     0.00|     0|     0|     0|     0|   -12.14|   -55.71|       0|       0|       1|   7.59| 0:00:00.0|  1727.5M|
|    12|    16|    -1.22|     0|     0|     0.00|     0|     0|     0|     0|   -12.14|   -55.71|       0|       0|       0|   7.59| 0:00:00.0|  1727.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1727.9M) ***


*** Starting refinePlace (0:11:02 mem=1744.7M) ***
Total net bbox length = 3.347e+03 (1.894e+03 1.453e+03) (ext = 1.246e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1744.7MB
Summary Report:
Instances move: 0 (out of 166 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.347e+03 (1.894e+03 1.453e+03) (ext = 1.246e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1744.7MB
*** Finished refinePlace (0:11:02 mem=1744.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1744.7M) ***


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1744.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:11:01.9/0:56:33.2 (0.2), mem = 1659.8M
End: GigaOpt DRV Optimization
**WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     Summary (cpu=0.07min real=0.08min mem=1659.8M)                             
------------------------------------------------------------

Setup views included:
 func_worst_scenario 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -12.135 | -12.135 | -9.971  |
|           TNS (ns):| -55.707 | -39.831 | -48.678 |
|    Violating Paths:|   22    |   12    |   18    |
|          All Paths:|   78    |   49    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -1.018   |     10 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1405.5M, totSessionCpu=0:11:02 **
*** Timing NOT met, worst failing slack is -12.135
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:02.2/0:56:33.5 (0.2), mem = 1655.8M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*info: 1 clock net excluded
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
*info: 7 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -12.135 TNS Slack -55.707 Density 7.59
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.971|-48.678|
|reg2reg   |-12.135|-39.831|
|HEPG      |-12.135|-39.831|
|All Paths |-12.135|-55.707|
+----------+-------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
| -12.135|  -12.135| -39.831|  -55.707|     7.59%|   0:00:00.0| 1707.7M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.048|  -12.048| -39.751|  -55.627|     7.59%|   0:00:01.0| 1758.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.048|  -12.048| -39.751|  -55.627|     7.59%|   0:00:00.0| 1757.4M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=1757.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  -9.887|  -12.048| -48.600|  -55.627|     7.59%|   0:00:00.0| 1757.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
|  -9.836|  -12.048| -49.993|  -56.749|     7.76%|   0:00:04.0| 1759.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:04.0 mem=1759.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=1759.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

** GigaOpt Optimizer WNS Slack -12.048 TNS Slack -56.749 Density 7.76

*** Starting refinePlace (0:11:13 mem=1759.9M) ***
Total net bbox length = 3.404e+03 (1.935e+03 1.470e+03) (ext = 1.221e+03)
Move report: Detail placement moves 12 insts, mean move: 0.89 um, max move: 2.89 um
	Max move on inst (modB_inst/RB4_reg): (45.90, 70.22) --> (44.69, 71.90)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1760.2MB
Summary Report:
Instances move: 12 (out of 169 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 2.89 um (Instance: modB_inst/RB4_reg) (45.904, 70.224) -> (44.688, 71.896)
	Length: 26 sites, height: 1 rows, site name: unit, cell type: DFFX1_LVT, constraint:Fence
Total net bbox length = 3.409e+03 (1.939e+03 1.470e+03) (ext = 1.221e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1760.2MB
*** Finished refinePlace (0:11:13 mem=1760.2M) ***
*** maximum move = 2.89 um ***
*** Finished re-routing un-routed nets (1760.2M) ***


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1760.2M) ***
** GigaOpt Optimizer WNS Slack -12.048 TNS Slack -56.749 Density 7.76
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
| -12.048|  -12.048| -39.751|  -56.749|     7.76%|   0:00:00.0| 1760.5M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.048|  -12.048| -39.751|  -56.749|     7.76%|   0:00:01.0| 1760.5M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1760.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  -9.836|  -12.048| -49.993|  -56.749|     7.76%|   0:00:00.0| 1760.5M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
|  -9.836|  -12.048| -49.993|  -56.749|     7.76%|   0:00:01.0| 1760.5M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1760.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1760.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

OptDebug: Start of Optimizer WNS Pass 2:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
| -12.048|  -12.048| -39.751|  -56.749|     7.76%|   0:00:00.0| 1761.6M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (test_worst_scenario 1) (func_worst_scenario 1) (test_best_scenario 0.199341) (func_best_scenario 0.199341)
| -12.048|  -12.048| -39.751|  -56.749|     7.76%|   0:00:00.0| 1769.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1769.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  -9.836|  -12.048| -49.993|  -56.749|     7.76%|   0:00:00.0| 1769.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
Analyzing useful skew in preCTS mode ...
|  -9.836|  -12.048| -49.993|  -56.749|     7.76%|   0:00:01.0| 1769.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1769.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1769.1M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

** GigaOpt Optimizer WNS Slack -12.048 TNS Slack -56.749 Density 7.76

*** Starting refinePlace (0:11:17 mem=1765.4M) ***
Total net bbox length = 3.409e+03 (1.939e+03 1.470e+03) (ext = 1.221e+03)
Move report: Detail placement moves 2 insts, mean move: 0.15 um, max move: 0.15 um
	Max move on inst (modC_inst/C2B_reg): (73.57, 76.91) --> (73.72, 76.91)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1765.7MB
Summary Report:
Instances move: 2 (out of 169 movable)
Instances flipped: 1
Mean displacement: 0.15 um
Max displacement: 0.15 um (Instance: modC_inst/C2B_reg) (73.568, 76.912) -> (73.72, 76.912)
	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFX2_LVT, constraint:Fence
Total net bbox length = 3.408e+03 (1.939e+03 1.469e+03) (ext = 1.221e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1765.7MB
*** Finished refinePlace (0:11:17 mem=1765.7M) ***
*** maximum move = 0.15 um ***
*** Finished re-routing un-routed nets (1764.5M) ***


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1764.5M) ***
** GigaOpt Optimizer WNS Slack -12.048 TNS Slack -56.749 Density 7.76
OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:10.0 mem=1763.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 0:11:17.0/0:56:48.2 (0.2), mem = 1665.4M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -12.048
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:17.0/0:56:48.3 (0.2), mem = 1663.4M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

*info: 1 clock net excluded
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
*info: 7 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -12.048 TNS Slack -56.749 Density 7.76
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.836|-49.993|
|reg2reg   |-12.048|-39.751|
|HEPG      |-12.048|-39.751|
|All Paths |-12.048|-56.749|
+----------+-------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
| -12.048|  -12.048| -39.751|  -56.749|     7.76%|   0:00:00.0| 1709.8M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
| -12.048|  -12.048| -39.347|  -56.353|     7.67%|   0:00:02.0| 1758.8M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
| -12.048|  -12.048| -38.725|  -55.731|     7.67%|   0:00:00.0| 1758.8M|func_worst_scenario|  reg2reg| modC_inst/C2B_reg/D    |
| -12.048|  -12.048| -38.693|  -55.699|     7.68%|   0:00:00.0| 1758.8M|func_worst_scenario|  reg2reg| modC_inst/C2B_reg/D    |
| -12.048|  -12.048| -38.652|  -55.657|     7.68%|   0:00:00.0| 1758.8M|func_worst_scenario|  reg2reg| modD_inst/D2C_reg/SE   |
| -12.048|  -12.048| -38.031|  -54.990|     7.69%|   0:00:00.0| 1758.9M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
| -12.049|  -12.049| -37.842|  -54.799|     7.69%|   0:00:00.0| 1758.9M|func_worst_scenario|  reg2reg| modC_inst/C2D_reg/D    |
| -12.049|  -12.049| -37.536|  -54.671|     7.67%|   0:00:00.0| 1758.9M|func_worst_scenario|  reg2reg| modD_inst/D2B_reg/D    |
| -12.049|  -12.049| -37.366|  -54.183|     7.67%|   0:00:00.0| 1758.9M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.049|  -12.049| -37.336|  -54.189|     7.68%|   0:00:01.0| 1759.1M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.049|  -12.049| -37.326|  -54.199|     7.68%|   0:00:00.0| 1759.2M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
| -12.049|  -12.049| -37.320|  -54.193|     7.70%|   0:00:00.0| 1759.4M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
| -12.049|  -12.049| -37.302|  -54.193|     7.73%|   0:00:00.0| 1759.5M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
| -12.049|  -12.049| -37.258|  -53.954|     7.73%|   0:00:00.0| 1759.5M|func_worst_scenario|  reg2reg| modB_inst/B2D_reg/SE   |
| -12.049|  -12.049| -37.248|  -53.946|     7.70%|   0:00:01.0| 1759.5M|func_worst_scenario|  reg2reg| modB_inst/B2D_reg/SE   |
| -12.049|  -12.049| -37.248|  -53.767|     7.76%|   0:00:01.0| 1758.7M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
+--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:05.0 mem=1758.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:05.0 mem=1758.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.837|-47.377|
|reg2reg   |-12.049|-37.248|
|HEPG      |-12.049|-37.248|
|All Paths |-12.049|-53.767|
+----------+-------+-------+

** GigaOpt Optimizer WNS Slack -12.049 TNS Slack -53.767 Density 7.76

*** Starting refinePlace (0:11:27 mem=1764.9M) ***
Total net bbox length = 3.443e+03 (1.933e+03 1.510e+03) (ext = 1.221e+03)
Move report: Timing Driven Placement moves 27 insts, mean move: 2.68 um, max move: 8.66 um
	Max move on inst (modD_inst/W_reg): (82.69, 46.82) --> (82.99, 38.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1767.2MB
Move report: Detail placement moves 41 insts, mean move: 1.63 um, max move: 5.47 um
	Max move on inst (modB_inst/FE_OCPC61_B2D_1): (43.78, 73.57) --> (38.30, 73.57)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1767.3MB
Summary Report:
Instances move: 57 (out of 172 movable)
Instances flipped: 10
Mean displacement: 2.26 um
Max displacement: 8.66 um (Instance: modD_inst/W_reg) (82.688, 46.816) -> (82.992, 38.456)
	Length: 26 sites, height: 1 rows, site name: unit, cell type: DFFX1_LVT, constraint:Fence
Total net bbox length = 3.422e+03 (1.909e+03 1.513e+03) (ext = 1.223e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1767.3MB
*** Finished refinePlace (0:11:27 mem=1767.3M) ***
*** maximum move = 8.66 um ***
*** Finished re-routing un-routed nets (1761.9M) ***


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1761.9M) ***
** GigaOpt Optimizer WNS Slack -12.049 TNS Slack -53.767 Density 7.76
OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.837|-47.377|
|reg2reg   |-12.049|-37.248|
|HEPG      |-12.049|-37.248|
|All Paths |-12.049|-53.767|
+----------+-------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=1761.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:11:27.3/0:56:58.6 (0.2), mem = 1669.8M
End: GigaOpt Optimization in TNS mode
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:27.5/0:56:58.8 (0.2), mem = 1688.9M
Reclaim Optimization WNS Slack -12.049  TNS Slack -53.767 Density 7.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     7.76%|        -| -12.049| -53.767|   0:00:00.0| 1688.9M|
|     7.76%|        0| -12.049| -53.767|   0:00:00.0| 1689.7M|
|     7.64%|        4| -12.049| -53.384|   0:00:01.0| 1729.6M|
|     7.57%|       17| -12.049| -53.396|   0:00:00.0| 1729.6M|
|     7.57%|        0| -12.049| -53.396|   0:00:00.0| 1729.6M|
|     7.57%|        0| -12.049| -53.396|   0:00:00.0| 1729.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -12.049  TNS Slack -53.396 Density 7.57
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **

*** Starting refinePlace (0:11:29 mem=1745.6M) ***
Total net bbox length = 3.419e+03 (1.914e+03 1.505e+03) (ext = 1.223e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1745.6MB
Summary Report:
Instances move: 0 (out of 168 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.419e+03 (1.914e+03 1.505e+03) (ext = 1.223e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1745.6MB
*** Finished refinePlace (0:11:29 mem=1745.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1745.6M) ***


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1745.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:11:29.4/0:57:00.7 (0.2), mem = 1744.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1671.41M, totSessionCpu=0:11:29).
Begin: GigaOpt postEco DRV Optimization
*info: Marking 14 level shifter instances dont touch
*info: Marking 6 isolation instances dont touch
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:29.5/0:57:00.8 (0.2), mem = 1671.4M
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|    20|    -1.23|     0|     0|     0.00|     0|     0|     0|     0|   -12.05|   -53.40|       0|       0|       0|   7.57|          |         |
|    15|    19|    -1.23|     0|     0|     0.00|     0|     0|     0|     0|   -12.05|   -53.39|       0|       2|       0|   7.62| 0:00:00.0|  1741.9M|
|    15|    19|    -1.23|     0|     0|     0.00|     0|     0|     0|     0|   -12.05|   -53.39|       0|       0|       0|   7.62| 0:00:01.0|  1742.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1742.1M) ***


*** Starting refinePlace (0:11:33 mem=1753.5M) ***
Total net bbox length = 3.423e+03 (1.917e+03 1.506e+03) (ext = 1.223e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
Summary Report:
Instances move: 0 (out of 170 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.423e+03 (1.917e+03 1.506e+03) (ext = 1.223e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1753.5MB
*** Finished refinePlace (0:11:33 mem=1753.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1753.5M) ***


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1753.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.6 (1.0), totSession cpu/real = 0:11:33.2/0:57:04.4 (0.2), mem = 1673.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'mv_lp_top' of instances=210 and nets=223 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mv_lp_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1628.590M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1653.63 MB )
[NR-eGR] Read 872 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1653.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 872
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=182  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 182 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 182 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.705152e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1654.11 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mv_lp_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1642.11)
Total number of fetched objects 216
End delay calculation. (MEM=1661.91 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1661.91 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:11:34 mem=1661.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:15, real = 0:01:16, mem = 1413.7M, totSessionCpu=0:11:34 **
**WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -12.051 | -12.051 | -9.838  |
|           TNS (ns):| -53.401 | -37.245 | -46.981 |
|    Violating Paths:|   26    |    8    |   24    |
|          All Paths:|   78    |   49    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (8)       |   -1.027   |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:01:18, mem = 1415.2M, totSessionCpu=0:11:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:16, real = 0:01:18, mem = 1577.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810        80  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPESI-2013        560  The  power  rail of instance %s term %s ...
WARNING   IMPSP-7207          12  Shifter '%s' has no connections outside ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3668          4  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 663 warning(s), 0 error(s)

<CMD> man routeDesign
<CMD> routeDesign
#% Begin routeDesign (date=06/10 16:58:36, mem=1331.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1331.54 (MB), peak = 1452.94 (MB)
#cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Ignoring the OffRegion constraint modA_inst.
Ignoring the OffRegion constraint modB_inst.
Ignoring the OffRegion constraint modC_inst.
Ignoring the OffRegion constraint modD_inst.

Begin checking placement ... (start mem=1579.2M, init mem=1579.5M)
*info: Placed = 210            (Fixed = 56)
*info: Unplaced = 0           
Placement Density:7.62%(559/7327)
Placement Density (including fixed std cells):12.19%(940/7708)
PowerDomain Density <pd_moda>:31.87%(94/295)
PowerDomain Density <pd_modb>:34.97%(103/295)
PowerDomain Density <pd_modc>:33.16%(98/295)
PowerDomain Density <pd_modd>:35.75%(105/295)
PowerDomain Density <pd_top>:2.57%(158/6147)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1579.2M)
Setting ::DelayCal::PrerouteDcFastMode 0

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1539.4M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=06/10 16:58:37, mem=1293.0M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Jun 10 16:58:37 2023
#
#Generating timing data, please wait...
#216 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
**WARN: (EMS-27):	Message (IMPESI-2013) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_70_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_76_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_83_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_73_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_80_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_70_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_76_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_83_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_73_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_80_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_30_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_36_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_43_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_33_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_40_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_30_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_36_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_43_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_33_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
**WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC15_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_40_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
Total number of fetched objects 216
End delay calculation. (MEM=1580.17 CPU=0:00:00.1 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1324.52 (MB), peak = 1452.94 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=223)
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M7. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2280 for preferred direction tracks is smaller than the PITCH 2.4320 for LAYER M9. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_17989.tif.gz ...
#Read in timing information for 20 ports, 210 instances from timing file .timing_file_17989.tif.gz.
#NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
#Start routing data preparation on Sat Jun 10 16:58:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.750.
#Voltage range [0.000 - 0.750] has 216 nets.
#Voltage range [0.750 - 0.750] has 5 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 0.22800    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.15200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.83 (MB), peak = 1452.94 (MB)
#Merging special wires: starts on Sat Jun 10 16:58:38 2023 with memory = 1303.88 (MB), peak = 1452.94 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
#
#Connectivity extraction summary:
#186 (83.41%) nets are without wires.
#37 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 223.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.18 (MB)
#Total memory = 1304.08 (MB)
#Peak memory = 1452.94 (MB)
#
#Finished routing data preparation on Sat Jun 10 16:58:38 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.24 (MB)
#Total memory = 1304.08 (MB)
#Peak memory = 1452.94 (MB)
#
#
#Start global routing on Sat Jun 10 16:58:38 2023
#
#
#Start global routing initialization on Sat Jun 10 16:58:38 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Jun 10 16:58:38 2023
#
#Start routing resource analysis on Sat Jun 10 16:58:38 2023
#
#Routing resource analysis is done on Sat Jun 10 16:58:38 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         789           0        2809     2.63%
#  M2             V         789           0        2809     0.00%
#  M3             H         777          12        2809     0.00%
#  M4             V         778          11        2809     0.00%
#  M5             H         730          59        2809     0.00%
#  M6             V         733          56        2809     0.00%
#  M7             H         789           0        2809     0.00%
#  M8             V         789           0        2809    18.90%
#  M9             H         526           0        2809    17.62%
#  MRDL           V          24           0        2809    54.72%
#  --------------------------------------------------------------
#  Total                   6725       1.74%       28090     9.39%
#
#
#
#
#Global routing data preparation is done on Sat Jun 10 16:58:38 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.03 (MB), peak = 1452.94 (MB)
#
#
#Global routing initialization is done on Sat Jun 10 16:58:38 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.09 (MB), peak = 1452.94 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.64 (MB), peak = 1452.94 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.72 (MB), peak = 1452.94 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 37 (skipped).
#Total number of routable nets = 186.
#Total number of nets in the design = 223.
#
#186 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             186  
#-----------------------------
#        Total             186  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             186  
#-----------------------------
#        Total             186  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  MRDL          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] |    M9(H)   |          0.00 |          0.00 |
[hotspot] |   MRDL(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3715 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 116 um.
#Total wire length on LAYER M2 = 1375 um.
#Total wire length on LAYER M3 = 1282 um.
#Total wire length on LAYER M4 = 244 um.
#Total wire length on LAYER M5 = 569 um.
#Total wire length on LAYER M6 = 130 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 1012
#Up-Via Summary (total 1012):
#           
#-----------------------
# M1                606
# M2                342
# M3                 24
# M4                 20
# M5                 20
#-----------------------
#                  1012 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.85 (MB)
#Total memory = 1310.96 (MB)
#Peak memory = 1452.94 (MB)
#
#Finished global routing on Sat Jun 10 16:58:38 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.04 (MB), peak = 1452.94 (MB)
#Start Track Assignment.
#Done with 256 horizontal wires in 1 hboxes and 340 vertical wires in 1 hboxes.
#Done with 39 horizontal wires in 1 hboxes and 60 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           120.01 	  4.22%  	  0.00% 	  4.22%
# M2          1377.36 	  0.01%  	  0.00% 	  0.00%
# M3          1278.20 	  0.01%  	  0.00% 	  0.00%
# M4           243.53 	  0.00%  	  0.00% 	  0.00%
# M5           575.56 	  0.00%  	  0.00% 	  0.00%
# M6           132.95 	  0.00%  	  0.00% 	  0.00%
# M7             0.00 	  0.00%  	  0.00% 	  0.00%
# M8             0.00 	  0.00%  	  0.00% 	  0.00%
# M9             0.00 	  0.00%  	  0.00% 	  0.00%
# MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        3727.61  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 3849 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 189 um.
#Total wire length on LAYER M2 = 1379 um.
#Total wire length on LAYER M3 = 1324 um.
#Total wire length on LAYER M4 = 244 um.
#Total wire length on LAYER M5 = 578 um.
#Total wire length on LAYER M6 = 136 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 1012
#Up-Via Summary (total 1012):
#           
#-----------------------
# M1                606
# M2                342
# M3                 24
# M4                 20
# M5                 20
#-----------------------
#                  1012 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.25 (MB), peak = 1452.94 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.71 (MB)
#Total memory = 1311.50 (MB)
#Peak memory = 1452.94 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1370.61 (MB), peak = 1452.94 (MB)
#Complete Detail Routing.
#Total wire length = 3889 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 422 um.
#Total wire length on LAYER M2 = 1497 um.
#Total wire length on LAYER M3 = 1028 um.
#Total wire length on LAYER M4 = 244 um.
#Total wire length on LAYER M5 = 568 um.
#Total wire length on LAYER M6 = 131 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 875
#Up-Via Summary (total 875):
#           
#-----------------------
# M1                560
# M2                243
# M3                 28
# M4                 22
# M5                 22
#-----------------------
#                   875 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.04 (MB)
#Total memory = 1318.54 (MB)
#Peak memory = 1452.94 (MB)
#
#Start Post Route via swapping...
#49.96% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.56 (MB), peak = 1452.94 (MB)
#CELL_VIEW mv_lp_top,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 3889 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 422 um.
#Total wire length on LAYER M2 = 1497 um.
#Total wire length on LAYER M3 = 1028 um.
#Total wire length on LAYER M4 = 244 um.
#Total wire length on LAYER M5 = 568 um.
#Total wire length on LAYER M6 = 131 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 875
#Up-Via Summary (total 875):
#           
#-----------------------
# M1                560
# M2                243
# M3                 28
# M4                 22
# M5                 22
#-----------------------
#                   875 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.65 (MB), peak = 1452.94 (MB)
#CELL_VIEW mv_lp_top,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jun 10 16:58:40 2023
#
#
#Start Post Route Wire Spread.
#Done with 48 horizontal wires in 1 hboxes and 84 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 3928 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 429 um.
#Total wire length on LAYER M2 = 1515 um.
#Total wire length on LAYER M3 = 1036 um.
#Total wire length on LAYER M4 = 247 um.
#Total wire length on LAYER M5 = 568 um.
#Total wire length on LAYER M6 = 133 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 875
#Up-Via Summary (total 875):
#           
#-----------------------
# M1                560
# M2                243
# M3                 28
# M4                 22
# M5                 22
#-----------------------
#                   875 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1343.88 (MB), peak = 1452.94 (MB)
#CELL_VIEW mv_lp_top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1321.12 (MB), peak = 1452.94 (MB)
#CELL_VIEW mv_lp_top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 3928 um.
#Total half perimeter of net bounding box = 3668 um.
#Total wire length on LAYER M1 = 429 um.
#Total wire length on LAYER M2 = 1515 um.
#Total wire length on LAYER M3 = 1036 um.
#Total wire length on LAYER M4 = 247 um.
#Total wire length on LAYER M5 = 568 um.
#Total wire length on LAYER M6 = 133 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 875
#Up-Via Summary (total 875):
#           
#-----------------------
# M1                560
# M2                243
# M3                 28
# M4                 22
# M5                 22
#-----------------------
#                   875 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.49 (MB)
#Total memory = 1319.00 (MB)
#Peak memory = 1452.94 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 34.76 (MB)
#Total memory = 1327.86 (MB)
#Peak memory = 1452.94 (MB)
#Number of warnings = 8
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 10 16:58:41 2023
#
% End globalDetailRoute (date=06/10 16:58:41, total cpu=0:00:04.2, real=0:00:04.0, peak res=1327.4M, current mem=1327.4M)
#Default setup view is reset to test_worst_scenario.
#Default setup view is reset to test_worst_scenario.
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1316.03 (MB), peak = 1452.94 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810        20  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2013         80  The  power  rail of instance %s term %s ...
*** Message Summary: 101 warning(s), 0 error(s)

#% End routeDesign (date=06/10 16:58:41, total cpu=0:00:04.6, real=0:00:05.0, peak res=1331.5M, current mem=1316.0M)
invalid command name ":q"
invalid command name "rxit"

*** Memory Usage v#1 (Current mem = 1538.875M, initial mem = 289.684M) ***
*** Message Summary: 1678 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:59:42, real=5:45:24, mem=1538.9M) ---
