Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 325c49b1d1bf42ab8b172f7111958664 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot qbl_tb_behav xil_defaultlib.qbl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.utilitypkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.Encode8b10b [encode8b10b_default]
Compiling architecture rtl of entity xil_defaultlib.ByteLinkGulf [bytelinkgulf_default]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module xil_defaultlib.SerializationFifo
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(srtype="ASYNC")(1,13)(1,5)...]
Compiling architecture behavioral of entity xil_defaultlib.K7SerialInterfaceOut [k7serialinterfaceout_default]
Compiling architecture rtl of entity xil_defaultlib.ByteLinkGulfv2 [bytelinkgulfv2_default]
Compiling architecture design_1_bytelinkgulfv2_0_1_arch of entity xil_defaultlib.design_1_ByteLinkGulfv2_0_1 [design_1_bytelinkgulfv2_0_1_defa...]
Compiling architecture rtl of entity xil_defaultlib.Decode8b10b [decode8b10b_default]
Compiling architecture rtl of entity xil_defaultlib.ByteLink [bytelink_default]
Compiling architecture iddr_v of entity unisim.IDDR [\IDDR(ddr_clk_edge="SAME_EDGE_PI...]
Compiling architecture behavioral of entity xil_defaultlib.K7SerialInterfaceIn [k7serialinterfacein_default]
Compiling architecture rtl of entity xil_defaultlib.HMB_link [hmb_link_default]
Compiling architecture design_1_bytelink_0_0_arch of entity xil_defaultlib.design_1_bytelink_0_0 [design_1_bytelink_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.design_1
Compiling architecture behavioral of entity xil_defaultlib.qbl_tb
Built simulation snapshot qbl_tb_behav
