mem_init(pri_mem, 0x80000000, 0x8000, ALL_ZERO);
mem_load(pri_mem, 0x80000000, "sdp_4x1x8192_pass_through_int8_0.dat");
mem_init(pri_mem, 0x90000000, 0xd0000, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xebfe1598);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0xcfeff620);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x7dd);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x13);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x2b);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x2e00);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x3e01);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x33aa);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1001);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0xcff3);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x41);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1101);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x231e);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x840e);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x12);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x340);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x58c);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x2);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x3e);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0xd579b85d);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0xa513);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x3200);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x1fff);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x160);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0xfa1d44d6);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x19);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x90000000);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x39);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x36b4cb55);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0xfda4b4a0);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x260);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x320);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x33);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x63dda280);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x9);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x44);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0xeb8cb160);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0x170a5140);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x19232940);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x84f17da0);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x120);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x140);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x1b);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x1fff);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x3);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x8a20);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x3d);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x90000000, 0xd0000, 0x461f0e11);
