<stg><name>conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<32,16,5,3,0>,8u>,config5></name>


<trans_list>

<trans id="1052" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="13" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:0  %shift_buffer_1_3_V = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:1  %shift_buffer_1_3_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %shift_buffer_1_3_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:3  %shift_buffer_1_3_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4  %shift_buffer_0_3_V = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5  %shift_buffer_0_3_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:6  %shift_buffer_0_3_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:7  %shift_buffer_0_3_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [1 x i8]* @p_str314)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str302, i32 0, i32 0, [1 x i8]* @p_str303, [1 x i8]* @p_str304, [1 x i8]* @p_str305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str306, [1 x i8]* @p_str307)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str295, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str299, [1 x i8]* @p_str300)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str288, i32 0, i32 0, [1 x i8]* @p_str289, [1 x i8]* @p_str290, [1 x i8]* @p_str291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str292, [1 x i8]* @p_str293)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str267, i32 0, i32 0, [1 x i8]* @p_str268, [1 x i8]* @p_str269, [1 x i8]* @p_str270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str271, [1 x i8]* @p_str272)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str260, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str264, [1 x i8]* @p_str265)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str254, [1 x i8]* @p_str255, [1 x i8]* @p_str256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str257, [1 x i8]* @p_str258)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str246, i32 0, i32 0, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str250, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str232, i32 0, i32 0, [1 x i8]* @p_str233, [1 x i8]* @p_str234, [1 x i8]* @p_str235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str236, [1 x i8]* @p_str237)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:20  br label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:0  %indvar_flatten133 = phi i6 [ 0, %codeRepl ], [ %add_ln79, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten133"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:4  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
ReadInputWidth_begin:5  %empty_86 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %data_V_data_0_V, i32* %data_V_data_1_V, i32* %data_V_data_2_V, i32* %data_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="128">
<![CDATA[
ReadInputWidth_begin:6  %tmp_data_0_V = extractvalue { i32, i32, i32, i32 } %empty_86, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="128">
<![CDATA[
ReadInputWidth_begin:7  %tmp_data_1_V = extractvalue { i32, i32, i32, i32 } %empty_86, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="128">
<![CDATA[
ReadInputWidth_begin:8  %tmp_data_2_V = extractvalue { i32, i32, i32, i32 } %empty_86, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="128">
<![CDATA[
ReadInputWidth_begin:9  %tmp_data_3_V = extractvalue { i32, i32, i32, i32 } %empty_86, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_begin:10  %add_ln79 = add i6 %indvar_flatten133, 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_begin:11  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.i:0  %i_ic4_0_i_i_i = phi i3 [ 0, %ReadInputWidth_begin ], [ %i_ic, %.preheader.i.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="i_ic4_0_i_i_i"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.i:1  %icmp_ln241 = icmp eq i3 %i_ic4_0_i_i_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.i:3  %i_ic = add i3 %i_ic4_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_ic"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:4  br i1 %icmp_ln241, label %.preheader1.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln246 = trunc i3 %i_ic4_0_i_i_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %DataIn_V_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i2 %trunc_ln246)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %trunc_ln246, label %branch1551 [
    i2 0, label %branch1548
    i2 1, label %branch1549
    i2 -2, label %branch1550
  ]

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1550:0  %DataOut_V_3 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_0_2, i64 0, i64 5), i32 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch1550:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1549:0  %DataOut_V_2 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_0_1, i64 0, i64 5), i32 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch1549:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1548:0  %DataOut_V_1 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_0_0, i64 0, i64 5), i32 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch1548:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1551:0  %DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_0_3, i64 0, i64 5), i32 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch1551:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0  %kernel_data_V_1_8_load = load i32* @kernel_data_V_1_8, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1  %kernel_data_V_1_9_load = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:2  %kernel_data_V_1_10_load = load i32* @kernel_data_V_1_10, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:3  %kernel_data_V_1_11_load = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:4  %kernel_data_V_1_20_load = load i32* @kernel_data_V_1_20, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:5  %kernel_data_V_1_21_load = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:6  %kernel_data_V_1_22_load_1 = load i32* @kernel_data_V_1_22, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:7  %kernel_data_V_1_23_load_1 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:8  %kernel_data_V_1_32_load_2 = load i32* @kernel_data_V_1_32, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:9  %kernel_data_V_1_33_load_2 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:10  %kernel_data_V_1_34_load_3 = load i32* @kernel_data_V_1_34, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:11  %kernel_data_V_1_35_load_3 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %shift_buffer_1_0_V = phi i32 [ %DataOut_V, %branch1551 ], [ %DataOut_V_3, %branch1550 ], [ %DataOut_V_2, %branch1549 ], [ %DataOut_V_1, %branch1548 ]

]]></Node>
<StgValue><ssdm name="shift_buffer_1_0_V"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %trunc_ln246, label %branch1563 [
    i2 0, label %.branch1560_crit_edge
    i2 1, label %branch1561
    i2 -2, label %branch1562
  ]

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1562:0  store i32 %shift_buffer_1_0_V, i32* %shift_buffer_1_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch1562:1  br label %branch1560

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1561:0  store i32 %shift_buffer_1_0_V, i32* %shift_buffer_1_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch1561:1  br label %branch1560

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch1560_crit_edge:0  store i32 %shift_buffer_1_0_V, i32* %shift_buffer_1_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.branch1560_crit_edge:1  br label %branch1560

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1563:0  store i32 %shift_buffer_1_0_V, i32* %shift_buffer_1_3_V

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch1563:1  br label %branch1560

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1560:0  switch i2 %trunc_ln246, label %branch1555 [
    i2 0, label %branch1552
    i2 1, label %branch1553
    i2 -2, label %branch1554
  ]

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1554:0  %DataOut_V_7 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_1_2, i64 0, i64 5), i32 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch1554:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1553:0  %DataOut_V_6 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_1_1, i64 0, i64 5), i32 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch1553:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1552:0  %DataOut_V_5 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_1_0, i64 0, i64 5), i32 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_5"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch1552:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch1555:0  %DataOut_V_4 = call i32 @"_ssdm_op_MemShiftRead.[6 x i32]P"(i32* getelementptr inbounds ([6 x i32]* @line_buffer_Array_V_1_1_3, i64 0, i64 5), i32 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch1555:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %shift_buffer_0_0_V = phi i32 [ %DataOut_V_4, %branch1555 ], [ %DataOut_V_7, %branch1554 ], [ %DataOut_V_6, %branch1553 ], [ %DataOut_V_5, %branch1552 ]

]]></Node>
<StgValue><ssdm name="shift_buffer_0_0_V"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %trunc_ln246, label %branch1559 [
    i2 0, label %..preheader.i.i.i.backedge_crit_edge
    i2 1, label %branch1557
    i2 -2, label %branch1558
  ]

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1558:0  store i32 %shift_buffer_0_0_V, i32* %shift_buffer_0_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch1558:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1557:0  store i32 %shift_buffer_0_0_V, i32* %shift_buffer_0_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch1557:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..preheader.i.i.i.backedge_crit_edge:0  store i32 %shift_buffer_0_0_V, i32* %shift_buffer_0_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
..preheader.i.i.i.backedge_crit_edge:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1559:0  store i32 %shift_buffer_0_0_V, i32* %shift_buffer_0_3_V

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch1559:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i.backedge:0  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_iw_0_i_i_i_i = phi i2 [ %i_iw, %KernelShiftWidth_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_iw_0_i_i_i_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1  %icmp_ln194 = icmp eq i2 %i_iw_0_i_i_i_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %i_iw = add i2 %i_iw_0_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln194, label %KernelPushHeight_begin, label %KernelShiftWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KernelShiftWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelShiftWidth_begin:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
KernelShiftWidth_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln195"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2">
<![CDATA[
KernelShiftWidth_begin:3  %trunc_ln201 = trunc i2 %i_iw_0_i_i_i_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
KernelShiftWidth_begin:4  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln201, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
KernelShiftWidth_begin:5  %icmp_ln203 = icmp eq i3 %shl_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
KernelShiftWidth_begin:6  %kernel_data_V_1_4_load = load i32* @kernel_data_V_1_4, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KernelShiftWidth_begin:7  %select_ln203 = select i1 %icmp_ln203, i32 %kernel_data_V_1_4_load, i32 %kernel_data_V_1_8_load

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KernelShiftWidth_begin:8  br i1 %icmp_ln203, label %branch1476, label %branch1480

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1480:0  store i32 %select_ln203, i32* @kernel_data_V_1_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch1480:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1476:0  store i32 %select_ln203, i32* @kernel_data_V_1_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch1476:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_5_load = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_1 = select i1 %icmp_ln203, i32 %kernel_data_V_1_5_load, i32 %kernel_data_V_1_9_load

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203 = or i3 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_1 = icmp eq i3 %or_ln203, 1

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_1, label %branch1405, label %branch1409

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1409:0  store i32 %select_ln203_1, i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch1409:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1405:0  store i32 %select_ln203_1, i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch1405:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_6_load = load i32* @kernel_data_V_1_6, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_2 = select i1 %icmp_ln203, i32 %kernel_data_V_1_6_load, i32 %kernel_data_V_1_10_load

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203_1 = or i3 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_2 = icmp eq i3 %or_ln203_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_2, label %branch1334, label %branch1338

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1338:0  store i32 %select_ln203_2, i32* @kernel_data_V_1_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch1338:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1334:0  store i32 %select_ln203_2, i32* @kernel_data_V_1_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch1334:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_7_load = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_3 = select i1 %icmp_ln203, i32 %kernel_data_V_1_7_load, i32 %kernel_data_V_1_11_load

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203_3 = or i3 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln203_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_3 = icmp eq i3 %or_ln203_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_3, label %branch1263, label %branch1267

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1267:0  store i32 %select_ln203_3, i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch1267:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1263:0  store i32 %select_ln203_3, i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch1263:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_16_load = load i32* @kernel_data_V_1_16, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_4 = select i1 %icmp_ln203, i32 %kernel_data_V_1_16_load, i32 %kernel_data_V_1_20_load

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch1200, label %branch1204

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1204:0  store i32 %select_ln203_4, i32* @kernel_data_V_1_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch1204:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1200:0  store i32 %select_ln203_4, i32* @kernel_data_V_1_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch1200:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_17_load_1 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_5 = select i1 %icmp_ln203, i32 %kernel_data_V_1_17_load_1, i32 %kernel_data_V_1_21_load

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch1129, label %branch1133

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1133:0  store i32 %select_ln203_5, i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch1133:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1129:0  store i32 %select_ln203_5, i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch1129:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_18_load_1 = load i32* @kernel_data_V_1_18, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_6 = select i1 %icmp_ln203, i32 %kernel_data_V_1_18_load_1, i32 %kernel_data_V_1_22_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch1058, label %branch1062

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1062:0  store i32 %select_ln203_6, i32* @kernel_data_V_1_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch1062:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1058:0  store i32 %select_ln203_6, i32* @kernel_data_V_1_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch1058:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_19_load_1 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_7 = select i1 %icmp_ln203, i32 %kernel_data_V_1_19_load_1, i32 %kernel_data_V_1_23_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch987, label %branch991

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch991:0  store i32 %select_ln203_7, i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch991:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch987:0  store i32 %select_ln203_7, i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch987:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_28_load_2 = load i32* @kernel_data_V_1_28, align 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_8 = select i1 %icmp_ln203, i32 %kernel_data_V_1_28_load_2, i32 %kernel_data_V_1_32_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch924, label %branch928

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch928:0  store i32 %select_ln203_8, i32* @kernel_data_V_1_28, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch928:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch924:0  store i32 %select_ln203_8, i32* @kernel_data_V_1_24, align 16

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch924:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_29_load_2 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_9 = select i1 %icmp_ln203, i32 %kernel_data_V_1_29_load_2, i32 %kernel_data_V_1_33_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch853, label %branch857

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch857:0  store i32 %select_ln203_9, i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch853:0  store i32 %select_ln203_9, i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch853:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_30_load_3 = load i32* @kernel_data_V_1_30, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_3"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_10 = select i1 %icmp_ln203, i32 %kernel_data_V_1_30_load_3, i32 %kernel_data_V_1_34_load_3

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch782, label %branch786

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch786:0  store i32 %select_ln203_10, i32* @kernel_data_V_1_30, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch786:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch782:0  store i32 %select_ln203_10, i32* @kernel_data_V_1_26, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch782:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
:0  %kernel_data_V_1_31_load_3 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_3"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %select_ln203_11 = select i1 %icmp_ln203, i32 %kernel_data_V_1_31_load_3, i32 %kernel_data_V_1_35_load_3

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch711, label %branch715

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch715:0  store i32 %select_ln203_11, i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch715:1  br label %KernelShiftWidth_end

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch711:0  store i32 %select_ln203_11, i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch711:1  br label %KernelShiftWidth_end

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelShiftWidth_end:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str38, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
KernelShiftWidth_end:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight_begin:0  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight_begin:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_0 = phi i3 [ 0, %KernelPushHeight_begin ], [ %add_ln213, %16 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_0"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213 = icmp eq i3 %i_ic2_0_i_i_i_i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213 = add i3 %i_ic2_0_i_i_i_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %KernelPushHeight, label %15

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:0  %shift_buffer_0_3_V_load = load i32* %shift_buffer_0_3_V

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_load"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
:1  %shift_buffer_0_3_V_1_load = load i32* %shift_buffer_0_3_V_1

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_1_load"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
:2  %shift_buffer_0_3_V_2_load = load i32* %shift_buffer_0_3_V_2

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_2_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
:3  %shift_buffer_0_3_V_3_load = load i32* %shift_buffer_0_3_V_3

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_3_load"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln203 = trunc i3 %i_ic2_0_i_i_i_i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:6  %tmp_22 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %shift_buffer_0_3_V_3_load, i32 %shift_buffer_0_3_V_2_load, i32 %shift_buffer_0_3_V_1_load, i32 %shift_buffer_0_3_V_load, i2 %trunc_ln203)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:7  switch i3 %i_ic2_0_i_i_i_i_0, label %branch659 [
    i3 0, label %branch656
    i3 1, label %branch657
    i3 2, label %branch658
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch658:0  store i32 %tmp_22, i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch658:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch657:0  store i32 %tmp_22, i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch657:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch656:0  store i32 %tmp_22, i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch656:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch659:0  store i32 %tmp_22, i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch659:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str41, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_1 = phi i3 [ 0, %KernelPushHeight ], [ %add_ln213_1, %19 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213_1 = icmp eq i3 %i_ic2_0_i_i_i_i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213_1 = add i3 %i_ic2_0_i_i_i_i_1, 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_1, label %KernelPushHeight1, label %18

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
:0  %shift_buffer_1_3_V_load = load i32* %shift_buffer_1_3_V

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_load"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
:1  %shift_buffer_1_3_V_1_load = load i32* %shift_buffer_1_3_V_1

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_1_load"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
:2  %shift_buffer_1_3_V_2_load = load i32* %shift_buffer_1_3_V_2

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_2_load"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
:3  %shift_buffer_1_3_V_3_load = load i32* %shift_buffer_1_3_V_3

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_3_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln203_1 = trunc i3 %i_ic2_0_i_i_i_i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:6  %tmp_24 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %shift_buffer_1_3_V_3_load, i32 %shift_buffer_1_3_V_2_load, i32 %shift_buffer_1_3_V_1_load, i32 %shift_buffer_1_3_V_load, i2 %trunc_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:7  switch i3 %i_ic2_0_i_i_i_i_1, label %branch635 [
    i3 0, label %branch632
    i3 1, label %branch633
    i3 2, label %branch634
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch634:0  store i32 %tmp_24, i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch634:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch633:0  store i32 %tmp_24, i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch633:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch632:0  store i32 %tmp_24, i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch632:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch635:0  store i32 %tmp_24, i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch635:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %17

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight1:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str41, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight1:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight1:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_2 = phi i3 [ 0, %KernelPushHeight1 ], [ %add_ln213_2, %22 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_2"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213_2 = icmp eq i3 %i_ic2_0_i_i_i_i_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213_2"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213_2 = add i3 %i_ic2_0_i_i_i_i_2, 1

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_2, label %KernelPushHeight_end, label %21

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln203_2 = trunc i3 %i_ic2_0_i_i_i_i_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %tmp_25 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i2 %trunc_ln203_2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %or_ln203_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %i_ic2_0_i_i_i_i_2)

]]></Node>
<StgValue><ssdm name="or_ln203_2"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
:4  switch i6 %or_ln203_2, label %branch611 [
    i6 -32, label %branch608
    i6 -31, label %branch609
    i6 -30, label %branch610
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch610:0  store i32 %tmp_25, i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch610:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch609:0  store i32 %tmp_25, i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch609:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch608:0  store i32 %tmp_25, i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch608:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="!32"/>
<literal name="or_ln203_2" val="!33"/>
<literal name="or_ln203_2" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch611:0  store i32 %tmp_25, i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="!32"/>
<literal name="or_ln203_2" val="!33"/>
<literal name="or_ln203_2" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch611:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight_end:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str41, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:1  %sX_2_load = load i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="sX_2_load"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
KernelPushHeight_end:2  %icmp_ln289 = icmp eq i32 %sX_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:3  %sY_2_load = load i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="sY_2_load"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
KernelPushHeight_end:4  %icmp_ln289_1 = icmp eq i32 %sY_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:5  %pY_2_load = load i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="pY_2_load"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
KernelPushHeight_end:6  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
KernelPushHeight_end:7  %icmp_ln289_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:8  %pX_2_load = load i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="pX_2_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
KernelPushHeight_end:9  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
KernelPushHeight_end:10  %icmp_ln289_3 = icmp sgt i31 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:11  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:12  %and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:13  %and_ln289_2 = and i1 %and_ln289_1, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_2"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KernelPushHeight_end:14  br i1 %and_ln289_2, label %hls_label_9_begin, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9_begin:0  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9_begin:1  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %w_index132 = phi i5 [ 0, %hls_label_9_begin ], [ %w_index, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="w_index132"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_begin:12  %w_index = add i5 %w_index132, 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
branch556:0  %kernel_data_V_1_16_load_1 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch556:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
branch555:0  %kernel_data_V_1_15_load = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch555:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
branch554:0  %kernel_data_V_1_14_load = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch554:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
branch553:0  %kernel_data_V_1_13_load = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch553:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
branch552:0  %kernel_data_V_1_12_load = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch552:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
branch551:0  %kernel_data_V_1_11_load_1 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_1"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch551:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32">
<![CDATA[
branch550:0  %kernel_data_V_1_10_load_1 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_1"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch550:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
branch549:0  %kernel_data_V_1_9_load_1 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_1"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch549:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
branch548:0  %kernel_data_V_1_8_load_1 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_1"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch548:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
branch547:0  %kernel_data_V_1_7_load_1 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_1"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch547:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
branch546:0  %kernel_data_V_1_6_load_1 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_1"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch546:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
branch545:0  %kernel_data_V_1_5_load_1 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_1"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch545:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
branch544:0  %kernel_data_V_1_4_load_1 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_1"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch544:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
branch543:0  %kernel_data_V_1_3_load = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch543:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
branch542:0  %kernel_data_V_1_2_load = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
branch541:0  %kernel_data_V_1_1_load = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch541:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
branch540:0  %kernel_data_V_1_0_load = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch540:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
branch557:0  %kernel_data_V_1_17_load = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch557:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:1  %zext_ln56 = zext i5 %w_index132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="497" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:2  %w5_V_addr = getelementptr [18 x i497]* @w5_V, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="w5_V_addr"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="497" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:3  %w5_V_load = load i497* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
branch538:0  %kernel_data_V_1_34_load = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch538:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
branch537:0  %kernel_data_V_1_33_load = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch537:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32">
<![CDATA[
branch536:0  %kernel_data_V_1_32_load = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch536:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
branch535:0  %kernel_data_V_1_31_load = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch535:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
branch534:0  %kernel_data_V_1_30_load = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch534:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
branch533:0  %kernel_data_V_1_29_load = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch533:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
branch532:0  %kernel_data_V_1_28_load = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
branch531:0  %kernel_data_V_1_27_load = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch531:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
branch530:0  %kernel_data_V_1_26_load = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch530:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
branch529:0  %kernel_data_V_1_25_load = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch529:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
branch528:0  %kernel_data_V_1_24_load = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch528:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
branch527:0  %kernel_data_V_1_23_load = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32">
<![CDATA[
branch526:0  %kernel_data_V_1_22_load = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch526:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
branch525:0  %kernel_data_V_1_21_load_1 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_1"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
branch524:0  %kernel_data_V_1_20_load_1 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_1"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch524:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
branch523:0  %kernel_data_V_1_19_load = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch523:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32">
<![CDATA[
branch522:0  %kernel_data_V_1_18_load = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch522:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
branch539:0  %kernel_data_V_1_35_load = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch539:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32">
<![CDATA[
branch484:0  %kernel_data_V_1_16_load_2 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_2"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
branch483:0  %kernel_data_V_1_15_load_1 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_1"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch483:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
branch482:0  %kernel_data_V_1_14_load_1 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_1"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
branch481:0  %kernel_data_V_1_13_load_1 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_1"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch481:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32">
<![CDATA[
branch480:0  %kernel_data_V_1_12_load_1 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_1"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
branch479:0  %kernel_data_V_1_11_load_2 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_2"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch479:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32">
<![CDATA[
branch478:0  %kernel_data_V_1_10_load_2 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_2"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
branch477:0  %kernel_data_V_1_9_load_2 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_2"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch477:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32">
<![CDATA[
branch476:0  %kernel_data_V_1_8_load_2 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_2"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
branch475:0  %kernel_data_V_1_7_load_2 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_2"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch475:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
branch474:0  %kernel_data_V_1_6_load_2 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_2"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32">
<![CDATA[
branch473:0  %kernel_data_V_1_5_load_2 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_2"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch473:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32">
<![CDATA[
branch472:0  %kernel_data_V_1_4_load_2 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_2"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32">
<![CDATA[
branch471:0  %kernel_data_V_1_3_load_1 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_1"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch471:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32">
<![CDATA[
branch470:0  %kernel_data_V_1_2_load_1 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_1"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch470:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32">
<![CDATA[
branch469:0  %kernel_data_V_1_1_load_1 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_1"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch469:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32">
<![CDATA[
branch468:0  %kernel_data_V_1_0_load_1 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_1"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32">
<![CDATA[
branch485:0  %kernel_data_V_1_17_load_2 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_2"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32">
<![CDATA[
branch466:0  %kernel_data_V_1_34_load_1 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_1"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
branch465:0  %kernel_data_V_1_33_load_1 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_1"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch465:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
branch464:0  %kernel_data_V_1_32_load_1 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_1"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
branch463:0  %kernel_data_V_1_31_load_1 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_1"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
branch462:0  %kernel_data_V_1_30_load_1 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_1"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
branch461:0  %kernel_data_V_1_29_load_1 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_1"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32">
<![CDATA[
branch460:0  %kernel_data_V_1_28_load_1 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_1"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32">
<![CDATA[
branch459:0  %kernel_data_V_1_27_load_1 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_1"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
branch458:0  %kernel_data_V_1_26_load_1 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_1"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32">
<![CDATA[
branch457:0  %kernel_data_V_1_25_load_1 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_1"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
branch456:0  %kernel_data_V_1_24_load_1 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_1"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32">
<![CDATA[
branch455:0  %kernel_data_V_1_23_load_2 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_2"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
branch454:0  %kernel_data_V_1_22_load_2 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_2"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32">
<![CDATA[
branch453:0  %kernel_data_V_1_21_load_2 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_2"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
branch452:0  %kernel_data_V_1_20_load_2 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_2"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
branch451:0  %kernel_data_V_1_19_load_2 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_2"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32">
<![CDATA[
branch450:0  %kernel_data_V_1_18_load_2 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_2"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32">
<![CDATA[
branch467:0  %kernel_data_V_1_35_load_1 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_1"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32">
<![CDATA[
branch412:0  %kernel_data_V_1_16_load_3 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_3"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32">
<![CDATA[
branch411:0  %kernel_data_V_1_15_load_2 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_2"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32">
<![CDATA[
branch410:0  %kernel_data_V_1_14_load_2 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_2"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
branch409:0  %kernel_data_V_1_13_load_2 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_2"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32">
<![CDATA[
branch408:0  %kernel_data_V_1_12_load_2 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_2"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32">
<![CDATA[
branch407:0  %kernel_data_V_1_11_load_3 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_3"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32">
<![CDATA[
branch406:0  %kernel_data_V_1_10_load_3 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_3"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32">
<![CDATA[
branch405:0  %kernel_data_V_1_9_load_3 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_3"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32">
<![CDATA[
branch404:0  %kernel_data_V_1_8_load_3 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_3"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch404:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32">
<![CDATA[
branch403:0  %kernel_data_V_1_7_load_3 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_3"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
branch402:0  %kernel_data_V_1_6_load_3 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_3"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32">
<![CDATA[
branch401:0  %kernel_data_V_1_5_load_3 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_3"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32">
<![CDATA[
branch400:0  %kernel_data_V_1_4_load_3 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_3"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
branch400:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32">
<![CDATA[
branch399:0  %kernel_data_V_1_3_load_2 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_2"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32">
<![CDATA[
branch398:0  %kernel_data_V_1_2_load_2 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_2"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch398:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32">
<![CDATA[
branch397:0  %kernel_data_V_1_1_load_2 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_2"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32">
<![CDATA[
branch396:0  %kernel_data_V_1_0_load_2 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_2"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
branch396:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
branch413:0  %kernel_data_V_1_17_load_3 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_3"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32">
<![CDATA[
branch394:0  %kernel_data_V_1_34_load_2 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_2"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch394:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32">
<![CDATA[
branch393:0  %kernel_data_V_1_33_load_3 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_3"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
branch393:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32">
<![CDATA[
branch392:0  %kernel_data_V_1_32_load_3 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_3"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
branch392:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
branch391:0  %kernel_data_V_1_31_load_2 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_2"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32">
<![CDATA[
branch390:0  %kernel_data_V_1_30_load_2 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_2"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch390:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32">
<![CDATA[
branch389:0  %kernel_data_V_1_29_load_3 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_3"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32">
<![CDATA[
branch388:0  %kernel_data_V_1_28_load_3 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_3"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32">
<![CDATA[
branch387:0  %kernel_data_V_1_27_load_2 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_2"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32">
<![CDATA[
branch386:0  %kernel_data_V_1_26_load_2 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_2"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32">
<![CDATA[
branch385:0  %kernel_data_V_1_25_load_2 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_2"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
branch384:0  %kernel_data_V_1_24_load_2 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_2"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32">
<![CDATA[
branch383:0  %kernel_data_V_1_23_load_3 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_3"/></StgValue>
</operation>

<operation id="506" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="507" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32">
<![CDATA[
branch382:0  %kernel_data_V_1_22_load_3 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_3"/></StgValue>
</operation>

<operation id="508" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch382:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32">
<![CDATA[
branch381:0  %kernel_data_V_1_21_load_3 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_3"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32">
<![CDATA[
branch380:0  %kernel_data_V_1_20_load_3 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_3"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch380:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32">
<![CDATA[
branch379:0  %kernel_data_V_1_19_load_3 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_3"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32">
<![CDATA[
branch378:0  %kernel_data_V_1_18_load_3 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_3"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32">
<![CDATA[
branch395:0  %kernel_data_V_1_35_load_2 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_2"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32">
<![CDATA[
branch340:0  %kernel_data_V_1_16_load_4 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_4"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32">
<![CDATA[
branch339:0  %kernel_data_V_1_15_load_3 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_3"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
branch339:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32">
<![CDATA[
branch338:0  %kernel_data_V_1_14_load_3 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_3"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch338:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32">
<![CDATA[
branch337:0  %kernel_data_V_1_13_load_3 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_3"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch337:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32">
<![CDATA[
branch336:0  %kernel_data_V_1_12_load_3 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_3"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch336:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32">
<![CDATA[
branch335:0  %kernel_data_V_1_11_load_4 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_4"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
branch334:0  %kernel_data_V_1_10_load_4 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_4"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch334:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32">
<![CDATA[
branch333:0  %kernel_data_V_1_9_load_4 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_4"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32">
<![CDATA[
branch332:0  %kernel_data_V_1_8_load_4 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_4"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32">
<![CDATA[
branch331:0  %kernel_data_V_1_7_load_4 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_4"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch331:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32">
<![CDATA[
branch330:0  %kernel_data_V_1_6_load_4 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_4"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32">
<![CDATA[
branch329:0  %kernel_data_V_1_5_load_4 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_4"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch329:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32">
<![CDATA[
branch328:0  %kernel_data_V_1_4_load_4 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_4"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32">
<![CDATA[
branch327:0  %kernel_data_V_1_3_load_3 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_3"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch327:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32">
<![CDATA[
branch326:0  %kernel_data_V_1_2_load_3 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_3"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch326:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32">
<![CDATA[
branch325:0  %kernel_data_V_1_1_load_3 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_3"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32">
<![CDATA[
branch324:0  %kernel_data_V_1_0_load_3 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_3"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32">
<![CDATA[
branch341:0  %kernel_data_V_1_17_load_4 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_4"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch341:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
branch322:0  %kernel_data_V_1_34_load_4 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_4"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32">
<![CDATA[
branch321:0  %kernel_data_V_1_33_load_4 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_4"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
branch320:0  %kernel_data_V_1_32_load_4 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_4"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32">
<![CDATA[
branch319:0  %kernel_data_V_1_31_load_4 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_4"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32">
<![CDATA[
branch318:0  %kernel_data_V_1_30_load_4 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_4"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch318:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32">
<![CDATA[
branch317:0  %kernel_data_V_1_29_load_4 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_4"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch317:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
branch316:0  %kernel_data_V_1_28_load_4 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_4"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32">
<![CDATA[
branch315:0  %kernel_data_V_1_27_load_3 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_3"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
branch314:0  %kernel_data_V_1_26_load_3 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_3"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32">
<![CDATA[
branch313:0  %kernel_data_V_1_25_load_3 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_3"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32">
<![CDATA[
branch312:0  %kernel_data_V_1_24_load_3 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_3"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32">
<![CDATA[
branch311:0  %kernel_data_V_1_23_load_4 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_4"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32">
<![CDATA[
branch310:0  %kernel_data_V_1_22_load_4 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_4"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32">
<![CDATA[
branch309:0  %kernel_data_V_1_21_load_4 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_4"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch309:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32">
<![CDATA[
branch308:0  %kernel_data_V_1_20_load_4 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_4"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32">
<![CDATA[
branch307:0  %kernel_data_V_1_19_load_4 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_4"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32">
<![CDATA[
branch306:0  %kernel_data_V_1_18_load_4 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_4"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32">
<![CDATA[
branch323:0  %kernel_data_V_1_35_load_4 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_4"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32">
<![CDATA[
branch268:0  %kernel_data_V_1_16_load_5 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_5"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32">
<![CDATA[
branch267:0  %kernel_data_V_1_15_load_4 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_4"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32">
<![CDATA[
branch266:0  %kernel_data_V_1_14_load_4 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_4"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32">
<![CDATA[
branch265:0  %kernel_data_V_1_13_load_4 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_4"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32">
<![CDATA[
branch264:0  %kernel_data_V_1_12_load_4 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_4"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32">
<![CDATA[
branch263:0  %kernel_data_V_1_11_load_5 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_5"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32">
<![CDATA[
branch262:0  %kernel_data_V_1_10_load_5 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_5"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32">
<![CDATA[
branch261:0  %kernel_data_V_1_9_load_5 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_5"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32">
<![CDATA[
branch260:0  %kernel_data_V_1_8_load_5 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_5"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32">
<![CDATA[
branch259:0  %kernel_data_V_1_7_load_5 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_5"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32">
<![CDATA[
branch258:0  %kernel_data_V_1_6_load_5 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_5"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32">
<![CDATA[
branch257:0  %kernel_data_V_1_5_load_5 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_5"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
branch256:0  %kernel_data_V_1_4_load_5 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_5"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
branch255:0  %kernel_data_V_1_3_load_4 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_4"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32">
<![CDATA[
branch254:0  %kernel_data_V_1_2_load_4 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_4"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32">
<![CDATA[
branch253:0  %kernel_data_V_1_1_load_4 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_4"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32">
<![CDATA[
branch252:0  %kernel_data_V_1_0_load_4 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_4"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32">
<![CDATA[
branch269:0  %kernel_data_V_1_17_load_5 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_5"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32">
<![CDATA[
branch250:0  %kernel_data_V_1_34_load_5 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_5"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32">
<![CDATA[
branch249:0  %kernel_data_V_1_33_load_5 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_5"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32">
<![CDATA[
branch248:0  %kernel_data_V_1_32_load_5 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_5"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32">
<![CDATA[
branch247:0  %kernel_data_V_1_31_load_5 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_5"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32">
<![CDATA[
branch246:0  %kernel_data_V_1_30_load_5 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_5"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32">
<![CDATA[
branch245:0  %kernel_data_V_1_29_load_5 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_5"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32">
<![CDATA[
branch244:0  %kernel_data_V_1_28_load_5 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_5"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32">
<![CDATA[
branch243:0  %kernel_data_V_1_27_load_4 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_4"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32">
<![CDATA[
branch242:0  %kernel_data_V_1_26_load_4 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_4"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
branch241:0  %kernel_data_V_1_25_load_4 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_4"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32">
<![CDATA[
branch240:0  %kernel_data_V_1_24_load_4 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_4"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32">
<![CDATA[
branch239:0  %kernel_data_V_1_23_load_5 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_5"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
branch238:0  %kernel_data_V_1_22_load_5 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_5"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32">
<![CDATA[
branch237:0  %kernel_data_V_1_21_load_5 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_5"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
branch236:0  %kernel_data_V_1_20_load_5 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_5"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32">
<![CDATA[
branch235:0  %kernel_data_V_1_19_load_5 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_5"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32">
<![CDATA[
branch234:0  %kernel_data_V_1_18_load_5 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_5"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32">
<![CDATA[
branch251:0  %kernel_data_V_1_35_load_5 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_5"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32">
<![CDATA[
branch196:0  %kernel_data_V_1_16_load_6 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_6"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32">
<![CDATA[
branch195:0  %kernel_data_V_1_15_load_5 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_5"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32">
<![CDATA[
branch194:0  %kernel_data_V_1_14_load_5 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_5"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32">
<![CDATA[
branch193:0  %kernel_data_V_1_13_load_5 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_5"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32">
<![CDATA[
branch192:0  %kernel_data_V_1_12_load_5 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_5"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32">
<![CDATA[
branch191:0  %kernel_data_V_1_11_load_6 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_6"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32">
<![CDATA[
branch190:0  %kernel_data_V_1_10_load_6 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_6"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32">
<![CDATA[
branch189:0  %kernel_data_V_1_9_load_6 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_6"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32">
<![CDATA[
branch188:0  %kernel_data_V_1_8_load_6 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_6"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32">
<![CDATA[
branch187:0  %kernel_data_V_1_7_load_6 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_6"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32">
<![CDATA[
branch186:0  %kernel_data_V_1_6_load_6 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_6"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32">
<![CDATA[
branch185:0  %kernel_data_V_1_5_load_6 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_6"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32">
<![CDATA[
branch184:0  %kernel_data_V_1_4_load_6 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_6"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32">
<![CDATA[
branch183:0  %kernel_data_V_1_3_load_5 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_5"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32">
<![CDATA[
branch182:0  %kernel_data_V_1_2_load_5 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_5"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32">
<![CDATA[
branch181:0  %kernel_data_V_1_1_load_5 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_5"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32">
<![CDATA[
branch180:0  %kernel_data_V_1_0_load_5 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_5"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32">
<![CDATA[
branch197:0  %kernel_data_V_1_17_load_6 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_6"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32">
<![CDATA[
branch178:0  %kernel_data_V_1_34_load_6 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_6"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32">
<![CDATA[
branch177:0  %kernel_data_V_1_33_load_6 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_6"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32">
<![CDATA[
branch176:0  %kernel_data_V_1_32_load_6 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_6"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32">
<![CDATA[
branch175:0  %kernel_data_V_1_31_load_6 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_6"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32">
<![CDATA[
branch174:0  %kernel_data_V_1_30_load_6 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_6"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32">
<![CDATA[
branch173:0  %kernel_data_V_1_29_load_6 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_6"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32">
<![CDATA[
branch172:0  %kernel_data_V_1_28_load_6 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_6"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32">
<![CDATA[
branch171:0  %kernel_data_V_1_27_load_5 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_5"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
branch170:0  %kernel_data_V_1_26_load_5 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_5"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32">
<![CDATA[
branch169:0  %kernel_data_V_1_25_load_5 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_5"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32">
<![CDATA[
branch168:0  %kernel_data_V_1_24_load_5 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_5"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32">
<![CDATA[
branch167:0  %kernel_data_V_1_23_load_6 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_6"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32">
<![CDATA[
branch166:0  %kernel_data_V_1_22_load_6 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_6"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32">
<![CDATA[
branch165:0  %kernel_data_V_1_21_load_6 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_6"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32">
<![CDATA[
branch164:0  %kernel_data_V_1_20_load_6 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_6"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32">
<![CDATA[
branch163:0  %kernel_data_V_1_19_load_6 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_6"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32">
<![CDATA[
branch162:0  %kernel_data_V_1_18_load_6 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_6"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32">
<![CDATA[
branch179:0  %kernel_data_V_1_35_load_6 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_6"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32">
<![CDATA[
branch124:0  %kernel_data_V_1_16_load_7 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_7"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32">
<![CDATA[
branch123:0  %kernel_data_V_1_15_load_6 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_6"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32">
<![CDATA[
branch122:0  %kernel_data_V_1_14_load_6 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_6"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32">
<![CDATA[
branch121:0  %kernel_data_V_1_13_load_6 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_6"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32">
<![CDATA[
branch120:0  %kernel_data_V_1_12_load_6 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_6"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32">
<![CDATA[
branch119:0  %kernel_data_V_1_11_load_7 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_7"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32">
<![CDATA[
branch118:0  %kernel_data_V_1_10_load_7 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_7"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32">
<![CDATA[
branch117:0  %kernel_data_V_1_9_load_7 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_7"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32">
<![CDATA[
branch116:0  %kernel_data_V_1_8_load_7 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_7"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32">
<![CDATA[
branch115:0  %kernel_data_V_1_7_load_7 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_7"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32">
<![CDATA[
branch114:0  %kernel_data_V_1_6_load_7 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_7"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32">
<![CDATA[
branch113:0  %kernel_data_V_1_5_load_7 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_7"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32">
<![CDATA[
branch112:0  %kernel_data_V_1_4_load_7 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_7"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32">
<![CDATA[
branch111:0  %kernel_data_V_1_3_load_6 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_6"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32">
<![CDATA[
branch110:0  %kernel_data_V_1_2_load_6 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_6"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32">
<![CDATA[
branch109:0  %kernel_data_V_1_1_load_6 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_6"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32">
<![CDATA[
branch108:0  %kernel_data_V_1_0_load_6 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_6"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32">
<![CDATA[
branch125:0  %kernel_data_V_1_17_load_7 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_7"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32">
<![CDATA[
branch106:0  %kernel_data_V_1_34_load_7 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_7"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32">
<![CDATA[
branch105:0  %kernel_data_V_1_33_load_7 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_7"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32">
<![CDATA[
branch104:0  %kernel_data_V_1_32_load_7 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_7"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32">
<![CDATA[
branch103:0  %kernel_data_V_1_31_load_7 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_7"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32">
<![CDATA[
branch102:0  %kernel_data_V_1_30_load_7 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_7"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32">
<![CDATA[
branch101:0  %kernel_data_V_1_29_load_7 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_7"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32">
<![CDATA[
branch100:0  %kernel_data_V_1_28_load_7 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_7"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32">
<![CDATA[
branch99:0  %kernel_data_V_1_27_load_6 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_6"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32">
<![CDATA[
branch98:0  %kernel_data_V_1_26_load_6 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_6"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32">
<![CDATA[
branch97:0  %kernel_data_V_1_25_load_6 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_6"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32">
<![CDATA[
branch96:0  %kernel_data_V_1_24_load_6 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_6"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32">
<![CDATA[
branch95:0  %kernel_data_V_1_23_load_7 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_7"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32">
<![CDATA[
branch94:0  %kernel_data_V_1_22_load_7 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_7"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32">
<![CDATA[
branch93:0  %kernel_data_V_1_21_load_7 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_7"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32">
<![CDATA[
branch92:0  %kernel_data_V_1_20_load_7 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_7"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32">
<![CDATA[
branch91:0  %kernel_data_V_1_19_load_7 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_7"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32">
<![CDATA[
branch90:0  %kernel_data_V_1_18_load_7 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_7"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32">
<![CDATA[
branch107:0  %kernel_data_V_1_35_load_7 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_7"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32">
<![CDATA[
branch52:0  %kernel_data_V_1_16_load_8 = load i32* @kernel_data_V_1_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_8"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32">
<![CDATA[
branch51:0  %kernel_data_V_1_15_load_7 = load i32* @kernel_data_V_1_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_7"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32">
<![CDATA[
branch50:0  %kernel_data_V_1_14_load_7 = load i32* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_7"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32">
<![CDATA[
branch49:0  %kernel_data_V_1_13_load_7 = load i32* @kernel_data_V_1_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_7"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32">
<![CDATA[
branch48:0  %kernel_data_V_1_12_load_7 = load i32* @kernel_data_V_1_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_7"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32">
<![CDATA[
branch47:0  %kernel_data_V_1_11_load_8 = load i32* @kernel_data_V_1_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_8"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32">
<![CDATA[
branch46:0  %kernel_data_V_1_10_load_8 = load i32* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_8"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32">
<![CDATA[
branch45:0  %kernel_data_V_1_9_load_8 = load i32* @kernel_data_V_1_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_8"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32">
<![CDATA[
branch44:0  %kernel_data_V_1_8_load_8 = load i32* @kernel_data_V_1_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_8"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32">
<![CDATA[
branch43:0  %kernel_data_V_1_7_load_8 = load i32* @kernel_data_V_1_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_8"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32">
<![CDATA[
branch42:0  %kernel_data_V_1_6_load_8 = load i32* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_8"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32">
<![CDATA[
branch41:0  %kernel_data_V_1_5_load_8 = load i32* @kernel_data_V_1_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_8"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32">
<![CDATA[
branch40:0  %kernel_data_V_1_4_load_8 = load i32* @kernel_data_V_1_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_8"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32">
<![CDATA[
branch39:0  %kernel_data_V_1_3_load_7 = load i32* @kernel_data_V_1_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_7"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32">
<![CDATA[
branch38:0  %kernel_data_V_1_2_load_7 = load i32* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_7"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32">
<![CDATA[
branch37:0  %kernel_data_V_1_1_load_7 = load i32* @kernel_data_V_1_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_7"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32">
<![CDATA[
branch36:0  %kernel_data_V_1_0_load_7 = load i32* @kernel_data_V_1_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_7"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32">
<![CDATA[
branch53:0  %kernel_data_V_1_17_load_8 = load i32* @kernel_data_V_1_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_8"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32">
<![CDATA[
branch34:0  %kernel_data_V_1_34_load_8 = load i32* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_8"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32">
<![CDATA[
branch33:0  %kernel_data_V_1_33_load_8 = load i32* @kernel_data_V_1_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_8"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32">
<![CDATA[
branch32:0  %kernel_data_V_1_32_load_8 = load i32* @kernel_data_V_1_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_8"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32">
<![CDATA[
branch31:0  %kernel_data_V_1_31_load_8 = load i32* @kernel_data_V_1_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_8"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32">
<![CDATA[
branch30:0  %kernel_data_V_1_30_load_8 = load i32* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_8"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32">
<![CDATA[
branch29:0  %kernel_data_V_1_29_load_8 = load i32* @kernel_data_V_1_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_8"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="855" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32">
<![CDATA[
branch28:0  %kernel_data_V_1_28_load_8 = load i32* @kernel_data_V_1_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_8"/></StgValue>
</operation>

<operation id="856" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="857" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32">
<![CDATA[
branch27:0  %kernel_data_V_1_27_load_7 = load i32* @kernel_data_V_1_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_7"/></StgValue>
</operation>

<operation id="858" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32">
<![CDATA[
branch26:0  %kernel_data_V_1_26_load_7 = load i32* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_7"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32">
<![CDATA[
branch25:0  %kernel_data_V_1_25_load_7 = load i32* @kernel_data_V_1_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_7"/></StgValue>
</operation>

<operation id="862" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="863" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32">
<![CDATA[
branch24:0  %kernel_data_V_1_24_load_7 = load i32* @kernel_data_V_1_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_7"/></StgValue>
</operation>

<operation id="864" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="865" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32">
<![CDATA[
branch23:0  %kernel_data_V_1_23_load_8 = load i32* @kernel_data_V_1_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_8"/></StgValue>
</operation>

<operation id="866" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="867" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32">
<![CDATA[
branch22:0  %kernel_data_V_1_22_load_8 = load i32* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_8"/></StgValue>
</operation>

<operation id="868" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="869" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32">
<![CDATA[
branch21:0  %kernel_data_V_1_21_load_8 = load i32* @kernel_data_V_1_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_8"/></StgValue>
</operation>

<operation id="870" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="871" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32">
<![CDATA[
branch20:0  %kernel_data_V_1_20_load_8 = load i32* @kernel_data_V_1_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_8"/></StgValue>
</operation>

<operation id="872" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="873" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32">
<![CDATA[
branch19:0  %kernel_data_V_1_19_load_8 = load i32* @kernel_data_V_1_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_8"/></StgValue>
</operation>

<operation id="874" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="875" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32">
<![CDATA[
branch18:0  %kernel_data_V_1_18_load_8 = load i32* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_8"/></StgValue>
</operation>

<operation id="876" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="877" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32">
<![CDATA[
branch35:0  %kernel_data_V_1_35_load_8 = load i32* @kernel_data_V_1_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_8"/></StgValue>
</operation>

<operation id="878" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp><and_exp><literal name="w_index132" val="-3"/>
</and_exp><and_exp><literal name="w_index132" val="-4"/>
</and_exp><and_exp><literal name="w_index132" val="-5"/>
</and_exp><and_exp><literal name="w_index132" val="-6"/>
</and_exp><and_exp><literal name="w_index132" val="-7"/>
</and_exp><and_exp><literal name="w_index132" val="-8"/>
</and_exp><and_exp><literal name="w_index132" val="-9"/>
</and_exp><and_exp><literal name="w_index132" val="-10"/>
</and_exp><and_exp><literal name="w_index132" val="-11"/>
</and_exp><and_exp><literal name="w_index132" val="-12"/>
</and_exp><and_exp><literal name="w_index132" val="-13"/>
</and_exp><and_exp><literal name="w_index132" val="-14"/>
</and_exp><and_exp><literal name="w_index132" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="879" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_end:9  %icmp_ln43 = icmp eq i5 %w_index132, -15

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="880" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:11  br i1 %icmp_ln43, label %hls_label_9_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_data_0_V_7130 = phi i32 [ 42784, %hls_label_9_begin ], [ %acc_0_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_7130"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %tmp_data_1_V_7128 = phi i32 [ -48512, %hls_label_9_begin ], [ %acc_1_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_7128"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %tmp_data_2_V_7126 = phi i32 [ 9176, %hls_label_9_begin ], [ %acc_2_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_7126"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %tmp_data_3_V_7124 = phi i32 [ 28928, %hls_label_9_begin ], [ %acc_3_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_7124"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %tmp_data_4_V_5122 = phi i32 [ 15936, %hls_label_9_begin ], [ %acc_4_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_5122"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %tmp_data_5_V_5120 = phi i32 [ -38208, %hls_label_9_begin ], [ %acc_5_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_5120"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp_data_6_V_5118 = phi i32 [ 67008, %hls_label_9_begin ], [ %acc_6_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_5118"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %tmp_data_7_V_5116 = phi i32 [ -397, %hls_label_9_begin ], [ %acc_7_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_5116"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:9  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:10  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
ReuseLoop_begin:13  switch i5 %w_index132, label %branch557 [
    i5 0, label %branch540
    i5 1, label %branch541
    i5 2, label %branch542
    i5 3, label %branch543
    i5 4, label %branch544
    i5 5, label %branch545
    i5 6, label %branch546
    i5 7, label %branch547
    i5 8, label %branch548
    i5 9, label %branch549
    i5 10, label %branch550
    i5 11, label %branch551
    i5 12, label %branch552
    i5 13, label %branch553
    i5 14, label %branch554
    i5 15, label %branch555
    i5 -16, label %branch556
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:0  %phi_ln56 = phi i32 [ %kernel_data_V_1_0_load, %branch540 ], [ %kernel_data_V_1_1_load, %branch541 ], [ %kernel_data_V_1_2_load, %branch542 ], [ %kernel_data_V_1_3_load, %branch543 ], [ %kernel_data_V_1_4_load_1, %branch544 ], [ %kernel_data_V_1_5_load_1, %branch545 ], [ %kernel_data_V_1_6_load_1, %branch546 ], [ %kernel_data_V_1_7_load_1, %branch547 ], [ %kernel_data_V_1_8_load_1, %branch548 ], [ %kernel_data_V_1_9_load_1, %branch549 ], [ %kernel_data_V_1_10_load_1, %branch550 ], [ %kernel_data_V_1_11_load_1, %branch551 ], [ %kernel_data_V_1_12_load, %branch552 ], [ %kernel_data_V_1_13_load, %branch553 ], [ %kernel_data_V_1_14_load, %branch554 ], [ %kernel_data_V_1_15_load, %branch555 ], [ %kernel_data_V_1_16_load_1, %branch556 ], [ %kernel_data_V_1_17_load, %branch557 ]

]]></Node>
<StgValue><ssdm name="phi_ln56"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="497" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:3  %w5_V_load = load i497* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="497">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:4  %trunc_ln56 = trunc i497 %w5_V_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:5  %sext_ln1116_cast = sext i32 %phi_ln56 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:6  %sext_ln1118 = sext i32 %trunc_ln56 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:7  %mul_ln1118 = mul i48 %sext_ln1116_cast, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:8  %trunc_ln2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01213:9  switch i5 %w_index132, label %branch539 [
    i5 0, label %branch522
    i5 1, label %branch523
    i5 2, label %branch524
    i5 3, label %branch525
    i5 4, label %branch526
    i5 5, label %branch527
    i5 6, label %branch528
    i5 7, label %branch529
    i5 8, label %branch530
    i5 9, label %branch531
    i5 10, label %branch532
    i5 11, label %branch533
    i5 12, label %branch534
    i5 13, label %branch535
    i5 14, label %branch536
    i5 15, label %branch537
    i5 -16, label %branch538
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:0  %phi_ln56_1 = phi i32 [ %kernel_data_V_1_18_load, %branch522 ], [ %kernel_data_V_1_19_load, %branch523 ], [ %kernel_data_V_1_20_load_1, %branch524 ], [ %kernel_data_V_1_21_load_1, %branch525 ], [ %kernel_data_V_1_22_load, %branch526 ], [ %kernel_data_V_1_23_load, %branch527 ], [ %kernel_data_V_1_24_load, %branch528 ], [ %kernel_data_V_1_25_load, %branch529 ], [ %kernel_data_V_1_26_load, %branch530 ], [ %kernel_data_V_1_27_load, %branch531 ], [ %kernel_data_V_1_28_load, %branch532 ], [ %kernel_data_V_1_29_load, %branch533 ], [ %kernel_data_V_1_30_load, %branch534 ], [ %kernel_data_V_1_31_load, %branch535 ], [ %kernel_data_V_1_32_load, %branch536 ], [ %kernel_data_V_1_33_load, %branch537 ], [ %kernel_data_V_1_34_load, %branch538 ], [ %kernel_data_V_1_35_load, %branch539 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_1"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:1  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:2  %sext_ln1116_20_cast = sext i32 %phi_ln56_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_20_cast"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:3  %sext_ln1118_20 = sext i32 %tmp_28 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:4  %mul_ln1118_20 = mul i48 %sext_ln1118_20, %sext_ln1116_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:5  %trunc_ln708_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:6  %add_ln703 = add i32 %trunc_ln708_s, %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:7  %acc_0_V = add i32 %tmp_data_0_V_7130, %add_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01139:8  switch i5 %w_index132, label %branch485 [
    i5 0, label %branch468
    i5 1, label %branch469
    i5 2, label %branch470
    i5 3, label %branch471
    i5 4, label %branch472
    i5 5, label %branch473
    i5 6, label %branch474
    i5 7, label %branch475
    i5 8, label %branch476
    i5 9, label %branch477
    i5 10, label %branch478
    i5 11, label %branch479
    i5 12, label %branch480
    i5 13, label %branch481
    i5 14, label %branch482
    i5 15, label %branch483
    i5 -16, label %branch484
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:0  %phi_ln56_2 = phi i32 [ %kernel_data_V_1_0_load_1, %branch468 ], [ %kernel_data_V_1_1_load_1, %branch469 ], [ %kernel_data_V_1_2_load_1, %branch470 ], [ %kernel_data_V_1_3_load_1, %branch471 ], [ %kernel_data_V_1_4_load_2, %branch472 ], [ %kernel_data_V_1_5_load_2, %branch473 ], [ %kernel_data_V_1_6_load_2, %branch474 ], [ %kernel_data_V_1_7_load_2, %branch475 ], [ %kernel_data_V_1_8_load_2, %branch476 ], [ %kernel_data_V_1_9_load_2, %branch477 ], [ %kernel_data_V_1_10_load_2, %branch478 ], [ %kernel_data_V_1_11_load_2, %branch479 ], [ %kernel_data_V_1_12_load_1, %branch480 ], [ %kernel_data_V_1_13_load_1, %branch481 ], [ %kernel_data_V_1_14_load_1, %branch482 ], [ %kernel_data_V_1_15_load_1, %branch483 ], [ %kernel_data_V_1_16_load_2, %branch484 ], [ %kernel_data_V_1_17_load_2, %branch485 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_2"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:1  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:2  %sext_ln1116_21_cast = sext i32 %phi_ln56_2 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_21_cast"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:3  %sext_ln1118_21 = sext i32 %tmp_29 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:4  %mul_ln1118_21 = mul i48 %sext_ln1118_21, %sext_ln1116_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:5  %trunc_ln708_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01066:6  switch i5 %w_index132, label %branch467 [
    i5 0, label %branch450
    i5 1, label %branch451
    i5 2, label %branch452
    i5 3, label %branch453
    i5 4, label %branch454
    i5 5, label %branch455
    i5 6, label %branch456
    i5 7, label %branch457
    i5 8, label %branch458
    i5 9, label %branch459
    i5 10, label %branch460
    i5 11, label %branch461
    i5 12, label %branch462
    i5 13, label %branch463
    i5 14, label %branch464
    i5 15, label %branch465
    i5 -16, label %branch466
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:0  %phi_ln56_3 = phi i32 [ %kernel_data_V_1_18_load_2, %branch450 ], [ %kernel_data_V_1_19_load_2, %branch451 ], [ %kernel_data_V_1_20_load_2, %branch452 ], [ %kernel_data_V_1_21_load_2, %branch453 ], [ %kernel_data_V_1_22_load_2, %branch454 ], [ %kernel_data_V_1_23_load_2, %branch455 ], [ %kernel_data_V_1_24_load_1, %branch456 ], [ %kernel_data_V_1_25_load_1, %branch457 ], [ %kernel_data_V_1_26_load_1, %branch458 ], [ %kernel_data_V_1_27_load_1, %branch459 ], [ %kernel_data_V_1_28_load_1, %branch460 ], [ %kernel_data_V_1_29_load_1, %branch461 ], [ %kernel_data_V_1_30_load_1, %branch462 ], [ %kernel_data_V_1_31_load_1, %branch463 ], [ %kernel_data_V_1_32_load_1, %branch464 ], [ %kernel_data_V_1_33_load_1, %branch465 ], [ %kernel_data_V_1_34_load_1, %branch466 ], [ %kernel_data_V_1_35_load_1, %branch467 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_3"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:1  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:2  %sext_ln1116_22_cast = sext i32 %phi_ln56_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_22_cast"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:3  %sext_ln1118_22 = sext i32 %tmp_30 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:4  %mul_ln1118_22 = mul i48 %sext_ln1118_22, %sext_ln1116_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:5  %trunc_ln708_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:6  %add_ln703_21 = add i32 %trunc_ln708_20, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:7  %acc_1_V = add i32 %tmp_data_1_V_7128, %add_ln703_21

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0992:8  switch i5 %w_index132, label %branch413 [
    i5 0, label %branch396
    i5 1, label %branch397
    i5 2, label %branch398
    i5 3, label %branch399
    i5 4, label %branch400
    i5 5, label %branch401
    i5 6, label %branch402
    i5 7, label %branch403
    i5 8, label %branch404
    i5 9, label %branch405
    i5 10, label %branch406
    i5 11, label %branch407
    i5 12, label %branch408
    i5 13, label %branch409
    i5 14, label %branch410
    i5 15, label %branch411
    i5 -16, label %branch412
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:0  %phi_ln56_4 = phi i32 [ %kernel_data_V_1_0_load_2, %branch396 ], [ %kernel_data_V_1_1_load_2, %branch397 ], [ %kernel_data_V_1_2_load_2, %branch398 ], [ %kernel_data_V_1_3_load_2, %branch399 ], [ %kernel_data_V_1_4_load_3, %branch400 ], [ %kernel_data_V_1_5_load_3, %branch401 ], [ %kernel_data_V_1_6_load_3, %branch402 ], [ %kernel_data_V_1_7_load_3, %branch403 ], [ %kernel_data_V_1_8_load_3, %branch404 ], [ %kernel_data_V_1_9_load_3, %branch405 ], [ %kernel_data_V_1_10_load_3, %branch406 ], [ %kernel_data_V_1_11_load_3, %branch407 ], [ %kernel_data_V_1_12_load_2, %branch408 ], [ %kernel_data_V_1_13_load_2, %branch409 ], [ %kernel_data_V_1_14_load_2, %branch410 ], [ %kernel_data_V_1_15_load_2, %branch411 ], [ %kernel_data_V_1_16_load_3, %branch412 ], [ %kernel_data_V_1_17_load_3, %branch413 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_4"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:1  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:2  %sext_ln1116_23_cast = sext i32 %phi_ln56_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_23_cast"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:3  %sext_ln1118_23 = sext i32 %tmp_31 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:4  %mul_ln1118_23 = mul i48 %sext_ln1118_23, %sext_ln1116_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:5  %trunc_ln708_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0919:6  switch i5 %w_index132, label %branch395 [
    i5 0, label %branch378
    i5 1, label %branch379
    i5 2, label %branch380
    i5 3, label %branch381
    i5 4, label %branch382
    i5 5, label %branch383
    i5 6, label %branch384
    i5 7, label %branch385
    i5 8, label %branch386
    i5 9, label %branch387
    i5 10, label %branch388
    i5 11, label %branch389
    i5 12, label %branch390
    i5 13, label %branch391
    i5 14, label %branch392
    i5 15, label %branch393
    i5 -16, label %branch394
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:0  %phi_ln56_5 = phi i32 [ %kernel_data_V_1_18_load_3, %branch378 ], [ %kernel_data_V_1_19_load_3, %branch379 ], [ %kernel_data_V_1_20_load_3, %branch380 ], [ %kernel_data_V_1_21_load_3, %branch381 ], [ %kernel_data_V_1_22_load_3, %branch382 ], [ %kernel_data_V_1_23_load_3, %branch383 ], [ %kernel_data_V_1_24_load_2, %branch384 ], [ %kernel_data_V_1_25_load_2, %branch385 ], [ %kernel_data_V_1_26_load_2, %branch386 ], [ %kernel_data_V_1_27_load_2, %branch387 ], [ %kernel_data_V_1_28_load_3, %branch388 ], [ %kernel_data_V_1_29_load_3, %branch389 ], [ %kernel_data_V_1_30_load_2, %branch390 ], [ %kernel_data_V_1_31_load_2, %branch391 ], [ %kernel_data_V_1_32_load_3, %branch392 ], [ %kernel_data_V_1_33_load_3, %branch393 ], [ %kernel_data_V_1_34_load_2, %branch394 ], [ %kernel_data_V_1_35_load_2, %branch395 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_5"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:1  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:2  %sext_ln1116_24_cast = sext i32 %phi_ln56_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_24_cast"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:3  %sext_ln1118_24 = sext i32 %tmp_32 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:4  %mul_ln1118_24 = mul i48 %sext_ln1118_24, %sext_ln1116_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:5  %trunc_ln708_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:6  %add_ln703_23 = add i32 %trunc_ln708_22, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:7  %acc_2_V = add i32 %tmp_data_2_V_7126, %add_ln703_23

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0845:8  switch i5 %w_index132, label %branch341 [
    i5 0, label %branch324
    i5 1, label %branch325
    i5 2, label %branch326
    i5 3, label %branch327
    i5 4, label %branch328
    i5 5, label %branch329
    i5 6, label %branch330
    i5 7, label %branch331
    i5 8, label %branch332
    i5 9, label %branch333
    i5 10, label %branch334
    i5 11, label %branch335
    i5 12, label %branch336
    i5 13, label %branch337
    i5 14, label %branch338
    i5 15, label %branch339
    i5 -16, label %branch340
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:0  %phi_ln56_6 = phi i32 [ %kernel_data_V_1_0_load_3, %branch324 ], [ %kernel_data_V_1_1_load_3, %branch325 ], [ %kernel_data_V_1_2_load_3, %branch326 ], [ %kernel_data_V_1_3_load_3, %branch327 ], [ %kernel_data_V_1_4_load_4, %branch328 ], [ %kernel_data_V_1_5_load_4, %branch329 ], [ %kernel_data_V_1_6_load_4, %branch330 ], [ %kernel_data_V_1_7_load_4, %branch331 ], [ %kernel_data_V_1_8_load_4, %branch332 ], [ %kernel_data_V_1_9_load_4, %branch333 ], [ %kernel_data_V_1_10_load_4, %branch334 ], [ %kernel_data_V_1_11_load_4, %branch335 ], [ %kernel_data_V_1_12_load_3, %branch336 ], [ %kernel_data_V_1_13_load_3, %branch337 ], [ %kernel_data_V_1_14_load_3, %branch338 ], [ %kernel_data_V_1_15_load_3, %branch339 ], [ %kernel_data_V_1_16_load_4, %branch340 ], [ %kernel_data_V_1_17_load_4, %branch341 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_6"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:1  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:2  %sext_ln1116_25_cast = sext i32 %phi_ln56_6 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_25_cast"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:3  %sext_ln1118_25 = sext i32 %tmp_33 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:4  %mul_ln1118_25 = mul i48 %sext_ln1118_25, %sext_ln1116_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:5  %trunc_ln708_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0772:6  switch i5 %w_index132, label %branch323 [
    i5 0, label %branch306
    i5 1, label %branch307
    i5 2, label %branch308
    i5 3, label %branch309
    i5 4, label %branch310
    i5 5, label %branch311
    i5 6, label %branch312
    i5 7, label %branch313
    i5 8, label %branch314
    i5 9, label %branch315
    i5 10, label %branch316
    i5 11, label %branch317
    i5 12, label %branch318
    i5 13, label %branch319
    i5 14, label %branch320
    i5 15, label %branch321
    i5 -16, label %branch322
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:0  %phi_ln56_7 = phi i32 [ %kernel_data_V_1_18_load_4, %branch306 ], [ %kernel_data_V_1_19_load_4, %branch307 ], [ %kernel_data_V_1_20_load_4, %branch308 ], [ %kernel_data_V_1_21_load_4, %branch309 ], [ %kernel_data_V_1_22_load_4, %branch310 ], [ %kernel_data_V_1_23_load_4, %branch311 ], [ %kernel_data_V_1_24_load_3, %branch312 ], [ %kernel_data_V_1_25_load_3, %branch313 ], [ %kernel_data_V_1_26_load_3, %branch314 ], [ %kernel_data_V_1_27_load_3, %branch315 ], [ %kernel_data_V_1_28_load_4, %branch316 ], [ %kernel_data_V_1_29_load_4, %branch317 ], [ %kernel_data_V_1_30_load_4, %branch318 ], [ %kernel_data_V_1_31_load_4, %branch319 ], [ %kernel_data_V_1_32_load_4, %branch320 ], [ %kernel_data_V_1_33_load_4, %branch321 ], [ %kernel_data_V_1_34_load_4, %branch322 ], [ %kernel_data_V_1_35_load_4, %branch323 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_7"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:1  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:2  %sext_ln1116_26_cast = sext i32 %phi_ln56_7 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_26_cast"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:3  %sext_ln1118_26 = sext i32 %tmp_34 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:4  %mul_ln1118_26 = mul i48 %sext_ln1118_26, %sext_ln1116_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:5  %trunc_ln708_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:6  %add_ln703_25 = add i32 %trunc_ln708_24, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:7  %acc_3_V = add i32 %tmp_data_3_V_7124, %add_ln703_25

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0698:8  switch i5 %w_index132, label %branch269 [
    i5 0, label %branch252
    i5 1, label %branch253
    i5 2, label %branch254
    i5 3, label %branch255
    i5 4, label %branch256
    i5 5, label %branch257
    i5 6, label %branch258
    i5 7, label %branch259
    i5 8, label %branch260
    i5 9, label %branch261
    i5 10, label %branch262
    i5 11, label %branch263
    i5 12, label %branch264
    i5 13, label %branch265
    i5 14, label %branch266
    i5 15, label %branch267
    i5 -16, label %branch268
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:0  %phi_ln56_8 = phi i32 [ %kernel_data_V_1_0_load_4, %branch252 ], [ %kernel_data_V_1_1_load_4, %branch253 ], [ %kernel_data_V_1_2_load_4, %branch254 ], [ %kernel_data_V_1_3_load_4, %branch255 ], [ %kernel_data_V_1_4_load_5, %branch256 ], [ %kernel_data_V_1_5_load_5, %branch257 ], [ %kernel_data_V_1_6_load_5, %branch258 ], [ %kernel_data_V_1_7_load_5, %branch259 ], [ %kernel_data_V_1_8_load_5, %branch260 ], [ %kernel_data_V_1_9_load_5, %branch261 ], [ %kernel_data_V_1_10_load_5, %branch262 ], [ %kernel_data_V_1_11_load_5, %branch263 ], [ %kernel_data_V_1_12_load_4, %branch264 ], [ %kernel_data_V_1_13_load_4, %branch265 ], [ %kernel_data_V_1_14_load_4, %branch266 ], [ %kernel_data_V_1_15_load_4, %branch267 ], [ %kernel_data_V_1_16_load_5, %branch268 ], [ %kernel_data_V_1_17_load_5, %branch269 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_8"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:1  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:2  %sext_ln1116_27_cast = sext i32 %phi_ln56_8 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_27_cast"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:3  %sext_ln1118_27 = sext i32 %tmp_35 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:4  %mul_ln1118_27 = mul i48 %sext_ln1118_27, %sext_ln1116_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:5  %trunc_ln708_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0625:6  switch i5 %w_index132, label %branch251 [
    i5 0, label %branch234
    i5 1, label %branch235
    i5 2, label %branch236
    i5 3, label %branch237
    i5 4, label %branch238
    i5 5, label %branch239
    i5 6, label %branch240
    i5 7, label %branch241
    i5 8, label %branch242
    i5 9, label %branch243
    i5 10, label %branch244
    i5 11, label %branch245
    i5 12, label %branch246
    i5 13, label %branch247
    i5 14, label %branch248
    i5 15, label %branch249
    i5 -16, label %branch250
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:0  %phi_ln56_9 = phi i32 [ %kernel_data_V_1_18_load_5, %branch234 ], [ %kernel_data_V_1_19_load_5, %branch235 ], [ %kernel_data_V_1_20_load_5, %branch236 ], [ %kernel_data_V_1_21_load_5, %branch237 ], [ %kernel_data_V_1_22_load_5, %branch238 ], [ %kernel_data_V_1_23_load_5, %branch239 ], [ %kernel_data_V_1_24_load_4, %branch240 ], [ %kernel_data_V_1_25_load_4, %branch241 ], [ %kernel_data_V_1_26_load_4, %branch242 ], [ %kernel_data_V_1_27_load_4, %branch243 ], [ %kernel_data_V_1_28_load_5, %branch244 ], [ %kernel_data_V_1_29_load_5, %branch245 ], [ %kernel_data_V_1_30_load_5, %branch246 ], [ %kernel_data_V_1_31_load_5, %branch247 ], [ %kernel_data_V_1_32_load_5, %branch248 ], [ %kernel_data_V_1_33_load_5, %branch249 ], [ %kernel_data_V_1_34_load_5, %branch250 ], [ %kernel_data_V_1_35_load_5, %branch251 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_9"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:1  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:2  %sext_ln1116_28_cast = sext i32 %phi_ln56_9 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_28_cast"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:3  %sext_ln1118_28 = sext i32 %tmp_36 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:4  %mul_ln1118_28 = mul i48 %sext_ln1118_28, %sext_ln1116_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:5  %trunc_ln708_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:6  %add_ln703_27 = add i32 %trunc_ln708_26, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:7  %acc_4_V = add i32 %tmp_data_4_V_5122, %add_ln703_27

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0551:8  switch i5 %w_index132, label %branch197 [
    i5 0, label %branch180
    i5 1, label %branch181
    i5 2, label %branch182
    i5 3, label %branch183
    i5 4, label %branch184
    i5 5, label %branch185
    i5 6, label %branch186
    i5 7, label %branch187
    i5 8, label %branch188
    i5 9, label %branch189
    i5 10, label %branch190
    i5 11, label %branch191
    i5 12, label %branch192
    i5 13, label %branch193
    i5 14, label %branch194
    i5 15, label %branch195
    i5 -16, label %branch196
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:0  %phi_ln56_10 = phi i32 [ %kernel_data_V_1_0_load_5, %branch180 ], [ %kernel_data_V_1_1_load_5, %branch181 ], [ %kernel_data_V_1_2_load_5, %branch182 ], [ %kernel_data_V_1_3_load_5, %branch183 ], [ %kernel_data_V_1_4_load_6, %branch184 ], [ %kernel_data_V_1_5_load_6, %branch185 ], [ %kernel_data_V_1_6_load_6, %branch186 ], [ %kernel_data_V_1_7_load_6, %branch187 ], [ %kernel_data_V_1_8_load_6, %branch188 ], [ %kernel_data_V_1_9_load_6, %branch189 ], [ %kernel_data_V_1_10_load_6, %branch190 ], [ %kernel_data_V_1_11_load_6, %branch191 ], [ %kernel_data_V_1_12_load_5, %branch192 ], [ %kernel_data_V_1_13_load_5, %branch193 ], [ %kernel_data_V_1_14_load_5, %branch194 ], [ %kernel_data_V_1_15_load_5, %branch195 ], [ %kernel_data_V_1_16_load_6, %branch196 ], [ %kernel_data_V_1_17_load_6, %branch197 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_10"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:1  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:2  %sext_ln1116_29_cast = sext i32 %phi_ln56_10 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_29_cast"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:3  %sext_ln1118_29 = sext i32 %tmp_37 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:4  %mul_ln1118_29 = mul i48 %sext_ln1118_29, %sext_ln1116_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:5  %trunc_ln708_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0478:6  switch i5 %w_index132, label %branch179 [
    i5 0, label %branch162
    i5 1, label %branch163
    i5 2, label %branch164
    i5 3, label %branch165
    i5 4, label %branch166
    i5 5, label %branch167
    i5 6, label %branch168
    i5 7, label %branch169
    i5 8, label %branch170
    i5 9, label %branch171
    i5 10, label %branch172
    i5 11, label %branch173
    i5 12, label %branch174
    i5 13, label %branch175
    i5 14, label %branch176
    i5 15, label %branch177
    i5 -16, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:0  %phi_ln56_11 = phi i32 [ %kernel_data_V_1_18_load_6, %branch162 ], [ %kernel_data_V_1_19_load_6, %branch163 ], [ %kernel_data_V_1_20_load_6, %branch164 ], [ %kernel_data_V_1_21_load_6, %branch165 ], [ %kernel_data_V_1_22_load_6, %branch166 ], [ %kernel_data_V_1_23_load_6, %branch167 ], [ %kernel_data_V_1_24_load_5, %branch168 ], [ %kernel_data_V_1_25_load_5, %branch169 ], [ %kernel_data_V_1_26_load_5, %branch170 ], [ %kernel_data_V_1_27_load_5, %branch171 ], [ %kernel_data_V_1_28_load_6, %branch172 ], [ %kernel_data_V_1_29_load_6, %branch173 ], [ %kernel_data_V_1_30_load_6, %branch174 ], [ %kernel_data_V_1_31_load_6, %branch175 ], [ %kernel_data_V_1_32_load_6, %branch176 ], [ %kernel_data_V_1_33_load_6, %branch177 ], [ %kernel_data_V_1_34_load_6, %branch178 ], [ %kernel_data_V_1_35_load_6, %branch179 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_11"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:1  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:2  %sext_ln1116_30_cast = sext i32 %phi_ln56_11 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_30_cast"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:3  %sext_ln1118_30 = sext i32 %tmp_38 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:4  %mul_ln1118_30 = mul i48 %sext_ln1118_30, %sext_ln1116_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:5  %trunc_ln708_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:6  %add_ln703_29 = add i32 %trunc_ln708_28, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:7  %acc_5_V = add i32 %tmp_data_5_V_5120, %add_ln703_29

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0404:8  switch i5 %w_index132, label %branch125 [
    i5 0, label %branch108
    i5 1, label %branch109
    i5 2, label %branch110
    i5 3, label %branch111
    i5 4, label %branch112
    i5 5, label %branch113
    i5 6, label %branch114
    i5 7, label %branch115
    i5 8, label %branch116
    i5 9, label %branch117
    i5 10, label %branch118
    i5 11, label %branch119
    i5 12, label %branch120
    i5 13, label %branch121
    i5 14, label %branch122
    i5 15, label %branch123
    i5 -16, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:0  %phi_ln56_12 = phi i32 [ %kernel_data_V_1_0_load_6, %branch108 ], [ %kernel_data_V_1_1_load_6, %branch109 ], [ %kernel_data_V_1_2_load_6, %branch110 ], [ %kernel_data_V_1_3_load_6, %branch111 ], [ %kernel_data_V_1_4_load_7, %branch112 ], [ %kernel_data_V_1_5_load_7, %branch113 ], [ %kernel_data_V_1_6_load_7, %branch114 ], [ %kernel_data_V_1_7_load_7, %branch115 ], [ %kernel_data_V_1_8_load_7, %branch116 ], [ %kernel_data_V_1_9_load_7, %branch117 ], [ %kernel_data_V_1_10_load_7, %branch118 ], [ %kernel_data_V_1_11_load_7, %branch119 ], [ %kernel_data_V_1_12_load_6, %branch120 ], [ %kernel_data_V_1_13_load_6, %branch121 ], [ %kernel_data_V_1_14_load_6, %branch122 ], [ %kernel_data_V_1_15_load_6, %branch123 ], [ %kernel_data_V_1_16_load_7, %branch124 ], [ %kernel_data_V_1_17_load_7, %branch125 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_12"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:1  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:2  %sext_ln1116_31_cast = sext i32 %phi_ln56_12 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_31_cast"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:3  %sext_ln1118_31 = sext i32 %tmp_39 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:4  %mul_ln1118_31 = mul i48 %sext_ln1118_31, %sext_ln1116_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:5  %trunc_ln708_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_31, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0331:6  switch i5 %w_index132, label %branch107 [
    i5 0, label %branch90
    i5 1, label %branch91
    i5 2, label %branch92
    i5 3, label %branch93
    i5 4, label %branch94
    i5 5, label %branch95
    i5 6, label %branch96
    i5 7, label %branch97
    i5 8, label %branch98
    i5 9, label %branch99
    i5 10, label %branch100
    i5 11, label %branch101
    i5 12, label %branch102
    i5 13, label %branch103
    i5 14, label %branch104
    i5 15, label %branch105
    i5 -16, label %branch106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:0  %phi_ln56_13 = phi i32 [ %kernel_data_V_1_18_load_7, %branch90 ], [ %kernel_data_V_1_19_load_7, %branch91 ], [ %kernel_data_V_1_20_load_7, %branch92 ], [ %kernel_data_V_1_21_load_7, %branch93 ], [ %kernel_data_V_1_22_load_7, %branch94 ], [ %kernel_data_V_1_23_load_7, %branch95 ], [ %kernel_data_V_1_24_load_6, %branch96 ], [ %kernel_data_V_1_25_load_6, %branch97 ], [ %kernel_data_V_1_26_load_6, %branch98 ], [ %kernel_data_V_1_27_load_6, %branch99 ], [ %kernel_data_V_1_28_load_7, %branch100 ], [ %kernel_data_V_1_29_load_7, %branch101 ], [ %kernel_data_V_1_30_load_7, %branch102 ], [ %kernel_data_V_1_31_load_7, %branch103 ], [ %kernel_data_V_1_32_load_7, %branch104 ], [ %kernel_data_V_1_33_load_7, %branch105 ], [ %kernel_data_V_1_34_load_7, %branch106 ], [ %kernel_data_V_1_35_load_7, %branch107 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_13"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:1  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:2  %sext_ln1116_32_cast = sext i32 %phi_ln56_13 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_32_cast"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:3  %sext_ln1118_32 = sext i32 %tmp_40 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:4  %mul_ln1118_32 = mul i48 %sext_ln1118_32, %sext_ln1116_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:5  %trunc_ln708_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_32, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:6  %add_ln703_31 = add i32 %trunc_ln708_30, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:7  %acc_6_V = add i32 %tmp_data_6_V_5118, %add_ln703_31

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0257:8  switch i5 %w_index132, label %branch53 [
    i5 0, label %branch36
    i5 1, label %branch37
    i5 2, label %branch38
    i5 3, label %branch39
    i5 4, label %branch40
    i5 5, label %branch41
    i5 6, label %branch42
    i5 7, label %branch43
    i5 8, label %branch44
    i5 9, label %branch45
    i5 10, label %branch46
    i5 11, label %branch47
    i5 12, label %branch48
    i5 13, label %branch49
    i5 14, label %branch50
    i5 15, label %branch51
    i5 -16, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:0  %phi_ln56_14 = phi i32 [ %kernel_data_V_1_0_load_7, %branch36 ], [ %kernel_data_V_1_1_load_7, %branch37 ], [ %kernel_data_V_1_2_load_7, %branch38 ], [ %kernel_data_V_1_3_load_7, %branch39 ], [ %kernel_data_V_1_4_load_8, %branch40 ], [ %kernel_data_V_1_5_load_8, %branch41 ], [ %kernel_data_V_1_6_load_8, %branch42 ], [ %kernel_data_V_1_7_load_8, %branch43 ], [ %kernel_data_V_1_8_load_8, %branch44 ], [ %kernel_data_V_1_9_load_8, %branch45 ], [ %kernel_data_V_1_10_load_8, %branch46 ], [ %kernel_data_V_1_11_load_8, %branch47 ], [ %kernel_data_V_1_12_load_7, %branch48 ], [ %kernel_data_V_1_13_load_7, %branch49 ], [ %kernel_data_V_1_14_load_7, %branch50 ], [ %kernel_data_V_1_15_load_7, %branch51 ], [ %kernel_data_V_1_16_load_8, %branch52 ], [ %kernel_data_V_1_17_load_8, %branch53 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_14"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:1  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i497.i32.i32(i497 %w5_V_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:2  %sext_ln1116_33_cast = sext i32 %phi_ln56_14 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_33_cast"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="48" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:3  %sext_ln1118_33 = sext i32 %tmp_41 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:4  %mul_ln1118_33 = mul i48 %sext_ln1118_33, %sext_ln1116_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:5  %trunc_ln708_31 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_33, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi32ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0184:6  switch i5 %w_index132, label %branch35 [
    i5 0, label %branch18
    i5 1, label %branch19
    i5 2, label %branch20
    i5 3, label %branch21
    i5 4, label %branch22
    i5 5, label %branch23
    i5 6, label %branch24
    i5 7, label %branch25
    i5 8, label %branch26
    i5 9, label %branch27
    i5 10, label %branch28
    i5 11, label %branch29
    i5 12, label %branch30
    i5 13, label %branch31
    i5 14, label %branch32
    i5 15, label %branch33
    i5 -16, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
ReuseLoop_end:0  %phi_ln56_15 = phi i32 [ %kernel_data_V_1_18_load_8, %branch18 ], [ %kernel_data_V_1_19_load_8, %branch19 ], [ %kernel_data_V_1_20_load_8, %branch20 ], [ %kernel_data_V_1_21_load_8, %branch21 ], [ %kernel_data_V_1_22_load_8, %branch22 ], [ %kernel_data_V_1_23_load_8, %branch23 ], [ %kernel_data_V_1_24_load_7, %branch24 ], [ %kernel_data_V_1_25_load_7, %branch25 ], [ %kernel_data_V_1_26_load_7, %branch26 ], [ %kernel_data_V_1_27_load_7, %branch27 ], [ %kernel_data_V_1_28_load_8, %branch28 ], [ %kernel_data_V_1_29_load_8, %branch29 ], [ %kernel_data_V_1_30_load_8, %branch30 ], [ %kernel_data_V_1_31_load_8, %branch31 ], [ %kernel_data_V_1_32_load_8, %branch32 ], [ %kernel_data_V_1_33_load_8, %branch33 ], [ %kernel_data_V_1_34_load_8, %branch34 ], [ %kernel_data_V_1_35_load_8, %branch35 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_15"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="17" op_0_bw="17" op_1_bw="497" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:1  %tmp_42 = call i17 @_ssdm_op_PartSelect.i17.i497.i32.i32(i497 %w5_V_load, i32 480, i32 496)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop_end:2  %sext_ln1116_34_cast = sext i32 %phi_ln56_15 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_34_cast"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="48" op_0_bw="17">
<![CDATA[
ReuseLoop_end:3  %sext_ln1118_34 = sext i17 %tmp_42 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop_end:4  %mul_ln1118_34 = mul i48 %sext_ln1116_34_cast, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:5  %trunc_ln708_32 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_34, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:6  %add_ln703_33 = add i32 %trunc_ln708_32, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:7  %acc_7_V = add i32 %tmp_data_7_V_5116, %add_ln703_33

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:8  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str28, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:10  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1023" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
hls_label_9_end:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %res_V_data_0_V, i32* %res_V_data_1_V, i32* %res_V_data_2_V, i32* %res_V_data_3_V, i32* %res_V_data_4_V, i32* %res_V_data_5_V, i32* %res_V_data_6_V, i32* %res_V_data_7_V, i32 %acc_0_V, i32 %acc_1_V, i32 %acc_2_V, i32 %acc_3_V, i32 %acc_4_V, i32 %acc_5_V, i32 %acc_6_V, i32 %acc_7_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9_end:1  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln313 = icmp eq i32 %pX_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln313, label %23, label %27

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="1032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="1035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="1036" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="1037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="1038" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="1039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="1040" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln289_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="1041" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="1042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="1044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln323, %25 ], [ 0, %24 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str32, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_end:1  %icmp_ln79 = icmp eq i6 %indvar_flatten133, -29

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_end:2  br i1 %icmp_ln79, label %"conv_2d_buffer_cl<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config5>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
