// SPDX-License-Identifier: GPL-2.0
/*
 * Snapdragon 720G (sm7125) specific device tree
 *
 * Copyright (c) 2021, The Linux Foundation. All rights reserved.
 */

#include <dt-bindings/dma/qcom-gpi.h>
#include <dt-bindings/soc/qcom,apr.h>
#include <dt-bindings/sound/qcom,q6afe.h>
#include <dt-bindings/clock/qcom,sm8250-lpass-aoncc.h>
#include <dt-bindings/clock/qcom,sm8250-lpass-audiocc.h>

#include "sc7180.dtsi"

/* SM7125 uses Kryo 465 instead of Kryo 468 */
&CPU0 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_0 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&L3_0 {
	cache-size = <0x100000>;
	cache-level = <3>;
};

&CPU1 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_100 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&CPU2 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_200 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&CPU3 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_300 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&CPU4 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_400 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&CPU5 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x8000>;
	i-cache-size = <0x8000>;
};

&L2_500 {
	cache-size = <0x10000>;
	cache-level = <2>;
};

&CPU6 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x10000>;
	i-cache-size = <0x10000>;
};

&L2_600 {
	cache-size = <0x40000>;
	cache-level = <2>;
};

&CPU7 {
	compatible = "qcom,kryo465";
	/delete-property/ operating-points-v2;

	d-cache-size = <0x10000>;
	i-cache-size = <0x10000>;
};

&L2_700 {
	cache-size = <0x40000>;
	cache-level = <2>;
};

// SC7180 doesn't have UFS yet.
&soc {
	ufs_mem_hc: ufshc@1d84000 {
		compatible = "qcom,sm7125-ufshc", "qcom,ufshc",
					"jedec,ufs-2.0";
		reg = <0 0x01d84000 0 0x3000>,
				<0 0x01d90000 0 0x8000>;
		reg-names = "std", "ice";
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
		phys = <&ufs_mem_phy_lanes>;
		phy-names = "ufsphy";
		lanes-per-direction = <1>;
		power-domains = <&gcc UFS_PHY_GDSC>;
		#reset-cells = <1>;
		resets = <&gcc GCC_UFS_PHY_BCR>;
		reset-names = "rst";

		iommus = <&apps_smmu 0xa0 0x0>;

		clock-names =
			"core_clk",
			"bus_aggr_clk",
			"iface_clk",
			"core_clk_unipro",
			"ref_clk",
			"tx_lane0_sync_clk",
			"rx_lane0_sync_clk",
			"ice_core_clk";
		clocks =
			<&gcc GCC_UFS_PHY_AXI_CLK>,
			<&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
			<&gcc GCC_UFS_PHY_AHB_CLK>,
			<&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
			<&rpmhcc RPMH_CXO_CLK>,
			<&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
			<&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
			<&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
		freq-table-hz =
			<50000000 200000000>,
			<0 0>,
			<0 0>,
			<37500000 150000000>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 300000000>;

		status = "disabled";
	};

	ufs_mem_phy: phy@1d87000 {
		compatible = "qcom,sm7125-qmp-ufs-phy";
		reg = <0 0x01d87000 0 0xddc>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		clock-names = "ref",
					"ref_aux";
		clocks = <&gcc GCC_UFS_MEM_CLKREF_CLK>,
				<&gcc GCC_UFS_PHY_PHY_AUX_CLK>;

		resets = <&ufs_mem_hc 0>;
		reset-names = "ufsphy";
		status = "disabled";

		ufs_mem_phy_lanes: lanes@1d87400 {
			reg = <0 0x01d87400 0 0x108>,
					<0 0x01d87600 0 0x1e0>,
					<0 0x01d87c00 0 0x1dc>,
					<0 0x01d87800 0 0x108>,
					<0 0x01d87a00 0 0x1e0>;
			#phy-cells = <0>;
		};
	};

	gpi_dma0: dma-controller@800000  {
		compatible = "qcom,sm7125-gpi-dma";
		reg = <0 0x00800000 0 0x60000>;
		interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
		dma-channels = <10>;
		dma-channel-mask = <0x1f>;
		iommus = <&apps_smmu 0x56 0x0>;
		#dma-cells = <3>;
		status = "disabled";
	};

	gpi_dma1: dma-controller@a00000 {
		compatible = "qcom,sm7125-gpi-dma";
		reg = <0 0x00a00000 0 0x60000>;
		interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 646 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 648 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 649 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 650 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 651 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 652 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH>;
		dma-channels = <10>;
		dma-channel-mask = <0x3f>;
		iommus = <&apps_smmu 0x4d6 0x0>;
		#dma-cells = <3>;
		status = "disabled";
	};
};
/delete-node/ &gpu_opp_table;
&gpu {
	status = "disabled";
	gpu_opp_table: opp-table {
		compatible = "operating-points-v2";
		opp-750000000 {
			opp-hz = /bits/ 64 <750000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
			opp-peak-kBps = <7216000>;
			opp-supported-hw = <0x08>;
		};

		opp-650000000 {
			opp-hz = /bits/ 64 <650000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
			opp-peak-kBps = <7216000>;
			opp-supported-hw = <0x08>;
		};

		opp-565000000 {
			opp-hz = /bits/ 64 <565000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
			opp-peak-kBps = <5412000>;
			opp-supported-hw = <0x08>;
		};

		opp-430000000 {
			opp-hz = /bits/ 64 <430000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
			opp-peak-kBps = <5412000>;
			opp-supported-hw = <0x08>;
		};

		opp-355000000 {
			opp-hz = /bits/ 64 <355000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
			opp-peak-kBps = <3072000>;
			opp-supported-hw = <0x08>;
		};

		opp-267000000 {
			opp-hz = /bits/ 64 <267000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
			opp-peak-kBps = <3072000>;
			opp-supported-hw = <0x08>;
		};

		opp-180000000 {
			opp-hz = /bits/ 64 <180000000>;
			opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
			opp-peak-kBps = <1804000>;
			opp-supported-hw = <0x08>;
		};
	};
};
