```
0000000006394314 0000000000000001 b capella_access_via_i2c
0000000006394304 0000000000000001 b completed.6356
0000000004210620 0000000000000001 T cpl_pll_rules_dump
0000000004210335 0000000000000001 T cpl_rx_dsp_snr_mon_cfg
0000000004210331 0000000000000001 T cpl_rx_dsp_snr_mon_en
0000000004210622 0000000000000001 T cpl_rx_rules_dump
0000000004210621 0000000000000001 T cpl_tx_rules_dump
0000000006394360 0000000000000001 b ctc_def_hsc_prbs_ops_init
0000000006394032 0000000000000001 D g_cpl_show_progress
0000000006394313 0000000000000001 b msg_id.11874
0000000006394312 0000000000000001 b msg_id.12415
0000000006394384 0000000000000001 b rx_hsc_chn_ops_init
0000000004258368 0000000000000002 T __libc_csu_fini
0000000004220040 0000000000000002 T cpl_wait_for_pll_lock
0000000004203528 0000000000000002 T hsc_prbs_chk_rules_autolock_is_enabled
0000000004203382 0000000000000002 T hsc_prbs_chk_rules_invert_is_enabled
0000000004203455 0000000000000002 T hsc_prbs_chk_rules_invert_lsb_is_enabled
0000000004202661 0000000000000002 T hsc_prbs_chk_rules_is_enabled
0000000004203301 0000000000000002 T hsc_prbs_chk_rules_lsb_is_enabled
0000000004202580 0000000000000002 T hsc_prbs_chk_rules_mode_get
0000000004202549 0000000000000002 T hsc_prbs_chk_rules_mode_set
0000000004202142 0000000000000002 T hsc_prbs_chk_rules_pattern_get
0000000004202208 0000000000000002 T hsc_prbs_chk_rules_pattern_lsb_get
0000000004202174 0000000000000002 T hsc_prbs_chk_rules_pattern_lsb_set
0000000004202517 0000000000000002 T hsc_prbs_chk_rules_pattern_mode_get
0000000004202486 0000000000000002 T hsc_prbs_chk_rules_pattern_mode_set
0000000004202108 0000000000000002 T hsc_prbs_chk_rules_pattern_set
0000000004202272 0000000000000002 T hsc_prbs_chk_rules_pattern_value_get
0000000004202454 0000000000000002 T hsc_prbs_chk_rules_pattern_value_lsb_get
0000000004202422 0000000000000002 T hsc_prbs_chk_rules_pattern_value_lsb_set
0000000004202240 0000000000000002 T hsc_prbs_chk_rules_pattern_value_set
0000000004203380 0000000000000002 T hsc_prbs_gen_rules_invert_is_enabled
0000000004202659 0000000000000002 T hsc_prbs_gen_rules_is_enabled
0000000004203299 0000000000000002 T hsc_prbs_gen_rules_lsb_is_enabled
0000000004202578 0000000000000002 T hsc_prbs_gen_rules_mode_get
0000000004202547 0000000000000002 T hsc_prbs_gen_rules_mode_set
0000000004202140 0000000000000002 T hsc_prbs_gen_rules_pattern_get
0000000004202206 0000000000000002 T hsc_prbs_gen_rules_pattern_lsb_get
0000000004202172 0000000000000002 T hsc_prbs_gen_rules_pattern_lsb_set
0000000004202515 0000000000000002 T hsc_prbs_gen_rules_pattern_mode_get
0000000004202484 0000000000000002 T hsc_prbs_gen_rules_pattern_mode_set
0000000004202331 0000000000000002 T hsc_prbs_gen_rules_pattern_repeat_get
0000000004202390 0000000000000002 T hsc_prbs_gen_rules_pattern_repeat_lsb_get
0000000004202361 0000000000000002 T hsc_prbs_gen_rules_pattern_repeat_lsb_set
0000000004202302 0000000000000002 T hsc_prbs_gen_rules_pattern_repeat_set
0000000004202106 0000000000000002 T hsc_prbs_gen_rules_pattern_set
0000000004202270 0000000000000002 T hsc_prbs_gen_rules_pattern_value_get
0000000004202452 0000000000000002 T hsc_prbs_gen_rules_pattern_value_lsb_get
0000000004202420 0000000000000002 T hsc_prbs_gen_rules_pattern_value_lsb_set
0000000004202238 0000000000000002 T hsc_prbs_gen_rules_pattern_value_set
0000000004210627 0000000000000003 T cpl_dbg_status_dump
0000000004210332 0000000000000003 T cpl_rx_dsp_snr_mon_enabled
0000000004203588 0000000000000003 T hsc_prbs_err_inj_rules_pattern_lsb_get
0000000004195808 0000000000000003 T main
0000000004257783 0000000000000003 t num_bundles
0000000004206668 0000000000000003 t num_ctle_stages_get
0000000004206383 0000000000000003 t pkg_invert_is_enabled
0000000004206380 0000000000000003 t swizzle_is_enabled
0000000004258384 0000000000000004 R _IO_stdin_used
0000000004206520 0000000000000004 t baud_rate_get
0000000004210832 0000000000000004 T cpl_channel_rx_qc_print
0000000004210327 0000000000000004 T cpl_diags_register_dump
0000000004210828 0000000000000004 T cpl_dwld_fw
0000000004210623 0000000000000004 T cpl_link_status_query_dump
0000000004210964 0000000000000004 T cpl_mcu_debug_log_dump
0000000004210968 0000000000000004 T cpl_mcu_debug_log_query_dump
0000000004210960 0000000000000004 T cpl_mcu_pc_log_query_dump
0000000004210972 0000000000000004 T cpl_mcu_status_query_dump
0000000004210319 0000000000000004 T cpl_prbs_chk_ber
0000000004210323 0000000000000004 T cpl_prbs_chk_status_query_print
0000000004210488 0000000000000004 T cpl_rx_dsp_hist_query_dump
0000000004210492 0000000000000004 T cpl_rx_dsp_hist_query_dump_to_file
0000000004210836 0000000000000004 T cpl_rx_qc_stats_print
0000000004203584 0000000000000004 T hsc_prbs_err_inj_rules_pattern_lsb_set
0000000004196185 0000000000000004 T hsc_reg_set
0000000004206524 0000000000000004 t ieee_demap_is_enabled
0000000004206516 0000000000000004 t operation_mode_get
0000000004206573 0000000000000004 t ref_clk_get
0000000004196328 0000000000000004 t rules_pattern_gen_repeat_get
0000000004206719 0000000000000004 t rx_rules_autoctle_is_enabled
0000000004206677 0000000000000004 t rx_rules_baud_rate_get
0000000004206763 0000000000000004 t rx_rules_dfe_precoder_is_enabled
0000000004206708 0000000000000004 t rx_rules_dsp_mode_get
0000000004206741 0000000000000004 t rx_rules_gray_mapping_is_enabled
0000000004206698 0000000000000004 t rx_rules_ieee_demap_is_enabled
0000000004206730 0000000000000004 t rx_rules_polarity_get
0000000004206774 0000000000000004 t rx_rules_scdr_is_enabled
0000000004206687 0000000000000004 t rx_rules_signalling_get
0000000004206752 0000000000000004 t rx_rules_vga_tracking_is_enabled
0000000004206818 0000000000000004 t tx_rules_baud_rate_get
0000000004206872 0000000000000004 t tx_rules_dfe_precoder_is_enabled
0000000004206999 0000000000000004 t tx_rules_fll_is_enabled
0000000004206861 0000000000000004 t tx_rules_gray_mapping_is_enabled
0000000004206839 0000000000000004 t tx_rules_ieee_demap_is_enabled
0000000004206850 0000000000000004 t tx_rules_polarity_get
0000000004206828 0000000000000004 t tx_rules_signalling_get
0000000004206978 0000000000000004 t tx_rules_squelch_is_locked
0000000004206882 0000000000000004 t tx_rules_swing_get
0000000004206988 0000000000000004 t tx_src_get
0000000004196175 0000000000000005 T HSC_NTOHL
0000000004196180 0000000000000005 T HSC_ROUND
0000000004196045 0000000000000005 T HSC_UDELAY
0000000004219495 0000000000000005 T cpl_pll_cp_overlays_to_rules
0000000004261268 0000000000000005 r cpl_pll_rules_default
0000000004221986 0000000000000005 T cpl_reg_write
0000000004230623 0000000000000005 T cpl_rx_cp_overlays_to_rules
0000000004217663 0000000000000005 T cpl_tx_cp_overlays_to_rules
0000000004235428 0000000000000005 T cpl_tx_set
0000000004229181 0000000000000005 T cpl_tx_squelch_set
0000000004209007 0000000000000005 T ctc_def_dev_ctc_die_remap
0000000004208838 0000000000000005 T ctc_reg_get
0000000004208833 0000000000000005 T ctc_reg_set
0000000004203492 0000000000000006 T hsc_prbs_chk_rules_autolock_enable
0000000004202623 0000000000000006 T hsc_prbs_chk_rules_enable
0000000004203344 0000000000000006 T hsc_prbs_chk_rules_invert_enable
0000000004203419 0000000000000006 T hsc_prbs_chk_rules_invert_lsb_enable
0000000004202617 0000000000000006 T hsc_prbs_gen_rules_enable
0000000004203338 0000000000000006 T hsc_prbs_gen_rules_invert_enable
0000000004257777 0000000000000006 t num_chns
0000000004257771 0000000000000006 t num_dies
0000000004206374 0000000000000006 t num_ips_on_die
0000000004257786 0000000000000006 t num_mcus
0000000004206567 0000000000000006 t ref_clk_set
0000000004206671 0000000000000006 t rx_rules_baud_rate_set
0000000004206702 0000000000000006 t rx_rules_dsp_mode_set
0000000004206681 0000000000000006 t rx_rules_signalling_set
0000000004206812 0000000000000006 t tx_rules_baud_rate_set
0000000004206822 0000000000000006 t tx_rules_signalling_set
0000000004206876 0000000000000006 t tx_rules_swing_set
0000000004206982 0000000000000006 t tx_src_set
0000000004259936 0000000000000007 r CSWTCH.495
0000000004196156 0000000000000007 T HSC_MEMCMP
0000000004217765 0000000000000007 T cpl_is_rx_ready
0000000004217758 0000000000000007 T cpl_is_tx_ready
0000000004217779 0000000000000007 T cpl_rx_ready_get
0000000004210813 0000000000000007 T cpl_show_progress
0000000004217772 0000000000000007 T cpl_tx_ready_get
0000000004211083 0000000000000007 T ctc_reg_i2c_tunnel_is_enabled
0000000004206712 0000000000000007 t rx_rules_autoctle_enable
0000000004206756 0000000000000007 t rx_rules_dfe_precoder_enable
0000000004206734 0000000000000007 t rx_rules_gray_mapping_enable
0000000004206691 0000000000000007 t rx_rules_ieee_demap_enable
0000000004206723 0000000000000007 t rx_rules_polarity_set
0000000004206767 0000000000000007 t rx_rules_scdr_enable
0000000004206745 0000000000000007 t rx_rules_vga_tracking_enable
0000000004206865 0000000000000007 t tx_rules_dfe_precoder_enable
0000000004206992 0000000000000007 t tx_rules_fll_enable
0000000004206854 0000000000000007 t tx_rules_gray_mapping_enable
0000000004206832 0000000000000007 t tx_rules_ieee_demap_enable
0000000004206843 0000000000000007 t tx_rules_polarity_set
0000000004206971 0000000000000007 t tx_rules_squelch_lock
0000000004259960 0000000000000008 r CSWTCH.491
0000000004196148 0000000000000008 T HSC_MEMCPY
0000000004261096 0000000000000008 r cpl_rx_qc_rules_default
0000000004210496 0000000000000008 T cpl_set_callback_for_lock
0000000004210911 0000000000000008 T cpl_set_callback_for_rcal
0000000004210530 0000000000000008 T cpl_set_callback_for_unlock
0000000004210820 0000000000000008 T cpl_show_progress_enable
0000000004211075 0000000000000008 T ctc_reg_set_i2c_access
0000000004211090 0000000000000008 T ctc_reg_write_mdio
0000000006394352 0000000000000008 b g_cpl_callback_lock
0000000006394336 0000000000000008 b g_cpl_callback_rcal
0000000006394344 0000000000000008 b g_cpl_callback_unlock
0000000006394328 0000000000000008 b g_ctc_callback_lock
0000000006394320 0000000000000008 b g_ctc_callback_unlock
0000000006394400 0000000000000008 b m_ctc_def_dev_ops
0000000006394368 0000000000000008 b m_ctc_def_hsc_prbs_ops
0000000006394376 0000000000000008 b rx_hsc_chn_ops_super
0000000004255960 0000000000000008 T signal_hsc2cpl
0000000004206660 0000000000000008 t xbar_rules
0000000004211155 0000000000000009 t hrx_mask_get
0000000004203260 0000000000000009 T hsc_prbs_chk_rules_lsb_enable
0000000004203251 0000000000000009 T hsc_prbs_gen_rules_lsb_enable
0000000004211146 0000000000000009 t htx_mask_get
0000000004211173 0000000000000009 t lrx_mask_get
0000000004211164 0000000000000009 t ltx_mask_get
0000000004260128 0000000000000010 r CSWTCH.336
0000000004259968 0000000000000010 r CSWTCH.489
0000000004259944 0000000000000010 r CSWTCH.493
0000000004257092 0000000000000010 t dev_xbar_rules
0000000004196189 0000000000000010 T hsc_reg_get
0000000004196050 0000000000000011 T HSC_MDELAY
0000000004209914 0000000000000011 t mcu
0000000004209972 0000000000000011 t prbs
0000000004256803 0000000000000011 T tx_lut_hsc2cpl
0000000004196163 0000000000000012 T HSC_ABS
0000000004210948 0000000000000012 T cpl_mcu_decode_bootver
0000000004209694 0000000000000012 T ctc_def_dev_mcu_id_2_die_idx
0000000004196541 0000000000000012 t err_inj_rules_duration_get
0000000004196568 0000000000000012 t err_inj_rules_gap_get
0000000004196596 0000000000000012 t err_inj_rules_is_enabled
0000000004196514 0000000000000012 t err_inj_rules_pattern_get
0000000004196732 0000000000000012 T hsc_bundle_id_get
0000000004200366 0000000000000012 T hsc_mcu_id_get
0000000004201239 0000000000000012 T hsc_prbs_chn_id_get
0000000004201251 0000000000000012 T hsc_prbs_intf_get
0000000004196403 0000000000000012 t rules_chk_autolock_is_enabled
0000000004196459 0000000000000012 t rules_invert_is_enabled
0000000004196487 0000000000000012 t rules_invert_lsb_is_enabled
0000000004196375 0000000000000012 t rules_is_enabled
0000000004196431 0000000000000012 t rules_lsb_is_enabled
0000000004196274 0000000000000012 t rules_mode_get
0000000004196347 0000000000000012 t rules_pattern_gen_repeat_lsb_get
0000000004196301 0000000000000012 t rules_pattern_mode_get
0000000004217085 0000000000000013 T cpl_rx_dsp_snr_read_value
0000000004206799 0000000000000013 t ctle_code_get
0000000004196744 0000000000000013 T hsc_bundle_dev_get
0000000004201985 0000000000000013 T hsc_bundle_rules_dev_get
0000000004200378 0000000000000013 T hsc_mcu_dev_get
0000000004201263 0000000000000013 T hsc_prbs_dev_get
0000000004201434 0000000000000013 T hsc_xbar_dev_get
0000000004196134 0000000000000014 T HSC_MEMSET
0000000004257757 0000000000000014 t bundle_rules
0000000004220250 0000000000000014 t cpl_fw_is_running
0000000004234591 0000000000000014 T cpl_mcu_reset_into_application
0000000004215918 0000000000000014 T ctc_mcu_reset_into_application
0000000004215946 0000000000000014 T ctc_mcu_reset_into_boot_from_eeprom
0000000004215932 0000000000000014 T ctc_mcu_reset_into_boot_upgrade
0000000004207397 0000000000000014 t prbs_chk_rules
0000000004207383 0000000000000014 t prbs_err_inj_rules
0000000004207411 0000000000000014 t prbs_gen_rules
0000000004210976 0000000000000015 T ctc_set_callback_for_lock
0000000004210991 0000000000000015 T ctc_set_callback_for_unlock
0000000004196526 0000000000000015 t err_inj_rules_duration_set
0000000004196553 0000000000000015 t err_inj_rules_gap_set
0000000004196499 0000000000000015 t err_inj_rules_pattern_set
0000000004196259 0000000000000015 t rules_mode_set
0000000004196332 0000000000000015 t rules_pattern_gen_repeat_lsb_set
0000000004196313 0000000000000015 t rules_pattern_gen_repeat_set
0000000004196214 0000000000000015 t rules_pattern_get
0000000004196244 0000000000000015 t rules_pattern_lsb_get
0000000004196229 0000000000000015 t rules_pattern_lsb_set
0000000004196286 0000000000000015 t rules_pattern_mode_set
0000000004196199 0000000000000015 t rules_pattern_set
0000000004210207 0000000000000016 T cpl_prbs_get_rx_synth_pat
0000000004210191 0000000000000016 T cpl_prbs_get_synth_pat
0000000004217786 0000000000000016 T cpl_tx_is_squelched
0000000004196580 0000000000000016 t err_inj_rules_enable
0000000004199659 0000000000000016 T hsc_dev_delegate_set
0000000004196387 0000000000000016 t rules_chk_autolock_enable
0000000004196359 0000000000000016 t rules_enable
0000000004196443 0000000000000016 t rules_invert_enable
0000000004196471 0000000000000016 t rules_invert_lsb_enable
0000000004196415 0000000000000016 t rules_lsb_enable
0000000004211263 0000000000000017 t bundle_is_activated
0000000004210538 0000000000000017 T cpl_lock
0000000004210223 0000000000000017 T cpl_prbs_get_hdwr_pat
0000000004230606 0000000000000017 T cpl_rx_rules_query_dump
0000000004210555 0000000000000017 T cpl_unlock
0000000004209617 0000000000000017 T ctc_def_dev_mcu_id_is_core
0000000004211006 0000000000000017 T ctc_lock
0000000004211023 0000000000000017 T ctc_unlock
0000000004219476 0000000000000019 T cpl_pll_rules_query_dump
0000000004231349 0000000000000019 T cpl_pwrup_iadc_ref_sel
0000000004217066 0000000000000019 T cpl_rx_pam_read_mode
0000000004217644 0000000000000019 T cpl_tx_rules_query_dump
0000000004207671 0000000000000019 T rx_rules_advanced_set
0000000004206952 0000000000000019 t tx_rules_eye_get
0000000004207842 0000000000000020 t rules_num_chns
0000000004210599 0000000000000021 T cpl_dbg_translate_ack
0000000004210240 0000000000000021 T cpl_prbs_get_rx_hdwr_pat
0000000004210149 0000000000000021 T cpl_prbs_translate_intf
0000000004210170 0000000000000021 T cpl_prbs_translate_synth_pat
0000000004208812 0000000000000021 T ctc_def_bundle
0000000004256532 0000000000000021 T ctc_def_rx_rules
0000000004209983 0000000000000021 T ctc_def_xbar
0000000004206778 0000000000000021 t ctle_code_set
0000000004200024 0000000000000021 T hsc_dev_asic_die_remap
0000000004203760 0000000000000021 T hsc_prbs_err_inj_pattern_val2str
0000000004206494 0000000000000022 t cpl_eru_rcal_callback
0000000004260144 0000000000000023 r __PRETTY_FUNCTION__.12791
0000000004216112 0000000000000024 T cpl_reg_read
0000000004263184 0000000000000024 r ctc_def_dev_ops
0000000006394416 0000000000000024 b ctc_def_dev_ops_overide
0000000004211122 0000000000000024 T ctc_reg_read
0000000004211098 0000000000000024 T ctc_reg_read_mdio
0000000004260336 0000000000000024 r xbar_ops
0000000004196109 0000000000000025 T hsc_checksum
0000000004207690 0000000000000025 T rx_rules_advanced_get
0000000004206927 0000000000000025 t tx_rules_eye_set
0000000004218111 0000000000000026 T cpl_rx_lol_get
0000000004210504 0000000000000026 T cpl_version
0000000004201486 0000000000000026 T hsc_bundle_rules_operation_mode_get
0000000004205387 0000000000000026 T hsc_rx_rules_deserialize
0000000004205361 0000000000000026 T hsc_rx_rules_serialize
0000000004210572 0000000000000027 T cpl_dbg_translate_fw_mode
0000000004212106 0000000000000027 t ctc_pwrup_rcal_start
0000000004212079 0000000000000027 T ctc_reg_write
0000000004201540 0000000000000027 T hsc_bundle_rules_baud_rate_get
0000000004201595 0000000000000027 T hsc_bundle_rules_chns_mask_get
0000000004201709 0000000000000027 T hsc_bundle_rules_ieee_demap_is_enabled
0000000004201650 0000000000000027 T hsc_bundle_rules_ref_clk_get
0000000004196949 0000000000000027 T hsc_dev_has_xbar
0000000004204362 0000000000000027 T hsc_diags_rx_qc_rules_is_paused
0000000004201212 0000000000000027 T hsc_prbs_die_get
0000000004203619 0000000000000027 T hsc_prbs_err_inj_rules_duration_get
0000000004203674 0000000000000027 T hsc_prbs_err_inj_rules_gap_get
0000000004203733 0000000000000027 T hsc_prbs_err_inj_rules_is_enabled
0000000004203557 0000000000000027 T hsc_prbs_err_inj_rules_pattern_get
0000000004203530 0000000000000027 T hsc_prbs_err_inj_rules_pattern_set
0000000004202551 0000000000000027 T hsc_prbs_rules_mode_get
0000000004202304 0000000000000027 T hsc_prbs_rules_pattern_gen_repeat_get
0000000004202363 0000000000000027 T hsc_prbs_rules_pattern_gen_repeat_lsb_get
0000000004202488 0000000000000027 T hsc_prbs_rules_pattern_mode_get
0000000004202079 0000000000000027 T hsc_prbs_rules_pattern_set
0000000004203808 0000000000000027 T hsc_rx_los_rules_assert_threshold_get
0000000004203781 0000000000000027 T hsc_rx_los_rules_assert_threshold_set
0000000004203863 0000000000000027 T hsc_rx_los_rules_deassert_threshold_get
0000000004204008 0000000000000027 T hsc_rx_qc_rules_data_mode_is_enabled
0000000004204303 0000000000000027 T hsc_rx_qc_rules_down_sample_threshold_get
0000000004204244 0000000000000027 T hsc_rx_qc_rules_down_threshold_get
0000000004204067 0000000000000027 T hsc_rx_qc_rules_hist_is_enabled
0000000004203949 0000000000000027 T hsc_rx_qc_rules_is_enabled
0000000004204185 0000000000000027 T hsc_rx_qc_rules_up_sample_threshold_get
0000000004204126 0000000000000027 T hsc_rx_qc_rules_up_threshold_get
0000000004204715 0000000000000027 T hsc_rx_rules_autoctle_is_enabled
0000000004204451 0000000000000027 T hsc_rx_rules_baud_rate_set
0000000004204833 0000000000000027 T hsc_rx_rules_gray_mapping_is_enabled
0000000004204598 0000000000000027 T hsc_rx_rules_ieee_demap_is_enabled
0000000004204774 0000000000000027 T hsc_rx_rules_polarity_get
0000000004205413 0000000000000027 T hsc_tx_rules_baud_rate_set
0000000004205737 0000000000000027 T hsc_tx_rules_dfe_precoder_is_enabled
0000000004205678 0000000000000027 T hsc_tx_rules_gray_mapping_is_enabled
0000000004205560 0000000000000027 T hsc_tx_rules_ieee_demap_is_enabled
0000000004205619 0000000000000027 T hsc_tx_rules_polarity_get
0000000004201792 0000000000000027 T hsc_xbar_rules
0000000004206291 0000000000000027 T hsc_xbar_rules_chn_connect
0000000004207644 0000000000000027 t xbar
0000000004261184 0000000000000028 r cpl_tx_fir_default
0000000004209012 0000000000000028 T ctc_def_dev_chn_remap
0000000004209423 0000000000000028 T ctc_def_dev_pkg_chn_is_inverted
0000000004209451 0000000000000028 T ctc_def_dev_pkg_invert_is_enabled
0000000004256937 0000000000000028 T ctc_def_tx_rules
0000000004211524 0000000000000028 T ctc_mcu_fw_mode_query
0000000004201512 0000000000000028 T hsc_bundle_rules_baud_rate_set
0000000004201567 0000000000000028 T hsc_bundle_rules_chns_mask_set
0000000004201622 0000000000000028 T hsc_bundle_rules_ref_clk_set
0000000004201764 0000000000000028 T hsc_bundle_rules_signalling_get
0000000004201736 0000000000000028 T hsc_bundle_rules_signalling_set
0000000004203591 0000000000000028 T hsc_prbs_err_inj_rules_duration_set
0000000004203646 0000000000000028 T hsc_prbs_err_inj_rules_gap_set
0000000004202519 0000000000000028 T hsc_prbs_rules_mode_set
0000000004202333 0000000000000028 T hsc_prbs_rules_pattern_gen_repeat_lsb_set
0000000004202274 0000000000000028 T hsc_prbs_rules_pattern_gen_repeat_set
0000000004202144 0000000000000028 T hsc_prbs_rules_pattern_lsb_set
0000000004202456 0000000000000028 T hsc_prbs_rules_pattern_mode_set
0000000004202242 0000000000000028 T hsc_prbs_rules_pattern_value_get
0000000004202424 0000000000000028 T hsc_prbs_rules_pattern_value_lsb_get
0000000004202392 0000000000000028 T hsc_prbs_rules_pattern_value_lsb_set
0000000004202210 0000000000000028 T hsc_prbs_rules_pattern_value_set
0000000004203835 0000000000000028 T hsc_rx_los_rules_deassert_threshold_set
0000000004203890 0000000000000028 T hsc_rx_qc_rules_init
0000000004204625 0000000000000028 T hsc_rx_rules_dsp_mode_set
0000000004204508 0000000000000028 T hsc_rx_rules_signalling_set
0000000004205470 0000000000000028 T hsc_tx_rules_signalling_set
0000000004205764 0000000000000028 T hsc_tx_rules_swing_set
0000000004206346 0000000000000028 T hsc_xbar_rules_chn_dst_get
0000000004206318 0000000000000028 T hsc_xbar_rules_chn_src_get
0000000004206263 0000000000000028 T hsc_xbar_rules_init
0000000004196642 0000000000000028 t rules_pattern_value_lsb_set
0000000004196704 0000000000000028 t rules_pattern_value_set
0000000004210630 0000000000000029 T cpl_pll_rules_set_default
0000000004210290 0000000000000029 T cpl_prbs_chk_rules_set_default
0000000004210261 0000000000000029 T cpl_prbs_gen_rules_set_default
0000000004210919 0000000000000029 T cpl_pwrup_rules_set_default
0000000004218082 0000000000000029 T cpl_rx_los_get
0000000004210688 0000000000000029 T cpl_tx_fir_set_default
0000000004210659 0000000000000029 T cpl_tx_rules_set_default
0000000004209634 0000000000000029 T ctc_def_dev_mcu_id_2_die_id
0000000004221218 0000000000000030 T cpl_mcu_fw_mode_query
0000000004211182 0000000000000030 T ctc_def_bundle_chn_mask_get
0000000004203498 0000000000000030 T hsc_prbs_rules_chk_autolock_is_enabled
0000000004203350 0000000000000030 T hsc_prbs_rules_invert_is_enabled
0000000004203425 0000000000000030 T hsc_prbs_rules_invert_lsb_is_enabled
0000000004202629 0000000000000030 T hsc_prbs_rules_is_enabled
0000000004203269 0000000000000030 T hsc_prbs_rules_lsb_is_enabled
0000000004202110 0000000000000030 T hsc_prbs_rules_pattern_get
0000000004202176 0000000000000030 T hsc_prbs_rules_pattern_lsb_get
0000000004204478 0000000000000030 T hsc_rx_rules_baud_rate_get
0000000004204960 0000000000000030 T hsc_rx_rules_dfe_precoder_is_enabled
0000000004204653 0000000000000030 T hsc_rx_rules_dsp_mode_get
0000000004204990 0000000000000030 T hsc_rx_rules_num_ctle_stages_get
0000000004205272 0000000000000030 T hsc_rx_rules_scdr_is_enabled
0000000004204536 0000000000000030 T hsc_rx_rules_signalling_get
0000000004204895 0000000000000030 T hsc_rx_rules_vga_tracking_is_enabled
0000000004205440 0000000000000030 T hsc_tx_rules_baud_rate_get
0000000004205918 0000000000000030 T hsc_tx_rules_eye_get
0000000004206233 0000000000000030 T hsc_tx_rules_fll_is_enabled
0000000004205498 0000000000000030 T hsc_tx_rules_signalling_get
0000000004205983 0000000000000030 T hsc_tx_rules_squelch_is_locked
0000000004205792 0000000000000030 T hsc_tx_rules_swing_get
0000000004207715 0000000000000030 t tx_rules_fir_taps_get
0000000004207003 0000000000000031 t chn_connect
0000000004206417 0000000000000031 t ctc_def_chk_enable
0000000004206386 0000000000000031 t ctc_def_gen_enable
0000000004209663 0000000000000031 t die_id_from_mcu_get
0000000004204420 0000000000000031 T hsc_rx_qc_rules_deserialize
0000000004203918 0000000000000031 T hsc_rx_qc_rules_enable
0000000004204389 0000000000000031 T hsc_rx_qc_rules_serialize
0000000004205206 0000000000000031 T hsc_rx_rules_advanced_get
0000000004205175 0000000000000031 T hsc_rx_rules_advanced_set
0000000004206167 0000000000000031 T hsc_tx_rules_deserialize
0000000004205853 0000000000000031 T hsc_tx_rules_fir_taps_get
0000000004205822 0000000000000031 T hsc_tx_rules_fir_taps_set
0000000004206136 0000000000000031 T hsc_tx_rules_serialize
0000000004206013 0000000000000031 T hsc_tx_rules_src_set
0000000004262640 0000000000000032 r ctc_def_xbar_ops
0000000004201677 0000000000000032 T hsc_bundle_rules_ieee_demap_enable
0000000004197074 0000000000000032 T hsc_dev_lock
0000000004197106 0000000000000032 T hsc_dev_unlock
0000000004204330 0000000000000032 T hsc_diags_rx_qc_rules_pause_enable
0000000004203701 0000000000000032 T hsc_prbs_err_inj_rules_enable
0000000004203976 0000000000000032 T hsc_rx_qc_rules_data_mode_enable
0000000004204271 0000000000000032 T hsc_rx_qc_rules_down_sample_threshold_set
0000000004204212 0000000000000032 T hsc_rx_qc_rules_down_threshold_set
0000000004204035 0000000000000032 T hsc_rx_qc_rules_hist_enable
0000000004204153 0000000000000032 T hsc_rx_qc_rules_up_sample_threshold_set
0000000004204094 0000000000000032 T hsc_rx_qc_rules_up_threshold_set
0000000004204683 0000000000000032 T hsc_rx_rules_autoctle_enable
0000000004204801 0000000000000032 T hsc_rx_rules_gray_mapping_enable
0000000004204566 0000000000000032 T hsc_rx_rules_ieee_demap_enable
0000000004204742 0000000000000032 T hsc_rx_rules_polarity_set
0000000004205705 0000000000000032 T hsc_tx_rules_dfe_precoder_enable
0000000004205646 0000000000000032 T hsc_tx_rules_gray_mapping_enable
0000000004205528 0000000000000032 T hsc_tx_rules_ieee_demap_enable
0000000004205587 0000000000000032 T hsc_tx_rules_polarity_set
0000000004233439 0000000000000033 t cpl_mcu_msg_unlock
0000000004231283 0000000000000033 T cpl_rx_latched_lol_clear
0000000004231316 0000000000000033 T cpl_rx_latched_los_clear
0000000004197041 0000000000000033 T hsc_dev_reg_write
0000000004206044 0000000000000033 T hsc_tx_rules_src_get
0000000004255889 0000000000000034 T dsp_mode_hsc2cpl
0000000004205884 0000000000000034 T hsc_tx_rules_eye_set
0000000004196670 0000000000000034 t rules_pattern_value_get
0000000004196608 0000000000000034 t rules_pattern_value_lsb_get
0000000004211040 0000000000000035 T ctc_mcu_decode_bootver
0000000004196914 0000000000000035 T hsc_dev_api_version
0000000004203457 0000000000000035 T hsc_prbs_rules_chk_autolock_enable
0000000004202582 0000000000000035 T hsc_prbs_rules_enable
0000000004203303 0000000000000035 T hsc_prbs_rules_invert_enable
0000000004203384 0000000000000035 T hsc_prbs_rules_invert_lsb_enable
0000000004202663 0000000000000035 T hsc_prbs_rules_lsb_enable
0000000004204925 0000000000000035 T hsc_rx_rules_dfe_precoder_enable
0000000004205237 0000000000000035 T hsc_rx_rules_scdr_enable
0000000004204860 0000000000000035 T hsc_rx_rules_vga_tracking_enable
0000000004206198 0000000000000035 T hsc_tx_rules_fll_enable
0000000004205948 0000000000000035 T hsc_tx_rules_squelch_lock
0000000004262592 0000000000000036 r cpl_prbs_gen_rules_default
0000000004249267 0000000000000036 T ctc_reg_channel_addr
0000000004207034 0000000000000037 t chn_src_get
0000000004255923 0000000000000037 T dsp_mode_cpl2hsc
0000000004210066 0000000000000038 T cpl_rebase_channel_by_addr
0000000004206528 0000000000000039 t chns_mask_set
0000000004201447 0000000000000039 T hsc_bundle_rules
0000000004202040 0000000000000039 T hsc_prbs_err_inj_rules
0000000004206577 0000000000000040 t chn_rx_rules
0000000004217098 0000000000000040 T cpl_rx_dsp_snr_read_db_fixp
0000000004221086 0000000000000041 T cpl_pwrup_is_eru_ready
0000000004196757 0000000000000041 T hsc_dev_obj_init
0000000004206886 0000000000000041 t tx_rules_fir_taps_set
0000000004208587 0000000000000042 t chns_mask_get
0000000004220875 0000000000000042 T cpl_rx_latched_lol_get
0000000004220917 0000000000000042 T cpl_rx_latched_los_get
0000000004207602 0000000000000042 t ctc_def_prbs_cpl_chk_intf_get
0000000004253151 0000000000000042 T ctc_def_tx_fll_gearbox_fast_chn_is_enabled
0000000004201998 0000000000000042 T hsc_bundle_rules_num_chns_get
0000000004206617 0000000000000043 t chn_tx_rules
0000000004220959 0000000000000043 T cpl_pwrup_eru_rpll_is_pll_locked
0000000004237453 0000000000000043 T cpl_rx_power_down_set
0000000004220727 0000000000000044 T cpl_diags_temperature_query
0000000004244058 0000000000000044 t cpl_pif_read
0000000004245745 0000000000000044 t cpl_pif_write
0000000004210769 0000000000000044 T cpl_rules_set_default
0000000004212894 0000000000000044 t ctc_pif_read
0000000004212387 0000000000000044 t ctc_pif_write
0000000004221173 0000000000000045 T cpl_pwrup_get_iadc_conv_data
0000000004210104 0000000000000045 T cpl_reg_channel_addr
0000000004207557 0000000000000045 t ctc_die_from_mcu_id_get
0000000004206448 0000000000000046 t cpl_mse_binary_search
0000000004221127 0000000000000046 T cpl_pwrup_is_ready
0000000004221940 0000000000000046 T cpl_reg_set
0000000004216136 0000000000000046 t die_anlt_is_enabled
0000000004209925 0000000000000047 T ctc_def_prbs
0000000004196061 0000000000000048 T HSC_STRNCPY
0000000004262800 0000000000000048 r cpl_mcu_ops
0000000004262544 0000000000000048 r cpl_prbs_chk_rules_default
0000000004235559 0000000000000048 T cpl_tx_power_down_set
0000000004262848 0000000000000048 r ctc_mcu_ops
0000000004253101 0000000000000050 T ctc_reg_channel_read
0000000004216061 0000000000000051 T cpl_reg_get
0000000004237351 0000000000000051 T cpl_rx_encoding_set
0000000004237496 0000000000000051 T cpl_rx_equalization_set
0000000004237402 0000000000000051 T cpl_rx_polarity_set
0000000004211212 0000000000000051 T ctc_def_cpl_tx_fll_src_is_enabled
0000000004209863 0000000000000051 T ctc_def_mcu
0000000004210717 0000000000000052 T cpl_rx_rules_set_default
0000000004261216 0000000000000052 r cpl_tx_rules_default
0000000004212133 0000000000000052 T ctc_def_dev
0000000004257879 0000000000000052 t lynx_pkg_chn_is_inverted
0000000004249303 0000000000000053 T ctc_reg_channel_write
0000000004211621 0000000000000053 t pending_check
0000000004216182 0000000000000054 T cpl_reg_channel_read
0000000004233088 0000000000000057 T cpl_init_uid
0000000004211280 0000000000000057 t ctc_def_pwr_get
0000000004207425 0000000000000057 t fw_version
0000000004256553 0000000000000057 T tx_swing_cpl2hsc
0000000004209806 0000000000000057 t xbar_hw_id_get
0000000004207325 0000000000000058 t bundle
0000000004218613 0000000000000059 T cpl_hw_rev
0000000004205302 0000000000000059 T hsc_rx_rules
0000000004206077 0000000000000059 T hsc_tx_rules
0000000004256744 0000000000000059 T tx_swing_hsc2cpl
0000000004221991 0000000000000060 T cpl_reg_channel_write
0000000004210004 0000000000000062 T cpl_channel_info
0000000004235433 0000000000000063 T cpl_tx_encoding_set
0000000004235496 0000000000000063 T cpl_tx_polarity_set
0000000004258512 0000000000000064 r CSWTCH.231
0000000004260064 0000000000000064 r CSWTCH.485
0000000006393968 0000000000000064 d cpl_ch_info.10406
0000000004258576 0000000000000064 r prbs_err_inj_rule_ops
0000000004196976 0000000000000065 T hsc_dev_reg_read
0000000004255435 0000000000000066 T ctc_reg_channel_rmw
0000000004216809 0000000000000067 T cpl_diag_chk_dsp_ready
0000000004208843 0000000000000067 T ctc_def_dev_cpl_die_remap
0000000004197849 0000000000000067 T hsc_dev_init
0000000004223912 0000000000000068 T cpl_reg_rmw
0000000004214840 0000000000000068 T ctc_reg_rmw
0000000004198306 0000000000000068 T hsc_dev_num_dies
0000000004198238 0000000000000068 T hsc_dev_num_mcus
0000000004221373 0000000000000069 t cpl_mcu_clear_rx_mbox
0000000004211552 0000000000000069 t ctc_clear_rx_mbox
0000000004209479 0000000000000069 t pkg_rx_chn_is_invert
0000000004209548 0000000000000069 t pkg_tx_chn_is_invert
0000000004209187 0000000000000070 t chn
0000000004216739 0000000000000070 T cpl_diag_chk_signal_detect
0000000004198007 0000000000000070 T hsc_dev_fw_is_running
0000000004198077 0000000000000070 T hsc_dev_num_bundles
0000000004201276 0000000000000070 T hsc_xbar
0000000004256254 0000000000000071 T afe_cpl2hsc
0000000004210840 0000000000000071 T cpl_eru_rpll_vco_dac_linear
0000000004223980 0000000000000071 T cpl_reg_channel_rmw
0000000004233016 0000000000000072 T cpl_pll_cp_rules_to_overlays
0000000004211852 0000000000000072 t ctc_mcu_msg_is_ready
0000000004199951 0000000000000073 T hsc_dev_pkg_type_get
0000000004200293 0000000000000073 T hsc_mcu_fw_mode_get
0000000004255968 0000000000000075 T afe_hsc2cpl
0000000004207482 0000000000000075 t fw_is_running
0000000004200124 0000000000000075 T hsc_mcu_fw_is_running
0000000004205100 0000000000000075 T hsc_rx_rules_ctle_code_get
0000000004210336 0000000000000076 T cpl_rx_dsp_snr_format_fixp
0000000004210412 0000000000000076 T cpl_snr_fixp_to_mse
0000000004208509 0000000000000078 t prbs_pattern_hsc2cpl
0000000004197138 0000000000000079 T hsc_bundle
0000000004200045 0000000000000079 T hsc_mcu
0000000004211445 0000000000000079 t is_pam_to_nrz_tx_core_checker.part.9
0000000004259984 0000000000000080 r CSWTCH.487
0000000004245406 0000000000000080 T cpl_mcu_debug_log_filter_get
0000000004261104 0000000000000080 r cpl_rx_rules_default
0000000004212431 0000000000000080 T ctc_mcu_msg_send
0000000004201132 0000000000000080 T hsc_prbs_chk_enable
0000000004201052 0000000000000080 T hsc_prbs_gen_enable
0000000004205020 0000000000000080 T hsc_rx_rules_ctle_code_set
0000000004198374 0000000000000082 T hsc_dev_num_ips_on_die
0000000004209257 0000000000000083 t ctc_def_prbs_chn_id_get
0000000004209340 0000000000000083 t ctc_def_prbs_die_get
0000000004201819 0000000000000083 T hsc_chn_rx_rules
0000000004201902 0000000000000083 T hsc_chn_tx_rules
0000000004221002 0000000000000084 T cpl_pwrup_is_bias_ready
0000000004197669 0000000000000087 T hsc_bundle_loopback_get
0000000004257792 0000000000000087 t lynx_pkg_intf
0000000004197217 0000000000000088 T hsc_bundle_init
0000000004201346 0000000000000088 T hsc_xbar_rules_apply
0000000004197484 0000000000000089 T hsc_bundle_is_link_ready
0000000004197395 0000000000000089 T hsc_bundle_link_ready_wait
0000000004217668 0000000000000090 T cpl_is_link_ready
0000000004197305 0000000000000090 T hsc_bundle_start
0000000004200782 0000000000000090 T hsc_prbs_chk_rules_apply
0000000004200872 0000000000000090 T hsc_prbs_chk_status_query
0000000004200962 0000000000000090 T hsc_prbs_err_inj_rules_apply
0000000004200692 0000000000000090 T hsc_prbs_gen_rules_apply
0000000004245919 0000000000000091 T cpl_mcu_debug_log_filter_set
0000000004197916 0000000000000091 T hsc_dev_fw_version
0000000004198147 0000000000000091 T hsc_dev_num_chns
0000000004199266 0000000000000092 T hsc_dev_prbs_chk_rules
0000000004199358 0000000000000092 T hsc_dev_prbs_err_inj_rules
0000000004199174 0000000000000092 T hsc_dev_prbs_gen_rules
0000000004199675 0000000000000092 T hsc_dev_rx_rules
0000000004199767 0000000000000092 T hsc_dev_tx_rules
0000000004198967 0000000000000092 T hsc_dev_xbar
0000000004199859 0000000000000092 T hsc_dev_xbar_rules
0000000004197756 0000000000000093 T hsc_chn
0000000004200599 0000000000000093 T hsc_prbs
0000000004213487 0000000000000094 t ctc_mcu_wait_mbox.constprop.24
0000000004198673 0000000000000094 T hsc_dev_mcu
0000000004200199 0000000000000094 T hsc_mcu_fw_version
0000000004231187 0000000000000096 T cpl_soft_reset
0000000004197573 0000000000000096 T hsc_bundle_loopback_set
0000000004207745 0000000000000097 t chn_dst_get
0000000004208910 0000000000000097 t chn_remap
0000000004199450 0000000000000097 T hsc_dev_temperature_query
0000000004219941 0000000000000099 T cpl_wait_for_pll_locked
0000000004202698 0000000000000099 t hsc_chk_enable
0000000004202797 0000000000000099 t hsc_gen_enable
0000000004229081 0000000000000100 T cpl_tx_squelch
0000000004209706 0000000000000100 T ctc_def_dev_chn_id_2_xbar_id_get
0000000004250141 0000000000000100 t fll_chn_id_set.constprop.31
0000000004198867 0000000000000100 T hsc_dev_bundle
0000000004198767 0000000000000100 T hsc_dev_bundle_rules
0000000004217982 0000000000000100 t rx_qc_channel_wait_for_ack_set
0000000004258256 0000000000000101 T __libc_csu_init
0000000004243611 0000000000000101 t cpl_mcu_pif_flush
0000000004221839 0000000000000101 t cpl_mcu_wait_mbox.constprop.27
0000000004215960 0000000000000101 T ctc_mcu_pc_log_query
0000000004208407 0000000000000102 t baud_rate_convert
0000000004247352 0000000000000103 T cpl_rx_dsp_get_histogram
0000000004200495 0000000000000104 T hsc_mcu_pif_read
0000000004200391 0000000000000104 T hsc_mcu_pif_write
0000000004220771 0000000000000104 t temperature_query
0000000004198567 0000000000000106 T hsc_dev_chn
0000000004211337 0000000000000108 t ctc_fw_is_running
0000000004248292 0000000000000111 T cpl_rx_dsp_dfe_get_fw_coefficients
0000000004198456 0000000000000111 T hsc_dev_local_id_get
0000000004233327 0000000000000112 t cpl_mcu_msg_lock
0000000004199547 0000000000000112 T hsc_dev_reg_rmw
0000000004260832 0000000000000112 r rules_ops
0000000004199059 0000000000000115 T hsc_dev_prbs
0000000004207209 0000000000000116 t bundle_local_id
0000000004196798 0000000000000116 T hsc_dev
0000000004231069 0000000000000118 T cpl_init_api_version
0000000004256814 0000000000000123 t tx_rules_serialize
0000000004224692 0000000000000124 t ctc_def_err_inj_rules_apply
0000000004221248 0000000000000125 t mcu_fw_mode_get
0000000004220264 0000000000000127 T cpl_is_ack_asserted
0000000004256965 0000000000000127 T ctc_def_xbar_rules
0000000004259808 0000000000000128 r CSWTCH.515
0000000004263216 0000000000000128 r ctc_def_bundle_ops
0000000004262672 0000000000000128 r ctc_def_hsc_prbs_ops
0000000004259056 0000000000000128 r hsc_prbs_ops
0000000004212511 0000000000000128 t xbar_fifo_reset
0000000004245789 0000000000000130 T cpl_diags_internal_data_write
0000000004244907 0000000000000130 T cpl_mcu_fw_info_query
0000000004232490 0000000000000132 T cpl_mcu_pc_log_query
0000000004219344 0000000000000132 T cpl_pll_rules_query
0000000004220391 0000000000000132 T cpl_wait_for_ack
0000000004256610 0000000000000134 t tx_rules_deserialize
0000000004228945 0000000000000136 T cpl_dbg_force_dsp_relock
0000000004218137 0000000000000137 t helper_link_ready_wait
0000000004234123 0000000000000138 T cpl_mcu_ram_init
0000000004207071 0000000000000138 t local_id_get
0000000004229186 0000000000000138 t rx_qc_channel_wait_for_ack_clear
0000000004248403 0000000000000139 T cpl_rx_dsp_ffe_taps_fw_query
0000000004212938 0000000000000141 T ctc_mcu_fw_info_query
0000000004214169 0000000000000145 T ctc_mcu_msg_ctc_enter_operational_state
0000000004213342 0000000000000145 T ctc_reg_read_i2c
0000000004209040 0000000000000147 T ctc_def_chn
0000000004215129 0000000000000147 t mission_xbar_fifo_config.isra.11
0000000004214314 0000000000000149 T ctc_mcu_msg_ctc_init
0000000004208023 0000000000000150 t baud_rate_set
0000000004231368 0000000000000150 T cpl_pwrup_iadc_conv
0000000004260944 0000000000000152 r cpl_pwrup_rules_default
0000000004214685 0000000000000155 T ctc_def_bundle_info_clear
0000000004211924 0000000000000155 T ctc_reg_write_i2c
0000000004248542 0000000000000157 T cpl_rx_qc_stats_query
0000000004203093 0000000000000158 T hsc_prbs_chk_rules
0000000004260176 0000000000000160 r ch_info.12782
0000000004257931 0000000000000160 t chn_remap
0000000004258091 0000000000000160 T lynx_dev
0000000004247191 0000000000000161 T cpl_mcu_msg_rx_hist_request
0000000004207862 0000000000000161 t ieee_demap_enable
0000000004232327 0000000000000163 T cpl_mcu_block_application_mode
0000000004249100 0000000000000167 T rebase_channel_by_addr
0000000004228772 0000000000000173 T cpl_rx_dsp_ffe_taps_query
0000000004221442 0000000000000178 T cpl_mcu_flush_tx_mailbox
0000000004211674 0000000000000178 T ctc_mcu_flush_tx_mailbox
0000000004215276 0000000000000179 T ctc_mcu_block_application_mode
0000000004217802 0000000000000180 T cpl_link_status_query
0000000004222051 0000000000000180 T cpl_rx_dsp_dfe_get_coefficients
0000000004233145 0000000000000182 T cpl_init_pll
0000000004247455 0000000000000182 T cpl_mcu_msg_set_request
0000000004208629 0000000000000183 t signalling_get
0000000004248914 0000000000000186 T channel_info
0000000004216876 0000000000000190 T cpl_prbs_chk_is_enabled
0000000004248100 0000000000000192 T cpl_mcu_msg_get_request
0000000004255243 0000000000000192 t mcu_is_stalled
0000000004244352 0000000000000195 t cpl_mcu_msg_buffer_query
0000000004219744 0000000000000197 T cpl_is_pll_locked
0000000004202896 0000000000000197 T hsc_prbs_gen_rules
0000000004212185 0000000000000202 T ctc_mcu_pif_write
0000000004220523 0000000000000204 T cpl_tx_fir_query
0000000004256325 0000000000000207 t rx_rules_deserialize
0000000004220042 0000000000000208 T cpl_is_fw_running_ok
0000000004258640 0000000000000208 r prbs_chk_rule_ops
0000000004258848 0000000000000208 r prbs_gen_rule_ops
0000000004219134 0000000000000210 T cpl_dbg_fsm_query
0000000004247637 0000000000000211 T cpl_tx_equalization_set
0000000004256043 0000000000000211 t rx_rules_serialize
0000000004248699 0000000000000215 T cpl_mcu_pif_write_bcast
0000000004221620 0000000000000219 T cpl_mcu_version_query
0000000004224471 0000000000000221 T cpl_prbs_gen_error_inject
0000000004214908 0000000000000221 t xbar_disconnect
0000000004214463 0000000000000222 T ctc_mcu_get_buffer_address
0000000004234605 0000000000000224 T cpl_init
0000000004260368 0000000000000224 r tx_rules_ops
0000000004218672 0000000000000226 T cpl_version_firmware
0000000004260592 0000000000000232 r rx_rules_ops
0000000004208173 0000000000000234 t signalling_set
0000000004218898 0000000000000236 t mcu_fw_version
0000000004229679 0000000000000241 T cpl_channel_rx_qc_query
0000000004219500 0000000000000244 T cpl_wait_for_link_ready
0000000004234829 0000000000000244 t dev_init
0000000004228523 0000000000000249 t ctc_def_chk_status_query
0000000004244102 0000000000000250 T cpl_diags_internal_data_query
0000000004247848 0000000000000252 T cpl_tx_fir_set
0000000004212639 0000000000000255 T ctc_mcu_pif_read
0000000006394048 0000000000000256 d lynx_pkg_info
0000000004245486 0000000000000259 T cpl_mcu_pif_write
0000000004213079 0000000000000263 T ctc_mcu_pif_check
0000000004213581 0000000000000267 t ctc_msg_send.constprop.23
0000000004238481 0000000000000268 t init
0000000004241203 0000000000000279 T cpl_pwrup_bias_pwrup
0000000004262896 0000000000000280 r ctc_def_hsc_dev_ops
0000000006394448 0000000000000280 b ops_overide
0000000004223236 0000000000000281 T cpl_tx_invert_toggle
0000000004262240 0000000000000300 r cpl_snr_mon_tbl_5_79
0000000004213848 0000000000000321 t ctc_msg_recv.constprop.22
0000000004238749 0000000000000326 T cpl_pwrup_eru_pwrup
0000000004234261 0000000000000330 T cpl_mcu_reset_into_mode
0000000004218274 0000000000000339 t link_ready_wait
0000000004243712 0000000000000346 T cpl_mcu_pif_read
0000000004235607 0000000000000349 T cpl_init_rx
0000000004229324 0000000000000355 T cpl_channel_mask_rx_qc_update
0000000004235073 0000000000000355 T cpl_init_tx
0000000004244547 0000000000000360 t cpl_mcu_msg_wait_and_lock
0000000004245037 0000000000000369 T cpl_mcu_debug_log_query
0000000004249356 0000000000000384 t xbar_chn_connect
0000000004255501 0000000000000388 t ctc_def_chk_rules_apply
0000000004222231 0000000000000390 T cpl_tx_cp_rules_to_overlays
0000000004239471 0000000000000394 T cpl_eru_query_temperature
0000000004232622 0000000000000394 T cpl_mcu_status_query
0000000004223517 0000000000000395 T cpl_rx_invert_toggle
0000000004239075 0000000000000396 T cpl_pwrup_eru_qpmp_ldo_pwrup
0000000004249740 0000000000000401 t xbar_rules_apply
0000000004224051 0000000000000420 T ctc_def_chk_rules_update
0000000004230628 0000000000000441 T cpl_rx_dsp_get_histogram_bypass
0000000004246010 0000000000000453 t cpl_mcu_msg_push_message
0000000004215455 0000000000000463 T ctc_mcu_reset_into_mode
0000000004216236 0000000000000503 t is_link_ready
0000000004243107 0000000000000504 T ctc_def_dev_all_cpls_in_die_init
0000000004217138 0000000000000506 T cpl_tx_rules_query
0000000004222621 0000000000000615 T cpl_rx_cp_rules_to_overlays
0000000004241482 0000000000000639 T cpl_pwrup_bias_qpmp_ldo_pwrup
0000000004233472 0000000000000651 T cpl_mcu_get_buffer_address
0000000004257102 0000000000000655 T ctc_def_bundle_rules
0000000004229920 0000000000000686 T cpl_rx_rules_query
0000000004246463 0000000000000728 t cpl_mcu_msg_pull_message
0000000004231518 0000000000000809 T cpl_pwrup_cal_rcal
0000000004237547 0000000000000934 T ctc_def_bundle_delete
0000000004261280 0000000000000948 r cpl_snr_mon_tbl_80_1024
0000000004242121 0000000000000986 T cpl_pwrup_start
0000000004226022 0000000000001096 T cpl_prbs_chk_config
0000000004224816 0000000000001206 T cpl_prbs_gen_config
0000000004239865 0000000000001338 T cpl_pwrup_eru_rpll_init
0000000004235956 0000000000001395 t none_anlt_start
0000000004227118 0000000000001405 T cpl_prbs_chk_status
0000000004253193 0000000000002050 t ctc_def_gen_rules_apply
0000000004250241 0000000000002860 t start
```