

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Fri Feb 20 18:03:45 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_cosim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9651|     9651|  32.138 us|  32.138 us|  9652|  9652|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TILE_LOOP_I_TILE_LOOP_J     |     9648|     9648|      2412|          -|          -|     4|        no|
        | + INIT_LOOP_II_INIT_LOOP_JJ  |      274|      274|        20|          1|          1|   256|       yes|
        | + TILE_LOOP_K                |     1864|     1864|       932|          -|          -|     2|        no|
        |  ++ LOAD_LOOP_I_LOAD_LOOP_J  |      270|      270|        16|          1|          1|   256|       yes|
        |  ++ LOAD_LOOP_I_LOAD_LOOP_J  |      270|      270|        16|          1|          1|   256|       yes|
        | + STORE_LOOP_I_STORE_LOOP_J  |      268|      268|        14|          1|          1|   256|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20
  * Pipeline-1: initiation interval (II) = 1, depth = 16
  * Pipeline-2: initiation interval (II) = 1, depth = 16
  * Pipeline-3: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 4
  Pipeline-0 : II = 1, D = 20, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 1, D = 16, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 16, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-3 : II = 1, D = 14, States = { 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 25 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 
25 --> 26 
26 --> 27 62 
27 --> 43 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 27 
43 --> 44 
44 --> 60 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 44 
60 --> 61 
61 --> 26 
62 --> 76 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 62 
76 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%nk_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nk"   --->   Operation 77 'read' 'nk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%nj_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nj"   --->   Operation 78 'read' 'nj_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%ni_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ni"   --->   Operation 79 'read' 'ni_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %beta"   --->   Operation 80 'read' 'beta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %alpha"   --->   Operation 81 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 82 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 83 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 84 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 85 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 86 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 87 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 88 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 89 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 90 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 91 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 92 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 93 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 94 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 95 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 96 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 97 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 98 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 99 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 100 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_B_0 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 101 'alloca' 'buff_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 102 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 103 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 104 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 105 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 106 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 107 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 108 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 109 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 110 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 111 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 112 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 113 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 114 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 115 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 116 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [mm_kernel.cpp:69]   --->   Operation 117 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln71_5 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 118 'sext' 'sext_ln71_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln71_6 = sext i32 %ni_read" [mm_kernel.cpp:71]   --->   Operation 119 'sext' 'sext_ln71_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %ni_read, i32 0"   --->   Operation 120 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln71_1 = add i33 %sext_ln71_6, i33 15" [mm_kernel.cpp:71]   --->   Operation 121 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln71_1, i32 4, i32 32" [mm_kernel.cpp:71]   --->   Operation 122 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln71_8 = sext i29 %tmp_2" [mm_kernel.cpp:71]   --->   Operation 123 'sext' 'sext_ln71_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln71 = select i1 %empty, i60 %sext_ln71_8, i60 0" [mm_kernel.cpp:71]   --->   Operation 124 'select' 'select_ln71' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.85ns)   --->   "%empty_29 = icmp_sgt  i32 %nj_read, i32 0"   --->   Operation 125 'icmp' 'empty_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.88ns)   --->   "%add_ln71_2 = add i33 %sext_ln71_5, i33 15" [mm_kernel.cpp:71]   --->   Operation 126 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln71_2, i32 4, i32 32" [mm_kernel.cpp:71]   --->   Operation 127 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln71_9 = sext i29 %tmp" [mm_kernel.cpp:71]   --->   Operation 128 'sext' 'sext_ln71_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.29ns)   --->   "%select_ln71_1 = select i1 %empty_29, i60 %sext_ln71_9, i60 0" [mm_kernel.cpp:71]   --->   Operation 129 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%select_ln71_cast = zext i60 %select_ln71" [mm_kernel.cpp:71]   --->   Operation 130 'zext' 'select_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i60 %select_ln71_1" [mm_kernel.cpp:71]   --->   Operation 131 'zext' 'select_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.29ns)   --->   "%bound82 = mul i120 %select_ln71_cast, i120 %select_ln71_1_cast" [mm_kernel.cpp:71]   --->   Operation 132 'mul' 'bound82' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 133 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 1024, void @empty_16, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 1024, void @empty_4, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 160 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln71_3 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 161 'sext' 'sext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i32 %ni_read" [mm_kernel.cpp:71]   --->   Operation 162 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 163 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln71_7 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 164 'sext' 'sext_ln71_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln71_4 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 165 'sext' 'sext_ln71_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (2.29ns)   --->   "%bound82 = mul i120 %select_ln71_cast, i120 %select_ln71_1_cast" [mm_kernel.cpp:71]   --->   Operation 166 'mul' 'bound82' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln71 = br void" [mm_kernel.cpp:71]   --->   Operation 167 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i120 0, void %.lr.ph14, i120 %add_ln71_3, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:71]   --->   Operation 168 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%i_3 = phi i64 0, void %.lr.ph14, i64 %select_ln42_1, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:42]   --->   Operation 169 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%j = phi i64 0, void %.lr.ph14, i64 %add_ln73, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:73]   --->   Operation 170 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.45ns)   --->   "%add_ln71_3 = add i120 %indvar_flatten94, i120 1" [mm_kernel.cpp:71]   --->   Operation 171 'add' 'add_ln71_3' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.23ns)   --->   "%icmp_ln71 = icmp_eq  i120 %indvar_flatten94, i120 %bound82" [mm_kernel.cpp:71]   --->   Operation 172 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge10.loopexit, void %._crit_edge15.loopexit" [mm_kernel.cpp:71]   --->   Operation 173 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.14ns)   --->   "%add_ln71 = add i64 %i_3, i64 16" [mm_kernel.cpp:71]   --->   Operation 174 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_LOOP_I_TILE_LOOP_J_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 176 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.06ns)   --->   "%icmp_ln73 = icmp_slt  i64 %j, i64 %sext_ln71" [mm_kernel.cpp:73]   --->   Operation 177 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.41ns)   --->   "%select_ln42 = select i1 %icmp_ln73, i64 %j, i64 0" [mm_kernel.cpp:42]   --->   Operation 178 'select' 'select_ln42' <Predicate = (!icmp_ln71)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.41ns)   --->   "%select_ln42_1 = select i1 %icmp_ln73, i64 %i_3, i64 %add_ln71" [mm_kernel.cpp:42]   --->   Operation 179 'select' 'select_ln42_1' <Predicate = (!icmp_ln71)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %select_ln42_1" [mm_kernel.cpp:42]   --->   Operation 180 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [mm_kernel.cpp:73]   --->   Operation 181 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %select_ln42" [mm_kernel.cpp:80]   --->   Operation 182 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [mm_kernel.cpp:76]   --->   Operation 183 'br' 'br_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [mm_kernel.cpp:95]   --->   Operation 184 'ret' 'ret_ln95' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %._crit_edge10.loopexit, i9 %add_ln76_2, void %.split._crit_edge" [mm_kernel.cpp:76]   --->   Operation 185 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %._crit_edge10.loopexit, i5 %select_ln76_1, void %.split._crit_edge" [mm_kernel.cpp:76]   --->   Operation 186 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%jj = phi i5 0, void %._crit_edge10.loopexit, i5 %add_ln77, void %.split._crit_edge" [mm_kernel.cpp:77]   --->   Operation 187 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.71ns)   --->   "%add_ln76_2 = add i9 %indvar_flatten, i9 1" [mm_kernel.cpp:76]   --->   Operation 188 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %ii" [mm_kernel.cpp:76]   --->   Operation 189 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.14ns)   --->   "%empty_30 = add i64 %zext_ln76, i64 %select_ln42_1" [mm_kernel.cpp:76]   --->   Operation 190 'add' 'empty_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (1.06ns)   --->   "%cmp5 = icmp_slt  i64 %empty_30, i64 %sext_ln71_1" [mm_kernel.cpp:76]   --->   Operation 191 'icmp' 'cmp5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.59ns)   --->   "%icmp_ln76 = icmp_eq  i9 %indvar_flatten, i9 256" [mm_kernel.cpp:76]   --->   Operation 192 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split2, void %.lr.ph.preheader" [mm_kernel.cpp:76]   --->   Operation 193 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.70ns)   --->   "%add_ln76 = add i5 %ii, i5 1" [mm_kernel.cpp:76]   --->   Operation 194 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.63ns)   --->   "%icmp_ln77 = icmp_eq  i5 %jj, i5 16" [mm_kernel.cpp:77]   --->   Operation 195 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.27ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i5 0, i5 %jj" [mm_kernel.cpp:76]   --->   Operation 196 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.27ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i5 %add_ln76, i5 %ii" [mm_kernel.cpp:76]   --->   Operation 197 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i5 %select_ln76_1" [mm_kernel.cpp:81]   --->   Operation 198 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i5 %select_ln76_1" [mm_kernel.cpp:76]   --->   Operation 199 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (1.12ns)   --->   "%add_ln76_1 = add i62 %zext_ln76_2, i62 %trunc_ln42" [mm_kernel.cpp:76]   --->   Operation 200 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.70ns)   --->   "%add_ln77 = add i5 %select_ln76, i5 1" [mm_kernel.cpp:77]   --->   Operation 201 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i5 %add_ln76" [mm_kernel.cpp:76]   --->   Operation 202 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (1.14ns)   --->   "%p_mid16 = add i64 %zext_ln76_1, i64 %select_ln42_1" [mm_kernel.cpp:76]   --->   Operation 203 'add' 'p_mid16' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (1.06ns)   --->   "%cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln71_1" [mm_kernel.cpp:76]   --->   Operation 204 'icmp' 'cmp5_mid1' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [5/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 205 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %select_ln76" [mm_kernel.cpp:77]   --->   Operation 206 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (1.14ns)   --->   "%add_ln80 = add i64 %zext_ln77, i64 %select_ln42" [mm_kernel.cpp:80]   --->   Operation 207 'add' 'add_ln80' <Predicate = (!icmp_ln76)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (1.06ns)   --->   "%icmp_ln81 = icmp_slt  i64 %add_ln80, i64 %sext_ln71" [mm_kernel.cpp:81]   --->   Operation 208 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i1 %cmp5_mid1, i1 %cmp5" [mm_kernel.cpp:76]   --->   Operation 209 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 210 [4/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 210 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %select_ln76_2, i1 %icmp_ln81" [mm_kernel.cpp:81]   --->   Operation 211 'and' 'and_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln81 = br i1 %and_ln81, void %.split._crit_edge, void" [mm_kernel.cpp:81]   --->   Operation 212 'br' 'br_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 213 [3/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 213 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 214 [2/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 214 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_LOOP_II_INIT_LOOP_JJ_str"   --->   Operation 215 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln81, i4 0" [mm_kernel.cpp:81]   --->   Operation 217 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 218 [1/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 218 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln76" [mm_kernel.cpp:81]   --->   Operation 219 'zext' 'zext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.70ns)   --->   "%add_ln81_3 = add i8 %tmp_2_cast, i8 %zext_ln81" [mm_kernel.cpp:81]   --->   Operation 220 'add' 'add_ln81_3' <Predicate = (!icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i8 %add_ln81_3" [mm_kernel.cpp:81]   --->   Operation 221 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln81_1" [mm_kernel.cpp:81]   --->   Operation 222 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:77]   --->   Operation 223 'specpipeline' 'specpipeline_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [mm_kernel.cpp:77]   --->   Operation 224 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %select_ln76" [mm_kernel.cpp:80]   --->   Operation 225 'zext' 'zext_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (1.12ns)   --->   "%add_ln81 = add i62 %zext_ln80, i62 %trunc_ln80" [mm_kernel.cpp:81]   --->   Operation 226 'add' 'add_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 227 [1/1] (1.12ns)   --->   "%add_ln81_2 = add i62 %add_ln81, i62 %mul_ln76" [mm_kernel.cpp:81]   --->   Operation 227 'add' 'add_ln81_2' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln81_2, i2 0" [mm_kernel.cpp:81]   --->   Operation 228 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (1.14ns)   --->   "%add_ln81_1 = add i64 %shl_ln, i64 %C_read" [mm_kernel.cpp:81]   --->   Operation 229 'add' 'add_ln81_1' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63" [mm_kernel.cpp:81]   --->   Operation 230 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln1" [mm_kernel.cpp:81]   --->   Operation 231 'sext' 'sext_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln81" [mm_kernel.cpp:81]   --->   Operation 232 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 233 [7/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 233 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 234 [6/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 234 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 235 [5/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 235 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 236 [4/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 236 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 237 [3/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 237 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 238 [2/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 238 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 239 [1/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 239 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 240 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [mm_kernel.cpp:81]   --->   Operation 240 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem0_addr_read" [mm_kernel.cpp:81]   --->   Operation 241 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_20 : Operation 242 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 242 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 243 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 243 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 244 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 244 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 245 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 245 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 246 [1/1] (0.38ns)   --->   "%br_ln81 = br void %.split._crit_edge" [mm_kernel.cpp:81]   --->   Operation 246 'br' 'br_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.38>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%cond = phi i32 %mul8, void, i32 0, void %.split2" [mm_kernel.cpp:81]   --->   Operation 247 'phi' 'cond' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (1.19ns)   --->   "%store_ln81 = store i32 %cond, i8 %buff_C_addr" [mm_kernel.cpp:81]   --->   Operation 248 'store' 'store_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.04>
ST_25 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31" [mm_kernel.cpp:85]   --->   Operation 250 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.88ns)   --->   "%add_ln85_1 = add i33 %sext_ln71_7, i33 15" [mm_kernel.cpp:85]   --->   Operation 251 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln85_1, i32 32" [mm_kernel.cpp:85]   --->   Operation 252 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i33 8589934577, i33 %sext_ln71_7" [mm_kernel.cpp:85]   --->   Operation 253 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%p_lshr = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %sub_ln85, i32 4, i32 32" [mm_kernel.cpp:85]   --->   Operation 254 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.86ns)   --->   "%sub_ln85_1 = sub i29 0, i29 %p_lshr" [mm_kernel.cpp:85]   --->   Operation 255 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln85_1, i32 4, i32 32" [mm_kernel.cpp:85]   --->   Operation 256 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%select_ln85 = select i1 %tmp_4, i29 %sub_ln85_1, i29 %tmp_5" [mm_kernel.cpp:85]   --->   Operation 257 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln85_1 = select i1 %tmp_3, i29 0, i29 %select_ln85" [mm_kernel.cpp:85]   --->   Operation 258 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln85_1, i4 0" [mm_kernel.cpp:85]   --->   Operation 259 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i33 %tmp_6" [mm_kernel.cpp:85]   --->   Operation 260 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.38ns)   --->   "%br_ln85 = br void %.lr.ph" [mm_kernel.cpp:85]   --->   Operation 261 'br' 'br_ln85' <Predicate = true> <Delay = 0.38>

State 26 <SV = 6> <Delay = 1.06>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln85, void %_ZL15load_input_tilePfPA16_fiiii.exit35, i64 0, void %.lr.ph.preheader" [mm_kernel.cpp:85]   --->   Operation 262 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (1.06ns)   --->   "%icmp_ln85 = icmp_eq  i64 %k, i64 %sext_ln85" [mm_kernel.cpp:85]   --->   Operation 263 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:85]   --->   Operation 264 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [mm_kernel.cpp:85]   --->   Operation 265 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mm_kernel.cpp:85]   --->   Operation 266 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %k" [mm_kernel.cpp:16]   --->   Operation 267 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.38ns)   --->   "%br_ln12 = br void" [mm_kernel.cpp:12]   --->   Operation 268 'br' 'br_ln12' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_26 : Operation 269 [1/1] (0.38ns)   --->   "%br_ln44 = br void %._crit_edge.loopexit.preheader" [mm_kernel.cpp:44]   --->   Operation 269 'br' 'br_ln44' <Predicate = (icmp_ln85)> <Delay = 0.38>

State 27 <SV = 7> <Delay = 2.21>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten40 = phi i9 0, void %.split12, i9 %add_ln12_4, void %.split4._crit_edge25" [mm_kernel.cpp:12]   --->   Operation 270 'phi' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.split12, i5 %select_ln12_3, void %.split4._crit_edge25" [mm_kernel.cpp:12]   --->   Operation 271 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void %.split12, i5 %add_ln13, void %.split4._crit_edge25" [mm_kernel.cpp:13]   --->   Operation 272 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.71ns)   --->   "%add_ln12_4 = add i9 %indvar_flatten40, i9 1" [mm_kernel.cpp:12]   --->   Operation 273 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %i" [mm_kernel.cpp:12]   --->   Operation 274 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (1.14ns)   --->   "%empty_31 = add i64 %zext_ln12, i64 %select_ln42_1" [mm_kernel.cpp:12]   --->   Operation 275 'add' 'empty_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (1.06ns)   --->   "%cmp3_i = icmp_slt  i64 %empty_31, i64 %sext_ln71_1" [mm_kernel.cpp:12]   --->   Operation 276 'icmp' 'cmp3_i' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i9 %indvar_flatten40, i9 256" [mm_kernel.cpp:12]   --->   Operation 277 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split6, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 278 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.70ns)   --->   "%add_ln12 = add i5 %i, i5 1" [mm_kernel.cpp:12]   --->   Operation 279 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.63ns)   --->   "%icmp_ln13 = icmp_eq  i5 %j_1, i5 16" [mm_kernel.cpp:13]   --->   Operation 280 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.27ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i5 0, i5 %j_1" [mm_kernel.cpp:12]   --->   Operation 281 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i5 %add_ln12" [mm_kernel.cpp:12]   --->   Operation 282 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i5 %i" [mm_kernel.cpp:12]   --->   Operation 283 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.35ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i4 %trunc_ln12, i4 %trunc_ln12_1" [mm_kernel.cpp:12]   --->   Operation 284 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 285 [1/1] (0.27ns)   --->   "%select_ln12_3 = select i1 %icmp_ln13, i5 %add_ln12, i5 %i" [mm_kernel.cpp:12]   --->   Operation 285 'select' 'select_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i5 %select_ln12_3" [mm_kernel.cpp:12]   --->   Operation 286 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (1.12ns)   --->   "%add_ln12_2 = add i62 %zext_ln12_3, i62 %trunc_ln42" [mm_kernel.cpp:12]   --->   Operation 287 'add' 'add_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %select_ln12, i5 1" [mm_kernel.cpp:13]   --->   Operation 288 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 289 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 2.21>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i5 %add_ln12" [mm_kernel.cpp:12]   --->   Operation 290 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (1.14ns)   --->   "%p_mid136 = add i64 %zext_ln12_2, i64 %select_ln42_1" [mm_kernel.cpp:12]   --->   Operation 291 'add' 'p_mid136' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (1.06ns)   --->   "%cmp3_i_mid1 = icmp_slt  i64 %p_mid136, i64 %sext_ln71_1" [mm_kernel.cpp:12]   --->   Operation 292 'icmp' 'cmp3_i_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 293 [5/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 293 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln12" [mm_kernel.cpp:13]   --->   Operation 294 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (1.14ns)   --->   "%add_ln16 = add i64 %zext_ln13, i64 %k" [mm_kernel.cpp:16]   --->   Operation 295 'add' 'add_ln16' <Predicate = (!icmp_ln12)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (1.06ns)   --->   "%icmp_ln17 = icmp_slt  i64 %add_ln16, i64 %sext_ln71_2" [mm_kernel.cpp:17]   --->   Operation 296 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 2.15>
ST_29 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln17)   --->   "%select_ln12_2 = select i1 %icmp_ln13, i1 %cmp3_i_mid1, i1 %cmp3_i" [mm_kernel.cpp:12]   --->   Operation 297 'select' 'select_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 298 [4/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 298 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln17 = and i1 %select_ln12_2, i1 %icmp_ln17" [mm_kernel.cpp:17]   --->   Operation 299 'and' 'and_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 300 [1/1] (0.38ns)   --->   "%br_ln17 = br i1 %and_ln17, void %.split4._crit_edge, void" [mm_kernel.cpp:17]   --->   Operation 300 'br' 'br_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.38>

State 30 <SV = 10> <Delay = 2.15>
ST_30 : Operation 301 [3/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 301 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 2.15>
ST_31 : Operation 302 [2/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 302 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 2.15>
ST_32 : Operation 303 [1/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 303 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %select_ln12" [mm_kernel.cpp:16]   --->   Operation 304 'zext' 'zext_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_32 : Operation 305 [1/1] (1.12ns)   --->   "%add_ln17 = add i62 %zext_ln16, i62 %trunc_ln16" [mm_kernel.cpp:17]   --->   Operation 305 'add' 'add_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i5 %select_ln12" [mm_kernel.cpp:17]   --->   Operation 306 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.61ns)   --->   "%switch_ln17 = switch i4 %trunc_ln17, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [mm_kernel.cpp:17]   --->   Operation 307 'switch' 'switch_ln17' <Predicate = true> <Delay = 0.61>

State 33 <SV = 13> <Delay = 2.26>
ST_33 : Operation 308 [1/1] (1.12ns)   --->   "%add_ln17_2 = add i62 %add_ln17, i62 %mul_ln12" [mm_kernel.cpp:17]   --->   Operation 308 'add' 'add_ln17_2' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_2, i2 0" [mm_kernel.cpp:17]   --->   Operation 309 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 310 [1/1] (1.14ns)   --->   "%add_ln17_1 = add i64 %shl_ln1, i64 %A_read" [mm_kernel.cpp:17]   --->   Operation 310 'add' 'add_ln17_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_1, i32 2, i32 63" [mm_kernel.cpp:17]   --->   Operation 311 'partselect' 'trunc_ln17_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [mm_kernel.cpp:17]   --->   Operation 312 'sext' 'sext_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln17" [mm_kernel.cpp:17]   --->   Operation 313 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>

State 34 <SV = 14> <Delay = 2.43>
ST_34 : Operation 314 [7/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 314 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 15> <Delay = 2.43>
ST_35 : Operation 315 [6/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 315 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 16> <Delay = 2.43>
ST_36 : Operation 316 [5/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 316 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 17> <Delay = 2.43>
ST_37 : Operation 317 [4/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 317 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 18> <Delay = 2.43>
ST_38 : Operation 318 [3/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 318 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 19> <Delay = 2.43>
ST_39 : Operation 319 [2/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 319 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 20> <Delay = 2.43>
ST_40 : Operation 320 [1/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 320 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 21> <Delay = 2.43>
ST_41 : Operation 321 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [mm_kernel.cpp:17]   --->   Operation 321 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %gmem0_addr_1_read" [mm_kernel.cpp:17]   --->   Operation 322 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>

State 42 <SV = 22> <Delay = 1.08>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str"   --->   Operation 323 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 324 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "%select_ln12_1_cast = zext i4 %select_ln12_1" [mm_kernel.cpp:12]   --->   Operation 325 'zext' 'select_ln12_1_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:13]   --->   Operation 326 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [mm_kernel.cpp:13]   --->   Operation 327 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (0.38ns)   --->   "%br_ln17 = br void %.split4._crit_edge" [mm_kernel.cpp:17]   --->   Operation 328 'br' 'br_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.38>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "%cond_i = phi i32 %bitcast_ln17, void, i32 0, void %.split6" [mm_kernel.cpp:17]   --->   Operation 329 'phi' 'cond_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 330 'getelementptr' 'buff_A_14_addr' <Predicate = (trunc_ln17 == 14)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_14_addr" [mm_kernel.cpp:17]   --->   Operation 331 'store' 'store_ln17' <Predicate = (trunc_ln17 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 332 'br' 'br_ln17' <Predicate = (trunc_ln17 == 14)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 333 'getelementptr' 'buff_A_13_addr' <Predicate = (trunc_ln17 == 13)> <Delay = 0.00>
ST_42 : Operation 334 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_13_addr" [mm_kernel.cpp:17]   --->   Operation 334 'store' 'store_ln17' <Predicate = (trunc_ln17 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 335 'br' 'br_ln17' <Predicate = (trunc_ln17 == 13)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 336 'getelementptr' 'buff_A_12_addr' <Predicate = (trunc_ln17 == 12)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_12_addr" [mm_kernel.cpp:17]   --->   Operation 337 'store' 'store_ln17' <Predicate = (trunc_ln17 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 338 'br' 'br_ln17' <Predicate = (trunc_ln17 == 12)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 339 'getelementptr' 'buff_A_11_addr' <Predicate = (trunc_ln17 == 11)> <Delay = 0.00>
ST_42 : Operation 340 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_11_addr" [mm_kernel.cpp:17]   --->   Operation 340 'store' 'store_ln17' <Predicate = (trunc_ln17 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 341 'br' 'br_ln17' <Predicate = (trunc_ln17 == 11)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 342 'getelementptr' 'buff_A_10_addr' <Predicate = (trunc_ln17 == 10)> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_10_addr" [mm_kernel.cpp:17]   --->   Operation 343 'store' 'store_ln17' <Predicate = (trunc_ln17 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 344 'br' 'br_ln17' <Predicate = (trunc_ln17 == 10)> <Delay = 0.00>
ST_42 : Operation 345 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 345 'getelementptr' 'buff_A_9_addr' <Predicate = (trunc_ln17 == 9)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_9_addr" [mm_kernel.cpp:17]   --->   Operation 346 'store' 'store_ln17' <Predicate = (trunc_ln17 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 347 'br' 'br_ln17' <Predicate = (trunc_ln17 == 9)> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 348 'getelementptr' 'buff_A_8_addr' <Predicate = (trunc_ln17 == 8)> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_8_addr" [mm_kernel.cpp:17]   --->   Operation 349 'store' 'store_ln17' <Predicate = (trunc_ln17 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 350 'br' 'br_ln17' <Predicate = (trunc_ln17 == 8)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 351 'getelementptr' 'buff_A_7_addr' <Predicate = (trunc_ln17 == 7)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_7_addr" [mm_kernel.cpp:17]   --->   Operation 352 'store' 'store_ln17' <Predicate = (trunc_ln17 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 353 'br' 'br_ln17' <Predicate = (trunc_ln17 == 7)> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 354 'getelementptr' 'buff_A_6_addr' <Predicate = (trunc_ln17 == 6)> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_6_addr" [mm_kernel.cpp:17]   --->   Operation 355 'store' 'store_ln17' <Predicate = (trunc_ln17 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 356 'br' 'br_ln17' <Predicate = (trunc_ln17 == 6)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 357 'getelementptr' 'buff_A_5_addr' <Predicate = (trunc_ln17 == 5)> <Delay = 0.00>
ST_42 : Operation 358 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_5_addr" [mm_kernel.cpp:17]   --->   Operation 358 'store' 'store_ln17' <Predicate = (trunc_ln17 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 359 'br' 'br_ln17' <Predicate = (trunc_ln17 == 5)> <Delay = 0.00>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 360 'getelementptr' 'buff_A_4_addr' <Predicate = (trunc_ln17 == 4)> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_4_addr" [mm_kernel.cpp:17]   --->   Operation 361 'store' 'store_ln17' <Predicate = (trunc_ln17 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 362 'br' 'br_ln17' <Predicate = (trunc_ln17 == 4)> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 363 'getelementptr' 'buff_A_3_addr' <Predicate = (trunc_ln17 == 3)> <Delay = 0.00>
ST_42 : Operation 364 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_3_addr" [mm_kernel.cpp:17]   --->   Operation 364 'store' 'store_ln17' <Predicate = (trunc_ln17 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 365 'br' 'br_ln17' <Predicate = (trunc_ln17 == 3)> <Delay = 0.00>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 366 'getelementptr' 'buff_A_2_addr' <Predicate = (trunc_ln17 == 2)> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_2_addr" [mm_kernel.cpp:17]   --->   Operation 367 'store' 'store_ln17' <Predicate = (trunc_ln17 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 368 'br' 'br_ln17' <Predicate = (trunc_ln17 == 2)> <Delay = 0.00>
ST_42 : Operation 369 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 369 'getelementptr' 'buff_A_1_addr' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_42 : Operation 370 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_1_addr" [mm_kernel.cpp:17]   --->   Operation 370 'store' 'store_ln17' <Predicate = (trunc_ln17 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 371 'br' 'br_ln17' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_42 : Operation 372 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 372 'getelementptr' 'buff_A_0_addr' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_42 : Operation 373 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_0_addr" [mm_kernel.cpp:17]   --->   Operation 373 'store' 'store_ln17' <Predicate = (trunc_ln17 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 374 'br' 'br_ln17' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_42 : Operation 375 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 375 'getelementptr' 'buff_A_15_addr' <Predicate = (trunc_ln17 == 15)> <Delay = 0.00>
ST_42 : Operation 376 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i4 %buff_A_15_addr" [mm_kernel.cpp:17]   --->   Operation 376 'store' 'store_ln17' <Predicate = (trunc_ln17 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge25" [mm_kernel.cpp:17]   --->   Operation 377 'br' 'br_ln17' <Predicate = (trunc_ln17 == 15)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.38>
ST_43 : Operation 378 [1/1] (0.38ns)   --->   "%br_ln12 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader" [mm_kernel.cpp:12]   --->   Operation 378 'br' 'br_ln12' <Predicate = true> <Delay = 0.38>

State 44 <SV = 9> <Delay = 2.21>
ST_44 : Operation 379 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i9 %add_ln12_5, void %.split8._crit_edge42, i9 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 379 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 380 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %select_ln12_6, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 380 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 381 [1/1] (0.00ns)   --->   "%j_3 = phi i5 %add_ln13_1, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader" [mm_kernel.cpp:13]   --->   Operation 381 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 382 [1/1] (0.71ns)   --->   "%add_ln12_5 = add i9 %indvar_flatten57, i9 1" [mm_kernel.cpp:12]   --->   Operation 382 'add' 'add_ln12_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i5 %i_2" [mm_kernel.cpp:12]   --->   Operation 383 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 384 [1/1] (1.14ns)   --->   "%empty_32 = add i64 %zext_ln12_1, i64 %k" [mm_kernel.cpp:12]   --->   Operation 384 'add' 'empty_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 385 [1/1] (1.06ns)   --->   "%cmp3_i18 = icmp_slt  i64 %empty_32, i64 %sext_ln71_2" [mm_kernel.cpp:12]   --->   Operation 385 'icmp' 'cmp3_i18' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 386 [1/1] (0.59ns)   --->   "%icmp_ln12_1 = icmp_eq  i9 %indvar_flatten57, i9 256" [mm_kernel.cpp:12]   --->   Operation 386 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %_ZL15load_input_tilePfPA16_fiiii.exit, void %_ZL15load_input_tilePfPA16_fiiii.exit35" [mm_kernel.cpp:12]   --->   Operation 387 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 388 [1/1] (0.70ns)   --->   "%add_ln12_1 = add i5 %i_2, i5 1" [mm_kernel.cpp:12]   --->   Operation 388 'add' 'add_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 389 [1/1] (0.63ns)   --->   "%icmp_ln13_1 = icmp_eq  i5 %j_3, i5 16" [mm_kernel.cpp:13]   --->   Operation 389 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 390 [1/1] (0.27ns)   --->   "%select_ln12_4 = select i1 %icmp_ln13_1, i5 0, i5 %j_3" [mm_kernel.cpp:12]   --->   Operation 390 'select' 'select_ln12_4' <Predicate = (!icmp_ln12_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 391 [1/1] (0.27ns)   --->   "%select_ln12_6 = select i1 %icmp_ln13_1, i5 %add_ln12_1, i5 %i_2" [mm_kernel.cpp:12]   --->   Operation 391 'select' 'select_ln12_6' <Predicate = (!icmp_ln12_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i5 %select_ln12_6" [mm_kernel.cpp:12]   --->   Operation 392 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_44 : Operation 393 [1/1] (1.12ns)   --->   "%add_ln12_3 = add i62 %zext_ln12_5, i62 %trunc_ln16" [mm_kernel.cpp:12]   --->   Operation 393 'add' 'add_ln12_3' <Predicate = (!icmp_ln12_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln12_2 = trunc i5 %select_ln12_6" [mm_kernel.cpp:12]   --->   Operation 394 'trunc' 'trunc_ln12_2' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_44 : Operation 395 [1/1] (0.61ns)   --->   "%switch_ln17 = switch i4 %trunc_ln12_2, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30" [mm_kernel.cpp:17]   --->   Operation 395 'switch' 'switch_ln17' <Predicate = (!icmp_ln12_1)> <Delay = 0.61>
ST_44 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln13_1 = add i5 %select_ln12_4, i5 1" [mm_kernel.cpp:13]   --->   Operation 396 'add' 'add_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader"   --->   Operation 397 'br' 'br_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>

State 45 <SV = 10> <Delay = 2.21>
ST_45 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i5 %add_ln12_1" [mm_kernel.cpp:12]   --->   Operation 398 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 0.00>
ST_45 : Operation 399 [1/1] (1.14ns)   --->   "%p_mid153 = add i64 %zext_ln12_4, i64 %k" [mm_kernel.cpp:12]   --->   Operation 399 'add' 'p_mid153' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 400 [1/1] (1.06ns)   --->   "%cmp3_i18_mid1 = icmp_slt  i64 %p_mid153, i64 %sext_ln71_2" [mm_kernel.cpp:12]   --->   Operation 400 'icmp' 'cmp3_i18_mid1' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 401 [5/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 401 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 2.15>
ST_46 : Operation 402 [4/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 402 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 2.15>
ST_47 : Operation 403 [3/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 403 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 2.15>
ST_48 : Operation 404 [2/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 404 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 14> <Delay = 2.21>
ST_49 : Operation 405 [1/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 405 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %select_ln12_4" [mm_kernel.cpp:13]   --->   Operation 406 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_49 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %select_ln12_4" [mm_kernel.cpp:16]   --->   Operation 407 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_49 : Operation 408 [1/1] (1.14ns)   --->   "%add_ln16_1 = add i64 %zext_ln13_1, i64 %select_ln42" [mm_kernel.cpp:16]   --->   Operation 408 'add' 'add_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 409 [1/1] (1.12ns)   --->   "%add_ln17_4 = add i62 %zext_ln16_1, i62 %trunc_ln80" [mm_kernel.cpp:17]   --->   Operation 409 'add' 'add_ln17_4' <Predicate = (!icmp_ln12_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 410 [1/1] (1.06ns)   --->   "%icmp_ln17_1 = icmp_slt  i64 %add_ln16_1, i64 %sext_ln71" [mm_kernel.cpp:17]   --->   Operation 410 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln12_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 15> <Delay = 2.26>
ST_50 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str"   --->   Operation 411 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 412 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%select_ln12_5 = select i1 %icmp_ln13_1, i1 %cmp3_i18_mid1, i1 %cmp3_i18" [mm_kernel.cpp:12]   --->   Operation 413 'select' 'select_ln12_5' <Predicate = (!icmp_ln12_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:13]   --->   Operation 414 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [mm_kernel.cpp:13]   --->   Operation 415 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 416 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %select_ln12_5, i1 %icmp_ln17_1" [mm_kernel.cpp:17]   --->   Operation 416 'and' 'and_ln17_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 417 [1/1] (0.38ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void %.split8._crit_edge, void" [mm_kernel.cpp:17]   --->   Operation 417 'br' 'br_ln17' <Predicate = (!icmp_ln12_1)> <Delay = 0.38>
ST_50 : Operation 418 [1/1] (1.12ns)   --->   "%add_ln17_5 = add i62 %add_ln17_4, i62 %mul_ln12_1" [mm_kernel.cpp:17]   --->   Operation 418 'add' 'add_ln17_5' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_5, i2 0" [mm_kernel.cpp:17]   --->   Operation 419 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 420 [1/1] (1.14ns)   --->   "%add_ln17_3 = add i64 %shl_ln17_1, i64 %B_read" [mm_kernel.cpp:17]   --->   Operation 420 'add' 'add_ln17_3' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_3, i32 2, i32 63" [mm_kernel.cpp:17]   --->   Operation 421 'partselect' 'trunc_ln17_4' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i62 %trunc_ln17_4" [mm_kernel.cpp:17]   --->   Operation 422 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 423 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln17_1" [mm_kernel.cpp:17]   --->   Operation 423 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>

State 51 <SV = 16> <Delay = 2.43>
ST_51 : Operation 424 [7/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 424 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 2.43>
ST_52 : Operation 425 [6/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 425 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 2.43>
ST_53 : Operation 426 [5/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 426 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 19> <Delay = 2.43>
ST_54 : Operation 427 [4/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 427 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 20> <Delay = 2.43>
ST_55 : Operation 428 [3/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 428 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 21> <Delay = 2.43>
ST_56 : Operation 429 [2/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 429 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 22> <Delay = 2.43>
ST_57 : Operation 430 [1/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 430 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 23> <Delay = 2.43>
ST_58 : Operation 431 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [mm_kernel.cpp:17]   --->   Operation 431 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 1.08>
ST_59 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %gmem1_addr_read" [mm_kernel.cpp:17]   --->   Operation 432 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_59 : Operation 433 [1/1] (0.38ns)   --->   "%br_ln17 = br void %.split8._crit_edge" [mm_kernel.cpp:17]   --->   Operation 433 'br' 'br_ln17' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.38>
ST_59 : Operation 434 [1/1] (0.00ns)   --->   "%cond_i28 = phi i32 %bitcast_ln17_1, void, i32 0, void %_ZL15load_input_tilePfPA16_fiiii.exit" [mm_kernel.cpp:17]   --->   Operation 434 'phi' 'cond_i28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 435 'getelementptr' 'buff_B_0_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 436 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 436 'getelementptr' 'buff_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 437 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 437 'getelementptr' 'buff_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 438 'getelementptr' 'buff_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 439 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 439 'getelementptr' 'buff_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 440 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 440 'getelementptr' 'buff_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 441 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 441 'getelementptr' 'buff_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 442 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 442 'getelementptr' 'buff_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 443 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 443 'getelementptr' 'buff_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 444 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 444 'getelementptr' 'buff_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 445 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 445 'getelementptr' 'buff_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 446 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 446 'getelementptr' 'buff_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 447 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 447 'getelementptr' 'buff_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 448 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 448 'getelementptr' 'buff_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 449 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 449 'getelementptr' 'buff_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 450 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 450 'getelementptr' 'buff_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 451 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_14_addr" [mm_kernel.cpp:17]   --->   Operation 451 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 452 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 14)> <Delay = 0.00>
ST_59 : Operation 453 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_13_addr" [mm_kernel.cpp:17]   --->   Operation 453 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 454 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 13)> <Delay = 0.00>
ST_59 : Operation 455 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_12_addr" [mm_kernel.cpp:17]   --->   Operation 455 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 456 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 12)> <Delay = 0.00>
ST_59 : Operation 457 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_11_addr" [mm_kernel.cpp:17]   --->   Operation 457 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 458 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 11)> <Delay = 0.00>
ST_59 : Operation 459 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_10_addr" [mm_kernel.cpp:17]   --->   Operation 459 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 460 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 10)> <Delay = 0.00>
ST_59 : Operation 461 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_9_addr" [mm_kernel.cpp:17]   --->   Operation 461 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 462 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 9)> <Delay = 0.00>
ST_59 : Operation 463 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_8_addr" [mm_kernel.cpp:17]   --->   Operation 463 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 464 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 8)> <Delay = 0.00>
ST_59 : Operation 465 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_7_addr" [mm_kernel.cpp:17]   --->   Operation 465 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 466 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 7)> <Delay = 0.00>
ST_59 : Operation 467 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_6_addr" [mm_kernel.cpp:17]   --->   Operation 467 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 468 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 6)> <Delay = 0.00>
ST_59 : Operation 469 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_5_addr" [mm_kernel.cpp:17]   --->   Operation 469 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 470 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 5)> <Delay = 0.00>
ST_59 : Operation 471 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_4_addr" [mm_kernel.cpp:17]   --->   Operation 471 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 472 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 4)> <Delay = 0.00>
ST_59 : Operation 473 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_3_addr" [mm_kernel.cpp:17]   --->   Operation 473 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 474 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 3)> <Delay = 0.00>
ST_59 : Operation 475 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_2_addr" [mm_kernel.cpp:17]   --->   Operation 475 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 476 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 2)> <Delay = 0.00>
ST_59 : Operation 477 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_1_addr" [mm_kernel.cpp:17]   --->   Operation 477 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 478 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 1)> <Delay = 0.00>
ST_59 : Operation 479 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_0_addr" [mm_kernel.cpp:17]   --->   Operation 479 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 480 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 0)> <Delay = 0.00>
ST_59 : Operation 481 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i4 %buff_B_15_addr" [mm_kernel.cpp:17]   --->   Operation 481 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge42" [mm_kernel.cpp:17]   --->   Operation 482 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 15)> <Delay = 0.00>

State 60 <SV = 10> <Delay = 1.14>
ST_60 : Operation 483 [1/1] (1.14ns)   --->   "%add_ln85 = add i64 %k, i64 16" [mm_kernel.cpp:85]   --->   Operation 483 'add' 'add_ln85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 484 [2/2] (0.00ns)   --->   "%call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:89]   --->   Operation 484 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 11> <Delay = 0.00>
ST_61 : Operation 485 [1/2] (0.00ns)   --->   "%call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:89]   --->   Operation 485 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 486 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 7> <Delay = 2.21>
ST_62 : Operation 487 [1/1] (0.00ns)   --->   "%indvar_flatten74 = phi i9 %add_ln44_2, void %.split14._crit_edge, i9 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:44]   --->   Operation 487 'phi' 'indvar_flatten74' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 488 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %select_ln44_1, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:44]   --->   Operation 488 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 489 [1/1] (0.00ns)   --->   "%j_2 = phi i5 %add_ln45, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:45]   --->   Operation 489 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 490 [1/1] (0.71ns)   --->   "%add_ln44_2 = add i9 %indvar_flatten74, i9 1" [mm_kernel.cpp:44]   --->   Operation 490 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %i_1" [mm_kernel.cpp:44]   --->   Operation 491 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 492 [1/1] (1.14ns)   --->   "%empty_33 = add i64 %zext_ln44, i64 %select_ln42_1" [mm_kernel.cpp:44]   --->   Operation 492 'add' 'empty_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 493 [1/1] (1.06ns)   --->   "%cmp3_i38 = icmp_slt  i64 %empty_33, i64 %sext_ln71_1" [mm_kernel.cpp:44]   --->   Operation 493 'icmp' 'cmp3_i38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 494 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i9 %indvar_flatten74, i9 256" [mm_kernel.cpp:44]   --->   Operation 494 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA16_fiiii.exit" [mm_kernel.cpp:44]   --->   Operation 495 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 496 [1/1] (0.70ns)   --->   "%add_ln44 = add i5 %i_1, i5 1" [mm_kernel.cpp:44]   --->   Operation 496 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 497 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %j_2, i5 16" [mm_kernel.cpp:45]   --->   Operation 497 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 498 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i5 0, i5 %j_2" [mm_kernel.cpp:44]   --->   Operation 498 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 499 [1/1] (0.27ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44, i5 %i_1" [mm_kernel.cpp:44]   --->   Operation 499 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i5 %select_ln44_1" [mm_kernel.cpp:50]   --->   Operation 500 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_62 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i5 %select_ln44_1" [mm_kernel.cpp:44]   --->   Operation 501 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_62 : Operation 502 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i62 %zext_ln44_2, i62 %trunc_ln42" [mm_kernel.cpp:44]   --->   Operation 502 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln45 = add i5 %select_ln44, i5 1" [mm_kernel.cpp:45]   --->   Operation 503 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 504 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 63 <SV = 8> <Delay = 2.21>
ST_63 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44" [mm_kernel.cpp:44]   --->   Operation 505 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 506 [1/1] (1.14ns)   --->   "%p_mid170 = add i64 %zext_ln44_1, i64 %select_ln42_1" [mm_kernel.cpp:44]   --->   Operation 506 'add' 'p_mid170' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 507 [1/1] (1.06ns)   --->   "%cmp3_i38_mid1 = icmp_slt  i64 %p_mid170, i64 %sext_ln71_1" [mm_kernel.cpp:44]   --->   Operation 507 'icmp' 'cmp3_i38_mid1' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 508 [5/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 508 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %select_ln44" [mm_kernel.cpp:45]   --->   Operation 509 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_63 : Operation 510 [1/1] (1.14ns)   --->   "%add_ln48 = add i64 %zext_ln45, i64 %select_ln42" [mm_kernel.cpp:48]   --->   Operation 510 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 511 [1/1] (1.06ns)   --->   "%icmp_ln49 = icmp_slt  i64 %add_ln48, i64 %sext_ln71" [mm_kernel.cpp:49]   --->   Operation 511 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 2.15>
ST_64 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i1 %cmp3_i38_mid1, i1 %cmp3_i38" [mm_kernel.cpp:44]   --->   Operation 512 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 513 [4/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 513 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %select_ln44_2, i1 %icmp_ln49" [mm_kernel.cpp:49]   --->   Operation 514 'and' 'and_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %.split14._crit_edge, void" [mm_kernel.cpp:49]   --->   Operation 515 'br' 'br_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 65 <SV = 10> <Delay = 2.15>
ST_65 : Operation 516 [3/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 516 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 11> <Delay = 2.15>
ST_66 : Operation 517 [2/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 517 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 2.15>
ST_67 : Operation 518 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_LOOP_I_STORE_LOOP_J_str"   --->   Operation 518 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 519 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 519 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln50, i4 0" [mm_kernel.cpp:50]   --->   Operation 520 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 521 [1/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 521 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %select_ln44" [mm_kernel.cpp:50]   --->   Operation 522 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 523 [1/1] (0.70ns)   --->   "%add_ln50_2 = add i8 %tmp_3_cast, i8 %zext_ln50" [mm_kernel.cpp:50]   --->   Operation 523 'add' 'add_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i8 %add_ln50_2" [mm_kernel.cpp:50]   --->   Operation 524 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 525 [1/1] (0.00ns)   --->   "%buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln50_1" [mm_kernel.cpp:50]   --->   Operation 525 'getelementptr' 'buff_C_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 526 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:45]   --->   Operation 526 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [mm_kernel.cpp:45]   --->   Operation 527 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %select_ln44" [mm_kernel.cpp:48]   --->   Operation 528 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 529 [1/1] (1.12ns)   --->   "%add_ln49 = add i62 %zext_ln48, i62 %trunc_ln80" [mm_kernel.cpp:49]   --->   Operation 529 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 13> <Delay = 2.26>
ST_68 : Operation 530 [2/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr_1" [mm_kernel.cpp:50]   --->   Operation 530 'load' 'buff_C_load' <Predicate = (and_ln49)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_68 : Operation 531 [1/1] (1.12ns)   --->   "%add_ln50 = add i62 %add_ln49, i62 %mul_ln44" [mm_kernel.cpp:50]   --->   Operation 531 'add' 'add_ln50' <Predicate = (and_ln49)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln50, i2 0" [mm_kernel.cpp:50]   --->   Operation 532 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 533 [1/1] (1.14ns)   --->   "%add_ln50_1 = add i64 %shl_ln2, i64 %C_read" [mm_kernel.cpp:50]   --->   Operation 533 'add' 'add_ln50_1' <Predicate = (and_ln49)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50_1, i32 2, i32 63" [mm_kernel.cpp:50]   --->   Operation 534 'partselect' 'trunc_ln3' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i62 %trunc_ln3" [mm_kernel.cpp:50]   --->   Operation 535 'sext' 'sext_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 536 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln50" [mm_kernel.cpp:50]   --->   Operation 536 'getelementptr' 'gmem0_addr_2' <Predicate = (and_ln49)> <Delay = 0.00>

State 69 <SV = 14> <Delay = 2.43>
ST_69 : Operation 537 [1/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr_1" [mm_kernel.cpp:50]   --->   Operation 537 'load' 'buff_C_load' <Predicate = (and_ln49)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_69 : Operation 538 [1/1] (2.43ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [mm_kernel.cpp:50]   --->   Operation 538 'writereq' 'gmem0_addr_2_req' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 15> <Delay = 2.43>
ST_70 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %buff_C_load" [mm_kernel.cpp:50]   --->   Operation 539 'bitcast' 'bitcast_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_70 : Operation 540 [1/1] (2.43ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln50, i4 15" [mm_kernel.cpp:50]   --->   Operation 540 'write' 'write_ln50' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 16> <Delay = 2.43>
ST_71 : Operation 541 [5/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 541 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 17> <Delay = 2.43>
ST_72 : Operation 542 [4/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 542 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 18> <Delay = 2.43>
ST_73 : Operation 543 [3/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 543 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 19> <Delay = 2.43>
ST_74 : Operation 544 [2/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 544 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 20> <Delay = 2.43>
ST_75 : Operation 545 [1/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 545 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln50 = br void %.split14._crit_edge" [mm_kernel.cpp:50]   --->   Operation 546 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>

State 76 <SV = 8> <Delay = 1.14>
ST_76 : Operation 547 [1/1] (1.14ns)   --->   "%add_ln73 = add i64 %select_ln42, i64 16" [mm_kernel.cpp:73]   --->   Operation 547 'add' 'add_ln73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 548 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.18ns
The critical path consists of the following:
	s_axi read on port 'ni' [40]  (1 ns)
	'add' operation ('add_ln71_1', mm_kernel.cpp:71) [88]  (0.88 ns)
	'select' operation ('select_ln71', mm_kernel.cpp:71) [91]  (0.3 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'mul' operation ('bound82', mm_kernel.cpp:71) [99]  (2.3 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'mul' operation ('bound82', mm_kernel.cpp:71) [99]  (2.3 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:42) with incoming values : ('select_ln42_1', mm_kernel.cpp:42) [103]  (0 ns)
	'add' operation ('add_ln71', mm_kernel.cpp:71) [109]  (1.15 ns)
	'select' operation ('select_ln42_1', mm_kernel.cpp:42) [114]  (0.411 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	'phi' operation ('ii', mm_kernel.cpp:76) with incoming values : ('select_ln76_1', mm_kernel.cpp:76) [121]  (0 ns)
	'add' operation ('empty_30', mm_kernel.cpp:76) [125]  (1.15 ns)
	'icmp' operation ('cmp5', mm_kernel.cpp:76) [126]  (1.06 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid16', mm_kernel.cpp:76) [139]  (1.15 ns)
	'icmp' operation ('cmp5_mid1', mm_kernel.cpp:76) [140]  (1.06 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [144]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [144]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [144]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [144]  (2.16 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln81_2', mm_kernel.cpp:81) [159]  (1.12 ns)
	'add' operation ('add_ln81_1', mm_kernel.cpp:81) [161]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [165]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:81) [166]  (2.43 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [168]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [168]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [168]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [168]  (2.32 ns)

 <State 24>: 1.58ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond', mm_kernel.cpp:81) with incoming values : ('mul8', mm_kernel.cpp:81) [171]  (0.387 ns)
	'phi' operation ('cond', mm_kernel.cpp:81) with incoming values : ('mul8', mm_kernel.cpp:81) [171]  (0 ns)
	'store' operation ('store_ln81', mm_kernel.cpp:81) of variable 'cond', mm_kernel.cpp:81 on array 'buff_C', mm_kernel.cpp:69 [172]  (1.2 ns)

 <State 25>: 2.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln85', mm_kernel.cpp:85) [179]  (0.88 ns)
	'sub' operation ('sub_ln85_1', mm_kernel.cpp:85) [181]  (0.862 ns)
	'select' operation ('select_ln85', mm_kernel.cpp:85) [183]  (0 ns)
	'select' operation ('select_ln85_1', mm_kernel.cpp:85) [184]  (0.3 ns)

 <State 26>: 1.06ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:85) with incoming values : ('add_ln85', mm_kernel.cpp:85) [189]  (0 ns)
	'icmp' operation ('icmp_ln85', mm_kernel.cpp:85) [190]  (1.06 ns)

 <State 27>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:12) with incoming values : ('select_ln12_3', mm_kernel.cpp:12) [199]  (0 ns)
	'add' operation ('empty_31', mm_kernel.cpp:12) [203]  (1.15 ns)
	'icmp' operation ('cmp3_i', mm_kernel.cpp:12) [204]  (1.06 ns)

 <State 28>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid136', mm_kernel.cpp:12) [218]  (1.15 ns)
	'icmp' operation ('cmp3_i_mid1', mm_kernel.cpp:12) [219]  (1.06 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [224]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [224]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [224]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [224]  (2.16 ns)

 <State 33>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln17_2', mm_kernel.cpp:17) [235]  (1.12 ns)
	'add' operation ('add_ln17_1', mm_kernel.cpp:17) [237]  (1.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [241]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:17) [242]  (2.43 ns)

 <State 42>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond_i', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17', mm_kernel.cpp:17) [246]  (0.387 ns)
	'phi' operation ('cond_i', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17', mm_kernel.cpp:17) [246]  (0 ns)
	'store' operation ('store_ln17', mm_kernel.cpp:17) of variable 'cond_i', mm_kernel.cpp:17 on array 'buff_A[3]', mm_kernel.cpp:67 [295]  (0.699 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', mm_kernel.cpp:12) with incoming values : ('add_ln12_5', mm_kernel.cpp:12) [319]  (0.387 ns)

 <State 44>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:12) with incoming values : ('select_ln12_6', mm_kernel.cpp:12) [320]  (0 ns)
	'add' operation ('empty_32', mm_kernel.cpp:12) [324]  (1.15 ns)
	'icmp' operation ('cmp3_i18', mm_kernel.cpp:12) [325]  (1.06 ns)

 <State 45>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid153', mm_kernel.cpp:12) [335]  (1.15 ns)
	'icmp' operation ('cmp3_i18_mid1', mm_kernel.cpp:12) [336]  (1.06 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [341]  (2.16 ns)

 <State 47>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [341]  (2.16 ns)

 <State 48>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [341]  (2.16 ns)

 <State 49>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln16_1', mm_kernel.cpp:16) [347]  (1.15 ns)
	'icmp' operation ('icmp_ln17_1', mm_kernel.cpp:17) [349]  (1.06 ns)

 <State 50>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln17_5', mm_kernel.cpp:17) [353]  (1.12 ns)
	'add' operation ('add_ln17_3', mm_kernel.cpp:17) [355]  (1.15 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [359]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem1' (mm_kernel.cpp:17) [360]  (2.43 ns)

 <State 59>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond_i28', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17_1', mm_kernel.cpp:17) [364]  (0.387 ns)
	'phi' operation ('cond_i28', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17_1', mm_kernel.cpp:17) [364]  (0 ns)
	'store' operation ('store_ln17', mm_kernel.cpp:17) of variable 'cond_i28', mm_kernel.cpp:17 on array 'buff_B[14]', mm_kernel.cpp:68 [383]  (0.699 ns)

 <State 60>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln85', mm_kernel.cpp:85) [434]  (1.15 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:44) with incoming values : ('select_ln44_1', mm_kernel.cpp:44) [441]  (0 ns)
	'add' operation ('empty_33', mm_kernel.cpp:44) [445]  (1.15 ns)
	'icmp' operation ('cmp3_i38', mm_kernel.cpp:44) [446]  (1.06 ns)

 <State 63>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid170', mm_kernel.cpp:44) [459]  (1.15 ns)
	'icmp' operation ('cmp3_i38_mid1', mm_kernel.cpp:44) [460]  (1.06 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [464]  (2.16 ns)

 <State 65>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [464]  (2.16 ns)

 <State 66>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [464]  (2.16 ns)

 <State 67>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [464]  (2.16 ns)

 <State 68>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln50', mm_kernel.cpp:50) [480]  (1.12 ns)
	'add' operation ('add_ln50_1', mm_kernel.cpp:50) [482]  (1.15 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:50) [487]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem0' (mm_kernel.cpp:50) [488]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [489]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [489]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [489]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [489]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [489]  (2.43 ns)

 <State 76>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln73', mm_kernel.cpp:73) [495]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
