
DIMA_SensorBoard_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019ec  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001b74  08001b74  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001b74  08001b74  00011b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001b78  08001b78  00011b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001b7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          0000083c  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000084c  2000084c  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00005652  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000012f5  00000000  00000000  00025692  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000700  00000000  00000000  00026988  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000628  00000000  00000000  00027088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002994  00000000  00000000  000276b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000252c  00000000  00000000  0002a044  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002c570  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001bf0  00000000  00000000  0002c5ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002e1dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001b5c 	.word	0x08001b5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001b5c 	.word	0x08001b5c

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	f023 0201 	bic.w	r2, r3, #1
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2200      	movs	r2, #0
 80002aa:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2200      	movs	r2, #0
 80002b0:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2200      	movs	r2, #0
 80002b6:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	2200      	movs	r2, #0
 80002bc:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2221      	movs	r2, #33	; 0x21
 80002c2:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4a46      	ldr	r2, [pc, #280]	; (80003e0 <DMA_DeInit+0x154>)
 80002c8:	4293      	cmp	r3, r2
 80002ca:	d103      	bne.n	80002d4 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80002cc:	4b45      	ldr	r3, [pc, #276]	; (80003e4 <DMA_DeInit+0x158>)
 80002ce:	223d      	movs	r2, #61	; 0x3d
 80002d0:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80002d2:	e07e      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	4a44      	ldr	r2, [pc, #272]	; (80003e8 <DMA_DeInit+0x15c>)
 80002d8:	4293      	cmp	r3, r2
 80002da:	d104      	bne.n	80002e6 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80002dc:	4b41      	ldr	r3, [pc, #260]	; (80003e4 <DMA_DeInit+0x158>)
 80002de:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80002e2:	609a      	str	r2, [r3, #8]
}
 80002e4:	e075      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	4a40      	ldr	r2, [pc, #256]	; (80003ec <DMA_DeInit+0x160>)
 80002ea:	4293      	cmp	r3, r2
 80002ec:	d104      	bne.n	80002f8 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 80002ee:	4b3d      	ldr	r3, [pc, #244]	; (80003e4 <DMA_DeInit+0x158>)
 80002f0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80002f4:	609a      	str	r2, [r3, #8]
}
 80002f6:	e06c      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	4a3d      	ldr	r2, [pc, #244]	; (80003f0 <DMA_DeInit+0x164>)
 80002fc:	4293      	cmp	r3, r2
 80002fe:	d104      	bne.n	800030a <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000300:	4b38      	ldr	r3, [pc, #224]	; (80003e4 <DMA_DeInit+0x158>)
 8000302:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000306:	609a      	str	r2, [r3, #8]
}
 8000308:	e063      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a39      	ldr	r2, [pc, #228]	; (80003f4 <DMA_DeInit+0x168>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d103      	bne.n	800031a <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000312:	4b34      	ldr	r3, [pc, #208]	; (80003e4 <DMA_DeInit+0x158>)
 8000314:	4a38      	ldr	r2, [pc, #224]	; (80003f8 <DMA_DeInit+0x16c>)
 8000316:	60da      	str	r2, [r3, #12]
}
 8000318:	e05b      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	4a37      	ldr	r2, [pc, #220]	; (80003fc <DMA_DeInit+0x170>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d103      	bne.n	800032a <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000322:	4b30      	ldr	r3, [pc, #192]	; (80003e4 <DMA_DeInit+0x158>)
 8000324:	4a36      	ldr	r2, [pc, #216]	; (8000400 <DMA_DeInit+0x174>)
 8000326:	60da      	str	r2, [r3, #12]
}
 8000328:	e053      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a35      	ldr	r2, [pc, #212]	; (8000404 <DMA_DeInit+0x178>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d103      	bne.n	800033a <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000332:	4b2c      	ldr	r3, [pc, #176]	; (80003e4 <DMA_DeInit+0x158>)
 8000334:	4a34      	ldr	r2, [pc, #208]	; (8000408 <DMA_DeInit+0x17c>)
 8000336:	60da      	str	r2, [r3, #12]
}
 8000338:	e04b      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a33      	ldr	r2, [pc, #204]	; (800040c <DMA_DeInit+0x180>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d104      	bne.n	800034c <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000342:	4b28      	ldr	r3, [pc, #160]	; (80003e4 <DMA_DeInit+0x158>)
 8000344:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000348:	60da      	str	r2, [r3, #12]
}
 800034a:	e042      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4a30      	ldr	r2, [pc, #192]	; (8000410 <DMA_DeInit+0x184>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d103      	bne.n	800035c <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000354:	4b2f      	ldr	r3, [pc, #188]	; (8000414 <DMA_DeInit+0x188>)
 8000356:	223d      	movs	r2, #61	; 0x3d
 8000358:	609a      	str	r2, [r3, #8]
}
 800035a:	e03a      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4a2e      	ldr	r2, [pc, #184]	; (8000418 <DMA_DeInit+0x18c>)
 8000360:	4293      	cmp	r3, r2
 8000362:	d104      	bne.n	800036e <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000364:	4b2b      	ldr	r3, [pc, #172]	; (8000414 <DMA_DeInit+0x188>)
 8000366:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800036a:	609a      	str	r2, [r3, #8]
}
 800036c:	e031      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a2a      	ldr	r2, [pc, #168]	; (800041c <DMA_DeInit+0x190>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d104      	bne.n	8000380 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000376:	4b27      	ldr	r3, [pc, #156]	; (8000414 <DMA_DeInit+0x188>)
 8000378:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800037c:	609a      	str	r2, [r3, #8]
}
 800037e:	e028      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	4a27      	ldr	r2, [pc, #156]	; (8000420 <DMA_DeInit+0x194>)
 8000384:	4293      	cmp	r3, r2
 8000386:	d104      	bne.n	8000392 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000388:	4b22      	ldr	r3, [pc, #136]	; (8000414 <DMA_DeInit+0x188>)
 800038a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800038e:	609a      	str	r2, [r3, #8]
}
 8000390:	e01f      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4a23      	ldr	r2, [pc, #140]	; (8000424 <DMA_DeInit+0x198>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d103      	bne.n	80003a2 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800039a:	4b1e      	ldr	r3, [pc, #120]	; (8000414 <DMA_DeInit+0x188>)
 800039c:	4a16      	ldr	r2, [pc, #88]	; (80003f8 <DMA_DeInit+0x16c>)
 800039e:	60da      	str	r2, [r3, #12]
}
 80003a0:	e017      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a20      	ldr	r2, [pc, #128]	; (8000428 <DMA_DeInit+0x19c>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d103      	bne.n	80003b2 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80003aa:	4b1a      	ldr	r3, [pc, #104]	; (8000414 <DMA_DeInit+0x188>)
 80003ac:	4a14      	ldr	r2, [pc, #80]	; (8000400 <DMA_DeInit+0x174>)
 80003ae:	60da      	str	r2, [r3, #12]
}
 80003b0:	e00f      	b.n	80003d2 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4a1d      	ldr	r2, [pc, #116]	; (800042c <DMA_DeInit+0x1a0>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d103      	bne.n	80003c2 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 80003ba:	4b16      	ldr	r3, [pc, #88]	; (8000414 <DMA_DeInit+0x188>)
 80003bc:	4a12      	ldr	r2, [pc, #72]	; (8000408 <DMA_DeInit+0x17c>)
 80003be:	60da      	str	r2, [r3, #12]
}
 80003c0:	e007      	b.n	80003d2 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	4a1a      	ldr	r2, [pc, #104]	; (8000430 <DMA_DeInit+0x1a4>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d103      	bne.n	80003d2 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 80003ca:	4b12      	ldr	r3, [pc, #72]	; (8000414 <DMA_DeInit+0x188>)
 80003cc:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80003d0:	60da      	str	r2, [r3, #12]
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	40026010 	.word	0x40026010
 80003e4:	40026000 	.word	0x40026000
 80003e8:	40026028 	.word	0x40026028
 80003ec:	40026040 	.word	0x40026040
 80003f0:	40026058 	.word	0x40026058
 80003f4:	40026070 	.word	0x40026070
 80003f8:	2000003d 	.word	0x2000003d
 80003fc:	40026088 	.word	0x40026088
 8000400:	20000f40 	.word	0x20000f40
 8000404:	400260a0 	.word	0x400260a0
 8000408:	203d0000 	.word	0x203d0000
 800040c:	400260b8 	.word	0x400260b8
 8000410:	40026410 	.word	0x40026410
 8000414:	40026400 	.word	0x40026400
 8000418:	40026428 	.word	0x40026428
 800041c:	40026440 	.word	0x40026440
 8000420:	40026458 	.word	0x40026458
 8000424:	40026470 	.word	0x40026470
 8000428:	40026488 	.word	0x40026488
 800042c:	400264a0 	.word	0x400264a0
 8000430:	400264b8 	.word	0x400264b8

08000434 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000434:	b480      	push	{r7}
 8000436:	b085      	sub	sp, #20
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800043e:	2300      	movs	r3, #0
 8000440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000448:	68fa      	ldr	r2, [r7, #12]
 800044a:	4b25      	ldr	r3, [pc, #148]	; (80004e0 <DMA_Init+0xac>)
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	681a      	ldr	r2, [r3, #0]
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800045e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800046a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	6a1b      	ldr	r3, [r3, #32]
 8000470:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000476:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800047c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000482:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000488:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800048a:	68fa      	ldr	r2, [r7, #12]
 800048c:	4313      	orrs	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	68fa      	ldr	r2, [r7, #12]
 8000494:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	f023 0307 	bic.w	r3, r3, #7
 80004a2:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ac:	4313      	orrs	r3, r2
 80004ae:	68fa      	ldr	r2, [r7, #12]
 80004b0:	4313      	orrs	r3, r2
 80004b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	68fa      	ldr	r2, [r7, #12]
 80004b8:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	691a      	ldr	r2, [r3, #16]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	685a      	ldr	r2, [r3, #4]
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	689a      	ldr	r2, [r3, #8]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	60da      	str	r2, [r3, #12]
}
 80004d2:	bf00      	nop
 80004d4:	3714      	adds	r7, #20
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	f01c803f 	.word	0xf01c803f

080004e4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
 80004ec:	460b      	mov	r3, r1
 80004ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80004f0:	78fb      	ldrb	r3, [r7, #3]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d006      	beq.n	8000504 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f043 0201 	orr.w	r2, r3, #1
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000502:	e005      	b.n	8000510 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f023 0201 	bic.w	r2, r3, #1
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	601a      	str	r2, [r3, #0]
}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr

0800051c <DMA_SetCurrDataCounter>:
  *         DMAy_SxPAR register is considered as Peripheral.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	460b      	mov	r3, r1
 8000526:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8000528:	887a      	ldrh	r2, [r7, #2]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	605a      	str	r2, [r3, #4]
}
 800052e:	bf00      	nop
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr

0800053a <DMA_GetCurrDataCounter>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *          to 7 to select the DMA Stream.
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800053a:	b480      	push	{r7}
 800053c:	b083      	sub	sp, #12
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(DMAy_Streamx->NDTR));
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	b29b      	uxth	r3, r3
}
 8000548:	4618      	mov	r0, r3
 800054a:	370c      	adds	r7, #12
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr

08000554 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800055c:	2300      	movs	r3, #0
 800055e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	2b00      	cmp	r3, #0
 800056a:	d002      	beq.n	8000572 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800056c:	2301      	movs	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	e001      	b.n	8000576 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000572:	2300      	movs	r3, #0
 8000574:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000576:	7bfb      	ldrb	r3, [r7, #15]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3714      	adds	r7, #20
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000584:	b480      	push	{r7}
 8000586:	b087      	sub	sp, #28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800058e:	2300      	movs	r3, #0
 8000590:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4a15      	ldr	r2, [pc, #84]	; (80005f0 <DMA_GetFlagStatus+0x6c>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d802      	bhi.n	80005a4 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800059e:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <DMA_GetFlagStatus+0x70>)
 80005a0:	613b      	str	r3, [r7, #16]
 80005a2:	e001      	b.n	80005a8 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80005a4:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <DMA_GetFlagStatus+0x74>)
 80005a6:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d003      	beq.n	80005ba <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e002      	b.n	80005c0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80005ba:	693b      	ldr	r3, [r7, #16]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80005c6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80005ca:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	4013      	ands	r3, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d002      	beq.n	80005dc <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80005d6:	2301      	movs	r3, #1
 80005d8:	75fb      	strb	r3, [r7, #23]
 80005da:	e001      	b.n	80005e0 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80005dc:	2300      	movs	r3, #0
 80005de:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80005e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	4002640f 	.word	0x4002640f
 80005f4:	40026000 	.word	0x40026000
 80005f8:	40026400 	.word	0x40026400

080005fc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a10      	ldr	r2, [pc, #64]	; (800064c <DMA_ClearFlag+0x50>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d802      	bhi.n	8000614 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <DMA_ClearFlag+0x54>)
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e001      	b.n	8000618 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <DMA_ClearFlag+0x58>)
 8000616:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800061e:	2b00      	cmp	r3, #0
 8000620:	d007      	beq.n	8000632 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000628:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800062c:	68fa      	ldr	r2, [r7, #12]
 800062e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000630:	e006      	b.n	8000640 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000638:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800063c:	68fa      	ldr	r2, [r7, #12]
 800063e:	6093      	str	r3, [r2, #8]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	4002640f 	.word	0x4002640f
 8000650:	40026000 	.word	0x40026000
 8000654:	40026400 	.word	0x40026400

08000658 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	4613      	mov	r3, r2
 8000664:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00f      	beq.n	8000690 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d006      	beq.n	8000684 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	615a      	str	r2, [r3, #20]
 8000682:	e005      	b.n	8000690 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	695b      	ldr	r3, [r3, #20]
 8000688:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	2b80      	cmp	r3, #128	; 0x80
 8000694:	d014      	beq.n	80006c0 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d008      	beq.n	80006ae <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	f003 031e 	and.w	r3, r3, #30
 80006a6:	431a      	orrs	r2, r3
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 80006ac:	e008      	b.n	80006c0 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	f003 031e 	and.w	r3, r3, #30
 80006b8:	43db      	mvns	r3, r3
 80006ba:	401a      	ands	r2, r3
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b087      	sub	sp, #28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80006d6:	2300      	movs	r3, #0
 80006d8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a22      	ldr	r2, [pc, #136]	; (8000770 <DMA_GetITStatus+0xa4>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d802      	bhi.n	80006f0 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80006ea:	4b22      	ldr	r3, [pc, #136]	; (8000774 <DMA_GetITStatus+0xa8>)
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	e001      	b.n	80006f4 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80006f0:	4b21      	ldr	r3, [pc, #132]	; (8000778 <DMA_GetITStatus+0xac>)
 80006f2:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006fa:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d00a      	beq.n	8000718 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	0adb      	lsrs	r3, r3, #11
 8000706:	f003 031e 	and.w	r3, r3, #30
 800070a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	4013      	ands	r3, r2
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	e004      	b.n	8000722 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	695b      	ldr	r3, [r3, #20]
 800071c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000720:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000728:	2b00      	cmp	r3, #0
 800072a:	d003      	beq.n	8000734 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	e002      	b.n	800073a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000740:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000744:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	4013      	ands	r3, r2
 800074c:	2b00      	cmp	r3, #0
 800074e:	d005      	beq.n	800075c <DMA_GetITStatus+0x90>
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d002      	beq.n	800075c <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000756:	2301      	movs	r3, #1
 8000758:	75fb      	strb	r3, [r7, #23]
 800075a:	e001      	b.n	8000760 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 800075c:	2300      	movs	r3, #0
 800075e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000760:	7dfb      	ldrb	r3, [r7, #23]
}
 8000762:	4618      	mov	r0, r3
 8000764:	371c      	adds	r7, #28
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	4002640f 	.word	0x4002640f
 8000774:	40026000 	.word	0x40026000
 8000778:	40026400 	.word	0x40026400

0800077c <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a10      	ldr	r2, [pc, #64]	; (80007cc <DMA_ClearITPendingBit+0x50>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d802      	bhi.n	8000794 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800078e:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <DMA_ClearITPendingBit+0x54>)
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	e001      	b.n	8000798 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <DMA_ClearITPendingBit+0x58>)
 8000796:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d007      	beq.n	80007b2 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007a8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 80007b0:	e006      	b.n	80007c0 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007b8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	6093      	str	r3, [r2, #8]
}
 80007c0:	bf00      	nop
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	4002640f 	.word	0x4002640f
 80007d0:	40026000 	.word	0x40026000
 80007d4:	40026400 	.word	0x40026400

080007d8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007d8:	b480      	push	{r7}
 80007da:	b087      	sub	sp, #28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	e076      	b.n	80008e2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80007f4:	2201      	movs	r2, #1
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
 80007fc:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	4013      	ands	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	693b      	ldr	r3, [r7, #16]
 800080c:	429a      	cmp	r2, r3
 800080e:	d165      	bne.n	80008dc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	2103      	movs	r1, #3
 800081a:	fa01 f303 	lsl.w	r3, r1, r3
 800081e:	43db      	mvns	r3, r3
 8000820:	401a      	ands	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681a      	ldr	r2, [r3, #0]
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	791b      	ldrb	r3, [r3, #4]
 800082e:	4619      	mov	r1, r3
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	fa01 f303 	lsl.w	r3, r1, r3
 8000838:	431a      	orrs	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	791b      	ldrb	r3, [r3, #4]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d003      	beq.n	800084e <GPIO_Init+0x76>
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	791b      	ldrb	r3, [r3, #4]
 800084a:	2b02      	cmp	r3, #2
 800084c:	d12e      	bne.n	80008ac <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	689a      	ldr	r2, [r3, #8]
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	2103      	movs	r1, #3
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	43db      	mvns	r3, r3
 800085e:	401a      	ands	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	689a      	ldr	r2, [r3, #8]
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	795b      	ldrb	r3, [r3, #5]
 800086c:	4619      	mov	r1, r3
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	fa01 f303 	lsl.w	r3, r1, r3
 8000876:	431a      	orrs	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	685a      	ldr	r2, [r3, #4]
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	b29b      	uxth	r3, r3
 8000884:	4619      	mov	r1, r3
 8000886:	2301      	movs	r3, #1
 8000888:	408b      	lsls	r3, r1
 800088a:	43db      	mvns	r3, r3
 800088c:	401a      	ands	r2, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	683a      	ldr	r2, [r7, #0]
 8000898:	7992      	ldrb	r2, [r2, #6]
 800089a:	4611      	mov	r1, r2
 800089c:	697a      	ldr	r2, [r7, #20]
 800089e:	b292      	uxth	r2, r2
 80008a0:	fa01 f202 	lsl.w	r2, r1, r2
 80008a4:	b292      	uxth	r2, r2
 80008a6:	431a      	orrs	r2, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	68da      	ldr	r2, [r3, #12]
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	2103      	movs	r1, #3
 80008b8:	fa01 f303 	lsl.w	r3, r1, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	401a      	ands	r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	68da      	ldr	r2, [r3, #12]
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	79db      	ldrb	r3, [r3, #7]
 80008cc:	4619      	mov	r1, r3
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	fa01 f303 	lsl.w	r3, r1, r3
 80008d6:	431a      	orrs	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80008dc:	697b      	ldr	r3, [r7, #20]
 80008de:	3301      	adds	r3, #1
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	2b0f      	cmp	r3, #15
 80008e6:	d985      	bls.n	80007f4 <GPIO_Init+0x1c>
    }
  }
}
 80008e8:	bf00      	nop
 80008ea:	371c      	adds	r7, #28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	460b      	mov	r3, r1
 80008fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	887a      	ldrh	r2, [r7, #2]
 8000904:	831a      	strh	r2, [r3, #24]
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000912:	b480      	push	{r7}
 8000914:	b083      	sub	sp, #12
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
 800091a:	460b      	mov	r3, r1
 800091c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	887a      	ldrh	r2, [r7, #2]
 8000922:	835a      	strh	r2, [r3, #26]
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	807b      	strh	r3, [r7, #2]
 800093c:	4613      	mov	r3, r2
 800093e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000944:	2300      	movs	r3, #0
 8000946:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000948:	787a      	ldrb	r2, [r7, #1]
 800094a:	887b      	ldrh	r3, [r7, #2]
 800094c:	f003 0307 	and.w	r3, r3, #7
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000958:	887b      	ldrh	r3, [r7, #2]
 800095a:	08db      	lsrs	r3, r3, #3
 800095c:	b29b      	uxth	r3, r3
 800095e:	4618      	mov	r0, r3
 8000960:	887b      	ldrh	r3, [r7, #2]
 8000962:	08db      	lsrs	r3, r3, #3
 8000964:	b29b      	uxth	r3, r3
 8000966:	461a      	mov	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3208      	adds	r2, #8
 800096c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000970:	887b      	ldrh	r3, [r7, #2]
 8000972:	f003 0307 	and.w	r3, r3, #7
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	210f      	movs	r1, #15
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	43db      	mvns	r3, r3
 8000980:	ea02 0103 	and.w	r1, r2, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	f100 0208 	add.w	r2, r0, #8
 800098a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800098e:	887b      	ldrh	r3, [r7, #2]
 8000990:	08db      	lsrs	r3, r3, #3
 8000992:	b29b      	uxth	r3, r3
 8000994:	461a      	mov	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	3208      	adds	r2, #8
 800099a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80009a4:	887b      	ldrh	r3, [r7, #2]
 80009a6:	08db      	lsrs	r3, r3, #3
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	461a      	mov	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3208      	adds	r2, #8
 80009b0:	68b9      	ldr	r1, [r7, #8]
 80009b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80009b6:	bf00      	nop
 80009b8:	3714      	adds	r7, #20
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
	...

080009c4 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b089      	sub	sp, #36	; 0x24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61bb      	str	r3, [r7, #24]
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
 80009d8:	2302      	movs	r3, #2
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	2302      	movs	r3, #2
 80009e2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80009e4:	4b47      	ldr	r3, [pc, #284]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	f003 030c 	and.w	r3, r3, #12
 80009ec:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	2b04      	cmp	r3, #4
 80009f2:	d007      	beq.n	8000a04 <RCC_GetClocksFreq+0x40>
 80009f4:	2b08      	cmp	r3, #8
 80009f6:	d009      	beq.n	8000a0c <RCC_GetClocksFreq+0x48>
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d13d      	bne.n	8000a78 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4a42      	ldr	r2, [pc, #264]	; (8000b08 <RCC_GetClocksFreq+0x144>)
 8000a00:	601a      	str	r2, [r3, #0]
      break;
 8000a02:	e03d      	b.n	8000a80 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a41      	ldr	r2, [pc, #260]	; (8000b0c <RCC_GetClocksFreq+0x148>)
 8000a08:	601a      	str	r2, [r3, #0]
      break;
 8000a0a:	e039      	b.n	8000a80 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000a0c:	4b3d      	ldr	r3, [pc, #244]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	0d9b      	lsrs	r3, r3, #22
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a18:	4b3a      	ldr	r3, [pc, #232]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a20:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d00c      	beq.n	8000a42 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a28:	4a38      	ldr	r2, [pc, #224]	; (8000b0c <RCC_GetClocksFreq+0x148>)
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	4a34      	ldr	r2, [pc, #208]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a32:	6852      	ldr	r2, [r2, #4]
 8000a34:	0992      	lsrs	r2, r2, #6
 8000a36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a3a:	fb02 f303 	mul.w	r3, r2, r3
 8000a3e:	61fb      	str	r3, [r7, #28]
 8000a40:	e00b      	b.n	8000a5a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000a42:	4a31      	ldr	r2, [pc, #196]	; (8000b08 <RCC_GetClocksFreq+0x144>)
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4a:	4a2e      	ldr	r2, [pc, #184]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a4c:	6852      	ldr	r2, [r2, #4]
 8000a4e:	0992      	lsrs	r2, r2, #6
 8000a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a54:	fb02 f303 	mul.w	r3, r2, r3
 8000a58:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000a5a:	4b2a      	ldr	r3, [pc, #168]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	0c1b      	lsrs	r3, r3, #16
 8000a60:	f003 0303 	and.w	r3, r3, #3
 8000a64:	3301      	adds	r3, #1
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000a6a:	69fa      	ldr	r2, [r7, #28]
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	601a      	str	r2, [r3, #0]
      break;
 8000a76:	e003      	b.n	8000a80 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a23      	ldr	r2, [pc, #140]	; (8000b08 <RCC_GetClocksFreq+0x144>)
 8000a7c:	601a      	str	r2, [r3, #0]
      break;
 8000a7e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a80:	4b20      	ldr	r3, [pc, #128]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a88:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	091b      	lsrs	r3, r3, #4
 8000a8e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a90:	4a1f      	ldr	r2, [pc, #124]	; (8000b10 <RCC_GetClocksFreq+0x14c>)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	4413      	add	r3, r2
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	40da      	lsrs	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000ab0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	0a9b      	lsrs	r3, r3, #10
 8000ab6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000ab8:	4a15      	ldr	r2, [pc, #84]	; (8000b10 <RCC_GetClocksFreq+0x14c>)
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	4413      	add	r3, r2
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685a      	ldr	r2, [r3, #4]
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	40da      	lsrs	r2, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <RCC_GetClocksFreq+0x140>)
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000ad8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	0b5b      	lsrs	r3, r3, #13
 8000ade:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000ae0:	4a0b      	ldr	r2, [pc, #44]	; (8000b10 <RCC_GetClocksFreq+0x14c>)
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685a      	ldr	r2, [r3, #4]
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	40da      	lsrs	r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	60da      	str	r2, [r3, #12]
}
 8000af8:	bf00      	nop
 8000afa:	3724      	adds	r7, #36	; 0x24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	40023800 	.word	0x40023800
 8000b08:	00f42400 	.word	0x00f42400
 8000b0c:	007a1200 	.word	0x007a1200
 8000b10:	20000000 	.word	0x20000000

08000b14 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b20:	78fb      	ldrb	r3, [r7, #3]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d006      	beq.n	8000b34 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000b26:	490a      	ldr	r1, [pc, #40]	; (8000b50 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000b32:	e006      	b.n	8000b42 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000b34:	4906      	ldr	r1, [pc, #24]	; (8000b50 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	4013      	ands	r3, r2
 8000b40:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800

08000b54 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b60:	78fb      	ldrb	r3, [r7, #3]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d006      	beq.n	8000b74 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b66:	490a      	ldr	r1, [pc, #40]	; (8000b90 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b72:	e006      	b.n	8000b82 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b74:	4906      	ldr	r1, [pc, #24]	; (8000b90 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	4013      	ands	r3, r2
 8000b80:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000b82:	bf00      	nop
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800

08000b94 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	881b      	ldrh	r3, [r3, #0]
 8000ba6:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000ba8:	89fb      	ldrh	r3, [r7, #14]
 8000baa:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000bae:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	881a      	ldrh	r2, [r3, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	885b      	ldrh	r3, [r3, #2]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000be0:	4313      	orrs	r3, r2
 8000be2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000be8:	4313      	orrs	r3, r2
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	89fb      	ldrh	r3, [r7, #14]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	89fa      	ldrh	r2, [r7, #14]
 8000bf6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	8b9b      	ldrh	r3, [r3, #28]
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c02:	b29a      	uxth	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	8a1a      	ldrh	r2, [r3, #16]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	821a      	strh	r2, [r3, #16]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c28:	78fb      	ldrb	r3, [r7, #3]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d008      	beq.n	8000c40 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000c3e:	e007      	b.n	8000c50 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c4a:	b29a      	uxth	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	801a      	strh	r2, [r3, #0]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	899b      	ldrh	r3, [r3, #12]
 8000c68:	b29b      	uxth	r3, r3
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	887a      	ldrh	r2, [r7, #2]
 8000c86:	819a      	strh	r2, [r3, #12]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <SPI_CalculateCRC>:
  * @param  NewState: new state of the SPIx CRC value calculation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ca0:	78fb      	ldrb	r3, [r7, #3]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d008      	beq.n	8000cb8 <SPI_CalculateCRC+0x24>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
  }
}
 8000cb6:	e007      	b.n	8000cc8 <SPI_CalculateCRC+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	801a      	strh	r2, [r3, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	460b      	mov	r3, r1
 8000cde:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	891b      	ldrh	r3, [r3, #8]
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	887b      	ldrh	r3, [r7, #2]
 8000cec:	4013      	ands	r3, r2
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d002      	beq.n	8000cfa <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	73fb      	strb	r3, [r7, #15]
 8000cf8:	e001      	b.n	8000cfe <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000d16:	2300      	movs	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	; 0x24
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	8a1b      	ldrh	r3, [r3, #16]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d30:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d34:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	88db      	ldrh	r3, [r3, #6]
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	899b      	ldrh	r3, [r3, #12]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d54:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000d58:	f023 030c 	bic.w	r3, r3, #12
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	889a      	ldrh	r2, [r3, #4]
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	891b      	ldrh	r3, [r3, #8]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	461a      	mov	r2, r3
 8000d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d76:	4313      	orrs	r3, r2
 8000d78:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	8a9b      	ldrh	r3, [r3, #20]
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	899b      	ldrh	r3, [r3, #12]
 8000d96:	461a      	mov	r2, r3
 8000d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fe0a 	bl	80009c4 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a30      	ldr	r2, [pc, #192]	; (8000e74 <USART_Init+0x168>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d003      	beq.n	8000dc0 <USART_Init+0xb4>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a2f      	ldr	r2, [pc, #188]	; (8000e78 <USART_Init+0x16c>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d102      	bne.n	8000dc6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	623b      	str	r3, [r7, #32]
 8000dc4:	e001      	b.n	8000dca <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	899b      	ldrh	r3, [r3, #12]
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	b21b      	sxth	r3, r3
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	da0c      	bge.n	8000df0 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000dd6:	6a3a      	ldr	r2, [r7, #32]
 8000dd8:	4613      	mov	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4413      	add	r3, r2
 8000dde:	009a      	lsls	r2, r3, #2
 8000de0:	441a      	add	r2, r3
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dec:	61fb      	str	r3, [r7, #28]
 8000dee:	e00b      	b.n	8000e08 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000df0:	6a3a      	ldr	r2, [r7, #32]
 8000df2:	4613      	mov	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	009a      	lsls	r2, r3, #2
 8000dfa:	441a      	add	r2, r3
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e06:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	4a1c      	ldr	r2, [pc, #112]	; (8000e7c <USART_Init+0x170>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	095b      	lsrs	r3, r3, #5
 8000e12:	011b      	lsls	r3, r3, #4
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	091b      	lsrs	r3, r3, #4
 8000e1a:	2264      	movs	r2, #100	; 0x64
 8000e1c:	fb02 f303 	mul.w	r3, r2, r3
 8000e20:	69fa      	ldr	r2, [r7, #28]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	899b      	ldrh	r3, [r3, #12]
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	da0c      	bge.n	8000e4c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	3332      	adds	r3, #50	; 0x32
 8000e38:	4a10      	ldr	r2, [pc, #64]	; (8000e7c <USART_Init+0x170>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e46:	4313      	orrs	r3, r2
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
 8000e4a:	e00b      	b.n	8000e64 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	011b      	lsls	r3, r3, #4
 8000e50:	3332      	adds	r3, #50	; 0x32
 8000e52:	4a0a      	ldr	r2, [pc, #40]	; (8000e7c <USART_Init+0x170>)
 8000e54:	fba2 2303 	umull	r2, r3, r2, r3
 8000e58:	095b      	lsrs	r3, r3, #5
 8000e5a:	f003 030f 	and.w	r3, r3, #15
 8000e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e60:	4313      	orrs	r3, r2
 8000e62:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	811a      	strh	r2, [r3, #8]
}
 8000e6c:	bf00      	nop
 8000e6e:	3728      	adds	r7, #40	; 0x28
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40011000 	.word	0x40011000
 8000e78:	40011400 	.word	0x40011400
 8000e7c:	51eb851f 	.word	0x51eb851f

08000e80 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e8c:	78fb      	ldrb	r3, [r7, #3]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d008      	beq.n	8000ea4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	899b      	ldrh	r3, [r3, #12]
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000ea2:	e007      	b.n	8000eb4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	899b      	ldrh	r3, [r3, #12]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	819a      	strh	r2, [r3, #12]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	889b      	ldrh	r3, [r3, #4]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ed2:	b29b      	uxth	r3, r3
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
 8000eec:	4613      	mov	r3, r2
 8000eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8000ef0:	787b      	ldrb	r3, [r7, #1]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d008      	beq.n	8000f08 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	8a9b      	ldrh	r3, [r3, #20]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 8000f06:	e009      	b.n	8000f1c <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	8a9b      	ldrh	r3, [r3, #20]
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	43db      	mvns	r3, r3
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	4013      	ands	r3, r2
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	829a      	strh	r2, [r3, #20]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b087      	sub	sp, #28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
 8000f34:	4613      	mov	r3, r2
 8000f36:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000f4c:	887b      	ldrh	r3, [r7, #2]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	095b      	lsrs	r3, r3, #5
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000f56:	887b      	ldrh	r3, [r7, #2]
 8000f58:	f003 031f 	and.w	r3, r3, #31
 8000f5c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d103      	bne.n	8000f76 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	330c      	adds	r3, #12
 8000f72:	617b      	str	r3, [r7, #20]
 8000f74:	e009      	b.n	8000f8a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d103      	bne.n	8000f84 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	3310      	adds	r3, #16
 8000f80:	617b      	str	r3, [r7, #20]
 8000f82:	e002      	b.n	8000f8a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	3314      	adds	r3, #20
 8000f88:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000f8a:	787b      	ldrb	r3, [r7, #1]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d006      	beq.n	8000f9e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	6811      	ldr	r1, [r2, #0]
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000f9c:	e006      	b.n	8000fac <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	6811      	ldr	r1, [r2, #0]
 8000fa4:	68ba      	ldr	r2, [r7, #8]
 8000fa6:	43d2      	mvns	r2, r2
 8000fa8:	400a      	ands	r2, r1
 8000faa:	601a      	str	r2, [r3, #0]
}
 8000fac:	bf00      	nop
 8000fae:	371c      	adds	r7, #28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	801a      	strh	r2, [r3, #0]
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b087      	sub	sp, #28
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ff6:	887b      	ldrh	r3, [r7, #2]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	095b      	lsrs	r3, r3, #5
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001000:	887b      	ldrh	r3, [r7, #2]
 8001002:	f003 031f 	and.w	r3, r3, #31
 8001006:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001008:	2201      	movs	r2, #1
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d107      	bne.n	8001028 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	899b      	ldrh	r3, [r3, #12]
 800101c:	b29b      	uxth	r3, r3
 800101e:	461a      	mov	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	4013      	ands	r3, r2
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e011      	b.n	800104c <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d107      	bne.n	800103e <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	8a1b      	ldrh	r3, [r3, #16]
 8001032:	b29b      	uxth	r3, r3
 8001034:	461a      	mov	r2, r3
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	4013      	ands	r3, r2
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e006      	b.n	800104c <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	8a9b      	ldrh	r3, [r3, #20]
 8001042:	b29b      	uxth	r3, r3
 8001044:	461a      	mov	r2, r3
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	4013      	ands	r3, r2
 800104a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800104c:	887b      	ldrh	r3, [r7, #2]
 800104e:	0a1b      	lsrs	r3, r3, #8
 8001050:	b29b      	uxth	r3, r3
 8001052:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001054:	2201      	movs	r2, #1
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	b29b      	uxth	r3, r3
 8001064:	461a      	mov	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4013      	ands	r3, r2
 800106a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d005      	beq.n	800107e <USART_GetITStatus+0xa4>
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d002      	beq.n	800107e <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001078:	2301      	movs	r3, #1
 800107a:	74fb      	strb	r3, [r7, #19]
 800107c:	e001      	b.n	8001082 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800107e:	2300      	movs	r3, #0
 8001080:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001082:	7cfb      	ldrb	r3, [r7, #19]
}
 8001084:	4618      	mov	r0, r3
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <main>:
**
**  Abstract: main program
**
**===========================================================================
*/
int main(void){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
	spi_initialise();
 8001096:	f000 fad5 	bl	8001644 <spi_initialise>

	Sensor_StatusTypeDef status;
	//uint8_t chipid_gyro = spi_read_single(SPI_CS_Acc, BMX055_ACC_CHIP_ID|ACC_CHIP_ID_CHIP_ID);
	do{
		 status = sensor_check_id();
 800109a:	f000 f9bd 	bl	8001418 <sensor_check_id>
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
	}while (status != SENS_OK);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1f8      	bne.n	800109a <main+0xa>

	status = sensor_config();
 80010a8:	f000 f9ed 	bl	8001486 <sensor_config>
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]

	uart_initialise();
 80010b0:	f000 fc5a 	bl	8001968 <uart_initialise>

		/*if(USART_GetFlagStatus(USART1, USART_FLAG_RXNE))
			data = uart_receive(UART_DEVICE_GNSS);
		 */

		gnss_read_new_data();
 80010b4:	f000 fa0a 	bl	80014cc <gnss_read_new_data>
		//sensor_read_all();

		for(int i=0; i<10000; i++){
 80010b8:	2300      	movs	r3, #0
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	e00c      	b.n	80010d8 <main+0x48>
			for(int i=0; i<1000; i++){
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	e002      	b.n	80010ca <main+0x3a>
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	3301      	adds	r3, #1
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010d0:	dbf8      	blt.n	80010c4 <main+0x34>
		for(int i=0; i<10000; i++){
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f242 720f 	movw	r2, #9999	; 0x270f
 80010de:	4293      	cmp	r3, r2
 80010e0:	dded      	ble.n	80010be <main+0x2e>
		gnss_read_new_data();
 80010e2:	e7e7      	b.n	80010b4 <main+0x24>

080010e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800111c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80010e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80010ea:	e003      	b.n	80010f4 <LoopCopyDataInit>

080010ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80010ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80010f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80010f2:	3104      	adds	r1, #4

080010f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80010f4:	480b      	ldr	r0, [pc, #44]	; (8001124 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80010f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80010fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80010fc:	d3f6      	bcc.n	80010ec <CopyDataInit>
  ldr  r2, =_sbss
 80010fe:	4a0b      	ldr	r2, [pc, #44]	; (800112c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001100:	e002      	b.n	8001108 <LoopFillZerobss>

08001102 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001102:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001104:	f842 3b04 	str.w	r3, [r2], #4

08001108 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001108:	4b09      	ldr	r3, [pc, #36]	; (8001130 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800110a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800110c:	d3f9      	bcc.n	8001102 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800110e:	f000 f841 	bl	8001194 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001112:	f000 fcff 	bl	8001b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001116:	f7ff ffbb 	bl	8001090 <main>
  bx  lr    
 800111a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800111c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001120:	08001b7c 	.word	0x08001b7c
  ldr  r0, =_sdata
 8001124:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001128:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 800112c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8001130:	2000084c 	.word	0x2000084c

08001134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC_IRQHandler>

08001136 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001148:	e7fe      	b.n	8001148 <HardFault_Handler+0x4>

0800114a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800114e:	e7fe      	b.n	800114e <MemManage_Handler+0x4>

08001150 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001154:	e7fe      	b.n	8001154 <BusFault_Handler+0x4>

08001156 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800115a:	e7fe      	b.n	800115a <UsageFault_Handler+0x4>

0800115c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001198:	4a16      	ldr	r2, [pc, #88]	; (80011f4 <SystemInit+0x60>)
 800119a:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <SystemInit+0x60>)
 800119c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011a8:	4a13      	ldr	r2, [pc, #76]	; (80011f8 <SystemInit+0x64>)
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <SystemInit+0x64>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f043 0301 	orr.w	r3, r3, #1
 80011b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011b4:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <SystemInit+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011ba:	4a0f      	ldr	r2, [pc, #60]	; (80011f8 <SystemInit+0x64>)
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <SystemInit+0x64>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80011c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <SystemInit+0x64>)
 80011cc:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <SystemInit+0x68>)
 80011ce:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011d0:	4a09      	ldr	r2, [pc, #36]	; (80011f8 <SystemInit+0x64>)
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <SystemInit+0x64>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <SystemInit+0x64>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80011e2:	f000 f80d 	bl	8001200 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011e6:	4b03      	ldr	r3, [pc, #12]	; (80011f4 <SystemInit+0x60>)
 80011e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011ec:	609a      	str	r2, [r3, #8]
#endif
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	e000ed00 	.word	0xe000ed00
 80011f8:	40023800 	.word	0x40023800
 80011fc:	24003010 	.word	0x24003010

08001200 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	2300      	movs	r3, #0
 800120c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800120e:	4a36      	ldr	r2, [pc, #216]	; (80012e8 <SetSysClock+0xe8>)
 8001210:	4b35      	ldr	r3, [pc, #212]	; (80012e8 <SetSysClock+0xe8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001218:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800121a:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <SetSysClock+0xe8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001222:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d103      	bne.n	8001238 <SetSysClock+0x38>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001236:	d1f0      	bne.n	800121a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001238:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <SetSysClock+0xe8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d002      	beq.n	800124a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001244:	2301      	movs	r3, #1
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	e001      	b.n	800124e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800124a:	2300      	movs	r3, #0
 800124c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d142      	bne.n	80012da <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001254:	4a24      	ldr	r2, [pc, #144]	; (80012e8 <SetSysClock+0xe8>)
 8001256:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <SetSysClock+0xe8>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001260:	4a22      	ldr	r2, [pc, #136]	; (80012ec <SetSysClock+0xec>)
 8001262:	4b22      	ldr	r3, [pc, #136]	; (80012ec <SetSysClock+0xec>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800126a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800126c:	4a1e      	ldr	r2, [pc, #120]	; (80012e8 <SetSysClock+0xe8>)
 800126e:	4b1e      	ldr	r3, [pc, #120]	; (80012e8 <SetSysClock+0xe8>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001274:	4a1c      	ldr	r2, [pc, #112]	; (80012e8 <SetSysClock+0xe8>)
 8001276:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <SetSysClock+0xe8>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800127e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001280:	4a19      	ldr	r2, [pc, #100]	; (80012e8 <SetSysClock+0xe8>)
 8001282:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <SetSysClock+0xe8>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800128a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800128c:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <SetSysClock+0xe8>)
 800128e:	4a18      	ldr	r2, [pc, #96]	; (80012f0 <SetSysClock+0xf0>)
 8001290:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001292:	4a15      	ldr	r2, [pc, #84]	; (80012e8 <SetSysClock+0xe8>)
 8001294:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <SetSysClock+0xe8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800129c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800129e:	bf00      	nop
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <SetSysClock+0xe8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f9      	beq.n	80012a0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80012ac:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <SetSysClock+0xf4>)
 80012ae:	f240 7205 	movw	r2, #1797	; 0x705
 80012b2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <SetSysClock+0xe8>)
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <SetSysClock+0xe8>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f023 0303 	bic.w	r3, r3, #3
 80012be:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80012c0:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <SetSysClock+0xe8>)
 80012c2:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <SetSysClock+0xe8>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80012cc:	bf00      	nop
 80012ce:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <SetSysClock+0xe8>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	2b08      	cmp	r3, #8
 80012d8:	d1f9      	bne.n	80012ce <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40007000 	.word	0x40007000
 80012f0:	07405419 	.word	0x07405419
 80012f4:	40023c00 	.word	0x40023c00

080012f8 <sensor_mag_power_control>:
//------------------------------STATIC FUNCTIONS--------------------------------//
/* @brief change magneto mode between sleep / suspend
 * cmd==ENABLE: put the magneto to sleep mode
 * cmd==Disable: put magneto to suspend mode
 */
static void sensor_mag_power_control(FunctionalState cmd){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	if(cmd == ENABLE){
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d105      	bne.n	8001314 <sensor_mag_power_control+0x1c>
		spi_write_single(SPI_CS_Mag, MAG_PWR_CR1_POWER_CONTROL_BIT, BMX055_MAG_PWR_CR1);
 8001308:	224b      	movs	r2, #75	; 0x4b
 800130a:	2101      	movs	r1, #1
 800130c:	2002      	movs	r0, #2
 800130e:	f000 fa6e 	bl	80017ee <spi_write_single>
	}
	else{
		spi_write_single(SPI_CS_Mag, 0x00, BMX055_MAG_PWR_CR1);
	}
}
 8001312:	e004      	b.n	800131e <sensor_mag_power_control+0x26>
		spi_write_single(SPI_CS_Mag, 0x00, BMX055_MAG_PWR_CR1);
 8001314:	224b      	movs	r2, #75	; 0x4b
 8001316:	2100      	movs	r1, #0
 8001318:	2002      	movs	r0, #2
 800131a:	f000 fa68 	bl	80017ee <spi_write_single>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <bmp280_config>:
 * BMP_CTRL_MEAS	osrs_t		001		7,6,5	x1 sampling
 * 					osrs_p		001		4,3,2	x1 sampling
 * 					mode		11		1,0		(set to normal mode)
 *
 */
static Sensor_StatusTypeDef bmp280_config(){
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
	//write 001000100 to BMP_CTRL_MEAS
	//uint8_t calib_data = CTRL_MEAS_OSRS_P_1|CTRL_MEAS_OSRS_T_1;
	uint8_t calib_data = CTRL_MEAS_OSRS_P_1|CTRL_MEAS_OSRS_T_1|CTRL_MEAS_MODE_NORMAL;
 800132c:	2327      	movs	r3, #39	; 0x27
 800132e:	71fb      	strb	r3, [r7, #7]

	if( spi_write_single(SPI_CS_Baro, calib_data, BMP280_CTRL_MEAS) != SENS_OK)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	22f4      	movs	r2, #244	; 0xf4
 8001334:	4619      	mov	r1, r3
 8001336:	2003      	movs	r0, #3
 8001338:	f000 fa59 	bl	80017ee <spi_write_single>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <bmp280_config+0x20>
		return SENS_CONFERR;
 8001342:	2305      	movs	r3, #5
 8001344:	e000      	b.n	8001348 <bmp280_config+0x22>

	//if (spi_write_single(SPI_CS_Baro, 0x04, BMP280_CONFIG) != SENS_OK)
		//return SENS_CONFERR;

	return SENS_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <bmx055_config>:
 *
 * use Sensor_ConfigTypeDef to set
 * rates and ranges
 *
 */
static Sensor_StatusTypeDef bmx055_config(Sensor_ConfigTypeDef *f){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

	//----------------ACCELEROMETER-------------------------//
	/* Accelerometer measurement range
	 * Default	: 0b(0000)0011 	= +-2g
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Acc, f->accel_range, BMX055_ACC_PMU_RANGE) != SENS_OK){
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	220f      	movs	r2, #15
 800135e:	4619      	mov	r1, r3
 8001360:	2000      	movs	r0, #0
 8001362:	f000 fa44 	bl	80017ee <spi_write_single>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <bmx055_config+0x20>
		return SENS_CONFERR;
 800136c:	2305      	movs	r3, #5
 800136e:	e04f      	b.n	8001410 <bmx055_config+0xc0>
	}
	/* Accelerometer measurement output data rate
	 * Default	: 0b(000)01111 	= 1000 Hz
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Acc, f->accel_rate, BMX055_ACC_PMU_BW) != SENS_OK){
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2210      	movs	r2, #16
 8001376:	4619      	mov	r1, r3
 8001378:	2000      	movs	r0, #0
 800137a:	f000 fa38 	bl	80017ee <spi_write_single>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <bmx055_config+0x38>
		return SENS_CONFERR;
 8001384:	2305      	movs	r3, #5
 8001386:	e043      	b.n	8001410 <bmx055_config+0xc0>
	}
	/* Accelerometer power mode
	 * Default	: 0b0000000(0) 	= normal mode
	 * Set		: 0b0000000(0) 	= normal mode */
	if(spi_write_single(SPI_CS_Acc, ACC_PWR_NORMAL, BMX055_ACC_PMU_LPW) != SENS_OK){
 8001388:	2211      	movs	r2, #17
 800138a:	2100      	movs	r1, #0
 800138c:	2000      	movs	r0, #0
 800138e:	f000 fa2e 	bl	80017ee <spi_write_single>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <bmx055_config+0x4c>
		return SENS_CONFERR;
 8001398:	2305      	movs	r3, #5
 800139a:	e039      	b.n	8001410 <bmx055_config+0xc0>

	//-----------------------GYROSCOPE-----------------------//
	/* Gyroscope measurement range
	 * Default	: 0b(00000)000 	= +-2000d/s
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Gyro, f->gyro_range, BMX055_GYRO_RANGE) != SENS_OK){
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	78db      	ldrb	r3, [r3, #3]
 80013a0:	220f      	movs	r2, #15
 80013a2:	4619      	mov	r1, r3
 80013a4:	2001      	movs	r0, #1
 80013a6:	f000 fa22 	bl	80017ee <spi_write_single>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <bmx055_config+0x64>
		return SENS_CONFERR;
 80013b0:	2305      	movs	r3, #5
 80013b2:	e02d      	b.n	8001410 <bmx055_config+0xc0>
	}
	/* Gyroscope measurement output data rate (bandwidth)
	 * Default	: 0b(1000)0000 	= 2000 Hz with no filter
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Gyro, f->gyro_rate|GYRO_BW_RESET, BMX055_GYRO_BW) != SENS_OK){
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	789b      	ldrb	r3, [r3, #2]
 80013b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2210      	movs	r2, #16
 80013c0:	4619      	mov	r1, r3
 80013c2:	2001      	movs	r0, #1
 80013c4:	f000 fa13 	bl	80017ee <spi_write_single>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <bmx055_config+0x82>
		return SENS_CONFERR;
 80013ce:	2305      	movs	r3, #5
 80013d0:	e01e      	b.n	8001410 <bmx055_config+0xc0>
	}
	/* Gyroscope power mode
	 * Default	: 0b0(0)0(0)000(0)	= normal mode
	 * Set		: 0b0(0)0(0)000(0)	= normal mode*/
	if(spi_write_single(SPI_CS_Gyro, GYRO_LPM1_NORMAL_MODE, BMX055_GYRO_LPM1) != SENS_OK){
 80013d2:	2211      	movs	r2, #17
 80013d4:	2100      	movs	r1, #0
 80013d6:	2001      	movs	r0, #1
 80013d8:	f000 fa09 	bl	80017ee <spi_write_single>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <bmx055_config+0x96>
		return SENS_CONFERR;
 80013e2:	2305      	movs	r3, #5
 80013e4:	e014      	b.n	8001410 <bmx055_config+0xc0>

	/*Magneto meter xy repetitions
	 *choose nXY=3 ==> REPXY=1 (see pg122 table37 and pg138 of datasheet)
	 *default	: 0b00000000
	 *set to	: 0b00000001 */
	if(spi_write_single(SPI_CS_Mag, MAG_REP_XY_LOW_POWER_PRESET_REPXY, BMX055_MAG_REP_XY) != SENS_OK){
 80013e6:	2251      	movs	r2, #81	; 0x51
 80013e8:	2101      	movs	r1, #1
 80013ea:	2002      	movs	r0, #2
 80013ec:	f000 f9ff 	bl	80017ee <spi_write_single>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <bmx055_config+0xaa>
		return SENS_CONFERR;
 80013f6:	2305      	movs	r3, #5
 80013f8:	e00a      	b.n	8001410 <bmx055_config+0xc0>

	/*Magneto meter z repetitions
	 *choose nZ=3 ==> REPZ=2 (see pg122 table37 and pg138 of datasheet)
	 *default	: 0b00000000
	 *set to	: 0b00000010 */
	if(spi_write_single(SPI_CS_Mag, MAG_REP_Z_LOW_POWER_PRESET_REPZ, BMX055_MAG_REP_Z) != SENS_OK ){
 80013fa:	2252      	movs	r2, #82	; 0x52
 80013fc:	2102      	movs	r1, #2
 80013fe:	2002      	movs	r0, #2
 8001400:	f000 f9f5 	bl	80017ee <spi_write_single>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <bmx055_config+0xbe>
		return SENS_CONFERR;
 800140a:	2305      	movs	r3, #5
 800140c:	e000      	b.n	8001410 <bmx055_config+0xc0>
	}



	return SENS_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <sensor_check_id>:
//-----------------------------PUBLIC FUNCTIONS-------------------------------//

/**
 * @brief used to check sensors are present
 */
Sensor_StatusTypeDef sensor_check_id(){
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

	uint8_t acc_id = spi_read_single(SPI_CS_Acc, BMX055_ACC_CHIP_ID);
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	f000 f9c3 	bl	80017ac <spi_read_single>
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
	if(acc_id != BMX055_ACC_ID){
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2bfa      	cmp	r3, #250	; 0xfa
 800142e:	d001      	beq.n	8001434 <sensor_check_id+0x1c>
		return SENS_IDERR;
 8001430:	2304      	movs	r3, #4
 8001432:	e024      	b.n	800147e <sensor_check_id+0x66>
	}

	uint8_t gyro_id = spi_read_single(SPI_CS_Gyro, BMX055_GYRO_CHIP_ID);
 8001434:	2100      	movs	r1, #0
 8001436:	2001      	movs	r0, #1
 8001438:	f000 f9b8 	bl	80017ac <spi_read_single>
 800143c:	4603      	mov	r3, r0
 800143e:	71bb      	strb	r3, [r7, #6]
	if(gyro_id != BMX055_GYRO_ID){
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	2b0f      	cmp	r3, #15
 8001444:	d001      	beq.n	800144a <sensor_check_id+0x32>
		return SENS_IDERR;
 8001446:	2304      	movs	r3, #4
 8001448:	e019      	b.n	800147e <sensor_check_id+0x66>
	}

	sensor_mag_power_control(ENABLE);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ff54 	bl	80012f8 <sensor_mag_power_control>
	uint8_t mag_id = spi_read_single(SPI_CS_Mag, BMX055_MAG_CHIP_ID);
 8001450:	2140      	movs	r1, #64	; 0x40
 8001452:	2002      	movs	r0, #2
 8001454:	f000 f9aa 	bl	80017ac <spi_read_single>
 8001458:	4603      	mov	r3, r0
 800145a:	717b      	strb	r3, [r7, #5]
	if(mag_id != BMX055_MAG_ID){
 800145c:	797b      	ldrb	r3, [r7, #5]
 800145e:	2b32      	cmp	r3, #50	; 0x32
 8001460:	d001      	beq.n	8001466 <sensor_check_id+0x4e>
		return SENS_IDERR;
 8001462:	2304      	movs	r3, #4
 8001464:	e00b      	b.n	800147e <sensor_check_id+0x66>
	}

	uint8_t baro_id = spi_read_single(SPI_CS_Baro, BMP280_CHIP_ID);
 8001466:	21d0      	movs	r1, #208	; 0xd0
 8001468:	2003      	movs	r0, #3
 800146a:	f000 f99f 	bl	80017ac <spi_read_single>
 800146e:	4603      	mov	r3, r0
 8001470:	713b      	strb	r3, [r7, #4]
	if(baro_id != BMP280_ID){
 8001472:	793b      	ldrb	r3, [r7, #4]
 8001474:	2b58      	cmp	r3, #88	; 0x58
 8001476:	d001      	beq.n	800147c <sensor_check_id+0x64>
		return SENS_IDERR;
 8001478:	2304      	movs	r3, #4
 800147a:	e000      	b.n	800147e <sensor_check_id+0x66>
	}

	return SENS_OK;
 800147c:	2300      	movs	r3, #0

}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <sensor_config>:

Sensor_StatusTypeDef sensor_config(){
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
	if(bmp280_config() != SENS_OK){
 800148c:	f7ff ff4b 	bl	8001326 <bmp280_config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <sensor_config+0x14>
		return SENS_CONFERR;
 8001496:	2305      	movs	r3, #5
 8001498:	e014      	b.n	80014c4 <sensor_config+0x3e>
	}

	//@TODO: decide rate and range
	Sensor_ConfigTypeDef *f;
	f->accel_range = ACC_PMU_RANGE_02;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2203      	movs	r2, #3
 800149e:	705a      	strb	r2, [r3, #1]
	f->accel_rate = ACC_PMU_BW_1000;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	220f      	movs	r2, #15
 80014a4:	701a      	strb	r2, [r3, #0]
	f->gyro_rate = GYRO_ODR_2000;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2281      	movs	r2, #129	; 0x81
 80014aa:	709a      	strb	r2, [r3, #2]
	f->gyro_range = GYRO_RANGE_RANGE_2000;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	70da      	strb	r2, [r3, #3]
	if(bmx055_config(f) != SENS_OK){
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ff4c 	bl	8001350 <bmx055_config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <sensor_config+0x3c>
		return SENS_CONFERR;
 80014be:	2305      	movs	r3, #5
 80014c0:	e000      	b.n	80014c4 <sensor_config+0x3e>
	}
	return SENS_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <gnss_read_new_data>:
#include "gnss.h"



//----------------PUBLIC FUNCTIONS--------------------//
void gnss_read_new_data(){
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
	for(int i=0; i< GNSS_DATA_LENGTH; i++){
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	e00c      	b.n	80014f2 <gnss_read_new_data+0x26>
		uint8_t temp = GNSS_RX_BUFFER[i];
 80014d8:	4a0c      	ldr	r2, [pc, #48]	; (800150c <gnss_read_new_data+0x40>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	70fb      	strb	r3, [r7, #3]
		GNSS_RX_BUFFER[i] = 0;
 80014e2:	4a0a      	ldr	r2, [pc, #40]	; (800150c <gnss_read_new_data+0x40>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4413      	add	r3, r2
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
	for(int i=0; i< GNSS_DATA_LENGTH; i++){
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3301      	adds	r3, #1
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b07      	ldr	r3, [pc, #28]	; (8001510 <gnss_read_new_data+0x44>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	dceb      	bgt.n	80014d8 <gnss_read_new_data+0xc>
	}

}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	20000448 	.word	0x20000448
 8001510:	20000848 	.word	0x20000848

08001514 <cs_deselect>:
//------------------------------STATIC FUNCTIONS--------------------------------//

/**
 * @brief deselect cs pin means set high
 */
static void cs_deselect(SPI_ChipSelectTypeDef cs){
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
	switch(cs){
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b03      	cmp	r3, #3
 8001522:	d822      	bhi.n	800156a <cs_deselect+0x56>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <cs_deselect+0x18>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800153d 	.word	0x0800153d
 8001530:	08001547 	.word	0x08001547
 8001534:	08001553 	.word	0x08001553
 8001538:	0800155f 	.word	0x0800155f
	case SPI_CS_Acc	 : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Acc);	break;
 800153c:	2180      	movs	r1, #128	; 0x80
 800153e:	480d      	ldr	r0, [pc, #52]	; (8001574 <cs_deselect+0x60>)
 8001540:	f7ff f9d8 	bl	80008f4 <GPIO_SetBits>
 8001544:	e011      	b.n	800156a <cs_deselect+0x56>
	case SPI_CS_Gyro : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Gyro);	break;
 8001546:	f44f 7180 	mov.w	r1, #256	; 0x100
 800154a:	480a      	ldr	r0, [pc, #40]	; (8001574 <cs_deselect+0x60>)
 800154c:	f7ff f9d2 	bl	80008f4 <GPIO_SetBits>
 8001550:	e00b      	b.n	800156a <cs_deselect+0x56>
	case SPI_CS_Mag	 : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Mag);	break;
 8001552:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001556:	4807      	ldr	r0, [pc, #28]	; (8001574 <cs_deselect+0x60>)
 8001558:	f7ff f9cc 	bl	80008f4 <GPIO_SetBits>
 800155c:	e005      	b.n	800156a <cs_deselect+0x56>
	case SPI_CS_Baro : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Baro);	break;
 800155e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001562:	4804      	ldr	r0, [pc, #16]	; (8001574 <cs_deselect+0x60>)
 8001564:	f7ff f9c6 	bl	80008f4 <GPIO_SetBits>
 8001568:	bf00      	nop
	default 		 :	;
	}
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000

08001578 <cs_select>:

/**
 * @brief select cs pin means set low
 */
static void cs_select(SPI_ChipSelectTypeDef cs){
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	switch(cs){
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b03      	cmp	r3, #3
 8001586:	d822      	bhi.n	80015ce <cs_select+0x56>
 8001588:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <cs_select+0x18>)
 800158a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158e:	bf00      	nop
 8001590:	080015a1 	.word	0x080015a1
 8001594:	080015ab 	.word	0x080015ab
 8001598:	080015b7 	.word	0x080015b7
 800159c:	080015c3 	.word	0x080015c3
	case SPI_CS_Acc : 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Acc);	break;
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <cs_select+0x60>)
 80015a4:	f7ff f9b5 	bl	8000912 <GPIO_ResetBits>
 80015a8:	e011      	b.n	80015ce <cs_select+0x56>
	case SPI_CS_Gyro: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Gyro);	break;
 80015aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ae:	480a      	ldr	r0, [pc, #40]	; (80015d8 <cs_select+0x60>)
 80015b0:	f7ff f9af 	bl	8000912 <GPIO_ResetBits>
 80015b4:	e00b      	b.n	80015ce <cs_select+0x56>
	case SPI_CS_Mag	: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Mag);	break;
 80015b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ba:	4807      	ldr	r0, [pc, #28]	; (80015d8 <cs_select+0x60>)
 80015bc:	f7ff f9a9 	bl	8000912 <GPIO_ResetBits>
 80015c0:	e005      	b.n	80015ce <cs_select+0x56>
	case SPI_CS_Baro: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Baro);	break;
 80015c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c6:	4804      	ldr	r0, [pc, #16]	; (80015d8 <cs_select+0x60>)
 80015c8:	f7ff f9a3 	bl	8000912 <GPIO_ResetBits>
 80015cc:	bf00      	nop
	default			:	;
	}
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000

080015dc <stm32_spi_rw>:

static uint8_t stm32_spi_rw(uint8_t data_out){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]

	/* Send byte through the SPI peripheral */
	SPI_I2S_SendData(SPI1, data_out);
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	4619      	mov	r1, r3
 80015ec:	4809      	ldr	r0, [pc, #36]	; (8001614 <stm32_spi_rw+0x38>)
 80015ee:	f7ff fb42 	bl	8000c76 <SPI_I2S_SendData>

	/* Wait to receive a byte */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) { ; }
 80015f2:	bf00      	nop
 80015f4:	2101      	movs	r1, #1
 80015f6:	4807      	ldr	r0, [pc, #28]	; (8001614 <stm32_spi_rw+0x38>)
 80015f8:	f7ff fb6c 	bl	8000cd4 <SPI_I2S_GetFlagStatus>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d0f8      	beq.n	80015f4 <stm32_spi_rw+0x18>

	/* Return the byte read from the SPI bus */
	return SPI_I2S_ReceiveData(SPI1);
 8001602:	4804      	ldr	r0, [pc, #16]	; (8001614 <stm32_spi_rw+0x38>)
 8001604:	f7ff fb2a 	bl	8000c5c <SPI_I2S_ReceiveData>
 8001608:	4603      	mov	r3, r0
 800160a:	b2db      	uxtb	r3, r3

}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40013000 	.word	0x40013000

08001618 <spi_tx>:
static void spi_tx(uint8_t data){
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	stm32_spi_rw(data);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff ffd9 	bl	80015dc <stm32_spi_rw>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <spi_rx>:

static uint8_t spi_rx(void){
 8001632:	b580      	push	{r7, lr}
 8001634:	af00      	add	r7, sp, #0
	return stm32_spi_rw(0xff);
 8001636:	20ff      	movs	r0, #255	; 0xff
 8001638:	f7ff ffd0 	bl	80015dc <stm32_spi_rw>
 800163c:	4603      	mov	r3, r0
}
 800163e:	4618      	mov	r0, r3
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <spi_initialise>:

/**
 * @brief intialise all clock and registers needed for spi. assign and initialise all gpio pins needed
 * @return void
 */
void spi_initialise(void){
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0

	//enable SPI clock: APB2 for SPI1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800164a:	2101      	movs	r1, #1
 800164c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001650:	f7ff fa80 	bl	8000b54 <RCC_APB2PeriphClockCmd>
	//enable GPIO clock for SCK, MOSI, MISO
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001654:	2101      	movs	r1, #1
 8001656:	2001      	movs	r0, #1
 8001658:	f7ff fa5c 	bl	8000b14 <RCC_AHB1PeriphClockCmd>
	//enable GPIO clock for CS pins
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800165c:	2101      	movs	r1, #1
 800165e:	2010      	movs	r0, #16
 8001660:	f7ff fa58 	bl	8000b14 <RCC_AHB1PeriphClockCmd>

	//SPI GPIO configurations:
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure SPI Chip Select pins */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001664:	2301      	movs	r3, #1
 8001666:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001668:	2300      	movs	r3, #0
 800166a:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800166c:	2301      	movs	r3, #1
 800166e:	76fb      	strb	r3, [r7, #27]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001670:	2303      	movs	r3, #3
 8001672:	767b      	strb	r3, [r7, #25]

	/* SPI Accelerometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Acc;
 8001674:	2380      	movs	r3, #128	; 0x80
 8001676:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	4619      	mov	r1, r3
 800167e:	4848      	ldr	r0, [pc, #288]	; (80017a0 <spi_initialise+0x15c>)
 8001680:	f7ff f8aa 	bl	80007d8 <GPIO_Init>

	/* SPI Gyroscope CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Gyro;
 8001684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001688:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4619      	mov	r1, r3
 8001690:	4843      	ldr	r0, [pc, #268]	; (80017a0 <spi_initialise+0x15c>)
 8001692:	f7ff f8a1 	bl	80007d8 <GPIO_Init>

	/* SPI Magnetometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Mag;
 8001696:	f44f 7300 	mov.w	r3, #512	; 0x200
 800169a:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4619      	mov	r1, r3
 80016a2:	483f      	ldr	r0, [pc, #252]	; (80017a0 <spi_initialise+0x15c>)
 80016a4:	f7ff f898 	bl	80007d8 <GPIO_Init>

	/* SPI Barometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Baro;
 80016a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016ac:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4619      	mov	r1, r3
 80016b4:	483a      	ldr	r0, [pc, #232]	; (80017a0 <spi_initialise+0x15c>)
 80016b6:	f7ff f88f 	bl	80007d8 <GPIO_Init>

	//deselect all cs pins
	cs_deselect(SPI_CS_Acc);
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff ff2a 	bl	8001514 <cs_deselect>
	cs_deselect(SPI_CS_Gyro);
 80016c0:	2001      	movs	r0, #1
 80016c2:	f7ff ff27 	bl	8001514 <cs_deselect>
	cs_deselect(SPI_CS_Mag);
 80016c6:	2002      	movs	r0, #2
 80016c8:	f7ff ff24 	bl	8001514 <cs_deselect>
	cs_deselect(SPI_CS_Baro);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f7ff ff21 	bl	8001514 <cs_deselect>

	/* Configure SPI pins: SCK and MOSI with default alternate function push-pull output*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80016d2:	2302      	movs	r3, #2
 80016d4:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80016d6:	2300      	movs	r3, #0
 80016d8:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80016da:	2302      	movs	r3, #2
 80016dc:	767b      	strb	r3, [r7, #25]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80016de:	2302      	movs	r3, #2
 80016e0:	76fb      	strb	r3, [r7, #27]

	/* SPI SCK pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_SCK;
 80016e2:	2320      	movs	r3, #32
 80016e4:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	482d      	ldr	r0, [pc, #180]	; (80017a4 <spi_initialise+0x160>)
 80016ee:	f7ff f873 	bl	80007d8 <GPIO_Init>

	/* SPI MOSI pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_MOSI;
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4829      	ldr	r0, [pc, #164]	; (80017a4 <spi_initialise+0x160>)
 80016fe:	f7ff f86b 	bl	80007d8 <GPIO_Init>

	/* Configure MISO as Input with internal pull-up */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001702:	2302      	movs	r3, #2
 8001704:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_Mode_IN;
 8001706:	2300      	movs	r3, #0
 8001708:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800170a:	2301      	movs	r3, #1
 800170c:	76fb      	strb	r3, [r7, #27]

	/* SPI MISO pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_MISO;
 800170e:	2340      	movs	r3, #64	; 0x40
 8001710:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4822      	ldr	r0, [pc, #136]	; (80017a4 <spi_initialise+0x160>)
 800171a:	f7ff f85d 	bl	80007d8 <GPIO_Init>

	/* Connect SPI pins to AF5 */
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_SCK, GPIO_AF_SPI1);	// SCK
 800171e:	2205      	movs	r2, #5
 8001720:	2105      	movs	r1, #5
 8001722:	4820      	ldr	r0, [pc, #128]	; (80017a4 <spi_initialise+0x160>)
 8001724:	f7ff f904 	bl	8000930 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_MOSI, GPIO_AF_SPI1);	// MOSI
 8001728:	2205      	movs	r2, #5
 800172a:	2107      	movs	r1, #7
 800172c:	481d      	ldr	r0, [pc, #116]	; (80017a4 <spi_initialise+0x160>)
 800172e:	f7ff f8ff 	bl	8000930 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_MISO, GPIO_AF_SPI1);	// MISO
 8001732:	2205      	movs	r2, #5
 8001734:	2106      	movs	r1, #6
 8001736:	481b      	ldr	r0, [pc, #108]	; (80017a4 <spi_initialise+0x160>)
 8001738:	f7ff f8fa 	bl	8000930 <GPIO_PinAFConfig>

	/* SPI configuration */
	SPI_InitTypeDef SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800173c:	2300      	movs	r3, #0
 800173e:	803b      	strh	r3, [r7, #0]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001740:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001744:	807b      	strh	r3, [r7, #2]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001746:	2300      	movs	r3, #0
 8001748:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800174a:	2302      	movs	r3, #2
 800174c:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 800174e:	2301      	movs	r3, #1
 8001750:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001752:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001756:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_SPI; // 72000kHz/16 = 4500kHz < 10000kHz
 8001758:	2318      	movs	r3, #24
 800175a:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800175c:	2300      	movs	r3, #0
 800175e:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001760:	2307      	movs	r3, #7
 8001762:	823b      	strh	r3, [r7, #16]

	SPI_Init(SPI1, &SPI_InitStructure);
 8001764:	463b      	mov	r3, r7
 8001766:	4619      	mov	r1, r3
 8001768:	480f      	ldr	r0, [pc, #60]	; (80017a8 <spi_initialise+0x164>)
 800176a:	f7ff fa13 	bl	8000b94 <SPI_Init>
	SPI_CalculateCRC(SPI1, DISABLE);
 800176e:	2100      	movs	r1, #0
 8001770:	480d      	ldr	r0, [pc, #52]	; (80017a8 <spi_initialise+0x164>)
 8001772:	f7ff fa8f 	bl	8000c94 <SPI_CalculateCRC>
	SPI_Cmd(SPI1, ENABLE);
 8001776:	2101      	movs	r1, #1
 8001778:	480b      	ldr	r0, [pc, #44]	; (80017a8 <spi_initialise+0x164>)
 800177a:	f7ff fa4f 	bl	8000c1c <SPI_Cmd>

	/* drain SPI */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) { ; } //wait for TX buffer to empty
 800177e:	bf00      	nop
 8001780:	2102      	movs	r1, #2
 8001782:	4809      	ldr	r0, [pc, #36]	; (80017a8 <spi_initialise+0x164>)
 8001784:	f7ff faa6 	bl	8000cd4 <SPI_I2S_GetFlagStatus>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f8      	beq.n	8001780 <spi_initialise+0x13c>
	uint8_t dummyread = SPI_I2S_ReceiveData(SPI1);
 800178e:	4806      	ldr	r0, [pc, #24]	; (80017a8 <spi_initialise+0x164>)
 8001790:	f7ff fa64 	bl	8000c5c <SPI_I2S_ReceiveData>
 8001794:	4603      	mov	r3, r0
 8001796:	77fb      	strb	r3, [r7, #31]
	if (dummyread) { ; }
}
 8001798:	bf00      	nop
 800179a:	3720      	adds	r7, #32
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40020000 	.word	0x40020000
 80017a8:	40013000 	.word	0x40013000

080017ac <spi_read_single>:
/**
 * @brief	read single byte of data from spi
 * @param 	cs: chip select
 * @param	addr: start address to read from
 */
uint8_t spi_read_single(SPI_ChipSelectTypeDef cs, uint8_t addr){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	460a      	mov	r2, r1
 80017b6:	71fb      	strb	r3, [r7, #7]
 80017b8:	4613      	mov	r3, r2
 80017ba:	71bb      	strb	r3, [r7, #6]
	cs_select(cs);
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff feda 	bl	8001578 <cs_select>

	uint8_t token = 0x80 | addr;	//read control byte = address but with MSB=1
 80017c4:	79bb      	ldrb	r3, [r7, #6]
 80017c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017ca:	73fb      	strb	r3, [r7, #15]
	spi_tx(token);			//send control byte
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff22 	bl	8001618 <spi_tx>

	token = spi_rx(); 		// recieve data
 80017d4:	f7ff ff2d 	bl	8001632 <spi_rx>
 80017d8:	4603      	mov	r3, r0
 80017da:	73fb      	strb	r3, [r7, #15]

	cs_deselect(cs);
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fe98 	bl	8001514 <cs_deselect>
	return token;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <spi_write_single>:
 * @brief	send single byte of data to spi
 * @param 	cs: chip select
 * @param	addr: start address to read from
 * @param	data_out: //data to be written
 */
Sensor_StatusTypeDef spi_write_single(SPI_ChipSelectTypeDef cs, uint8_t data_out, uint8_t addr){
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b084      	sub	sp, #16
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	71fb      	strb	r3, [r7, #7]
 80017f8:	460b      	mov	r3, r1
 80017fa:	71bb      	strb	r3, [r7, #6]
 80017fc:	4613      	mov	r3, r2
 80017fe:	717b      	strb	r3, [r7, #5]
	cs_select(cs);
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff feb8 	bl	8001578 <cs_select>

	uint8_t token = 0x7F & addr;	//write control byte = address but with MSB=0
 8001808:	797b      	ldrb	r3, [r7, #5]
 800180a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800180e:	73fb      	strb	r3, [r7, #15]

	spi_tx(token);
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff00 	bl	8001618 <spi_tx>
	spi_tx(data_out);
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fefc 	bl	8001618 <spi_tx>

	cs_deselect(cs);
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fe76 	bl	8001514 <cs_deselect>

	token = spi_read_single(cs, addr);
 8001828:	797a      	ldrb	r2, [r7, #5]
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4611      	mov	r1, r2
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ffbc 	bl	80017ac <spi_read_single>
 8001834:	4603      	mov	r3, r0
 8001836:	73fb      	strb	r3, [r7, #15]

	if(token!=data_out){
 8001838:	7bfa      	ldrb	r2, [r7, #15]
 800183a:	79bb      	ldrb	r3, [r7, #6]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <spi_write_single+0x56>
		return SENS_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <spi_write_single+0x58>
	}

	return SENS_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
	...

08001850 <reset_gnss_rx_buffer>:

/*JETSON UART*/


//------------------------STATIC FUNCTIONS-------------------//
static void reset_gnss_rx_buffer(){
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
	for(int i=0; i<GNSS_BUFFER_SIZE; i++){
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	e007      	b.n	800186c <reset_gnss_rx_buffer+0x1c>
		GNSS_RX_BUFFER[i] = 0;
 800185c:	4a08      	ldr	r2, [pc, #32]	; (8001880 <reset_gnss_rx_buffer+0x30>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<GNSS_BUFFER_SIZE; i++){
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3301      	adds	r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001872:	dbf3      	blt.n	800185c <reset_gnss_rx_buffer+0xc>
	}
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	20000448 	.word	0x20000448

08001884 <initialise_dma_gnss>:

static void initialise_dma_jetson(void){
	//todo: for transmitting data packet from memory to uart_jetson
}

static void initialise_dma_gnss(void){
 8001884:	b580      	push	{r7, lr}
 8001886:	b090      	sub	sp, #64	; 0x40
 8001888:	af00      	add	r7, sp, #0
	//DMA CONFIG
	DMA_InitTypeDef DMA_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	USART_DMACmd(USART_GNSS, USART_DMAReq_Rx, ENABLE);	//enable dma interface for this uart
 800188a:	2201      	movs	r2, #1
 800188c:	2140      	movs	r1, #64	; 0x40
 800188e:	4831      	ldr	r0, [pc, #196]	; (8001954 <initialise_dma_gnss+0xd0>)
 8001890:	f7ff fb26 	bl	8000ee0 <USART_DMACmd>
	RCC_AHB1PeriphClockCmd(RCC_AHBPeriph_GNSS_DMA,ENABLE);
 8001894:	2101      	movs	r1, #1
 8001896:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800189a:	f7ff f93b 	bl	8000b14 <RCC_AHB1PeriphClockCmd>

	// De-initialize DMA RX & TX Stream
	DMA_DeInit(DMA_Stream_USART_GNSS_RX);
 800189e:	482e      	ldr	r0, [pc, #184]	; (8001958 <initialise_dma_gnss+0xd4>)
 80018a0:	f7fe fcf4 	bl	800028c <DMA_DeInit>
	while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_RX ) != DISABLE) { ; }
 80018a4:	bf00      	nop
 80018a6:	482c      	ldr	r0, [pc, #176]	; (8001958 <initialise_dma_gnss+0xd4>)
 80018a8:	f7fe fe54 	bl	8000554 <DMA_GetCmdStatus>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f9      	bne.n	80018a6 <initialise_dma_gnss+0x22>
	DMA_DeInit(DMA_Stream_USART_GNSS_TX);
 80018b2:	482a      	ldr	r0, [pc, #168]	; (800195c <initialise_dma_gnss+0xd8>)
 80018b4:	f7fe fcea 	bl	800028c <DMA_DeInit>
	while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_TX ) != DISABLE) { ; }
 80018b8:	bf00      	nop
 80018ba:	4828      	ldr	r0, [pc, #160]	; (800195c <initialise_dma_gnss+0xd8>)
 80018bc:	f7fe fe4a 	bl	8000554 <DMA_GetCmdStatus>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f9      	bne.n	80018ba <initialise_dma_gnss+0x36>

	//---------------------------------Perpiheral to Memory Mode---------------------//
	//shared DMA configuration values:
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)(&(USART_GNSS->DR));	//data source
 80018c6:	4b26      	ldr	r3, [pc, #152]	; (8001960 <initialise_dma_gnss+0xdc>)
 80018c8:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80018ca:	2300      	movs	r3, #0
 80018cc:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80018d2:	2300      	movs	r3, #0
 80018d4:	63fb      	str	r3, [r7, #60]	; 0x3c

	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)GNSS_RX_BUFFER;	//data destination
 80018d6:	4b23      	ldr	r3, [pc, #140]	; (8001964 <initialise_dma_gnss+0xe0>)
 80018d8:	60fb      	str	r3, [r7, #12]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80018de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018e2:	61fb      	str	r3, [r7, #28]
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80018e4:	2300      	movs	r3, #0
 80018e6:	63bb      	str	r3, [r7, #56]	; 0x38

	DMA_InitStructure.DMA_Channel = DMA_Channel_USART_GNSS_RX;
 80018e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80018ec:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80018f2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_BufferSize = GNSS_BUFFER_SIZE;
 80018f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018fc:	617b      	str	r3, [r7, #20]

	#ifdef GNSS_NMEA
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80018fe:	2300      	movs	r3, #0
 8001900:	62bb      	str	r3, [r7, #40]	; 0x28
	#else
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	#endif

	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001902:	2300      	movs	r3, #0
 8001904:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8001906:	2303      	movs	r3, #3
 8001908:	637b      	str	r3, [r7, #52]	; 0x34

	DMA_Init(DMA_Stream_USART_GNSS_RX, &DMA_InitStructure);
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	4619      	mov	r1, r3
 800190e:	4812      	ldr	r0, [pc, #72]	; (8001958 <initialise_dma_gnss+0xd4>)
 8001910:	f7fe fd90 	bl	8000434 <DMA_Init>


	// enable the TE interrupt in the NVIC
	NVIC_InitStructure.NVIC_IRQChannel = DMA_GNSS_RX_IRQn;
 8001914:	233a      	movs	r3, #58	; 0x3a
 8001916:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = USART_RX_DMA_TE_Priority;
 8001918:	230d      	movs	r3, #13
 800191a:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = USART_RX_DMA_TE_Sub_Priority;
 800191c:	2300      	movs	r3, #0
 800191e:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001920:	2301      	movs	r3, #1
 8001922:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8001924:	463b      	mov	r3, r7
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fc4e 	bl	80001c8 <NVIC_Init>
	DMA_ITConfig(DMA_Stream_USART_GNSS_RX, DMA_IT_TE, ENABLE);
 800192c:	2201      	movs	r2, #1
 800192e:	2104      	movs	r1, #4
 8001930:	4809      	ldr	r0, [pc, #36]	; (8001958 <initialise_dma_gnss+0xd4>)
 8001932:	f7fe fe91 	bl	8000658 <DMA_ITConfig>
	//DMA_ITConfig(DMA_Stream_USART_MEM, DMA_USART_MEM_IT, ENABLE);
	*/

	//------------------ START DMA -----------------------------//

	DMA_Cmd(DMA_Stream_USART_GNSS_RX, ENABLE);
 8001936:	2101      	movs	r1, #1
 8001938:	4807      	ldr	r0, [pc, #28]	; (8001958 <initialise_dma_gnss+0xd4>)
 800193a:	f7fe fdd3 	bl	80004e4 <DMA_Cmd>
	while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_RX ) != ENABLE) { ; }
 800193e:	bf00      	nop
 8001940:	4805      	ldr	r0, [pc, #20]	; (8001958 <initialise_dma_gnss+0xd4>)
 8001942:	f7fe fe07 	bl	8000554 <DMA_GetCmdStatus>
 8001946:	4603      	mov	r3, r0
 8001948:	2b01      	cmp	r3, #1
 800194a:	d1f9      	bne.n	8001940 <initialise_dma_gnss+0xbc>
}
 800194c:	bf00      	nop
 800194e:	3740      	adds	r7, #64	; 0x40
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40011000 	.word	0x40011000
 8001958:	40026440 	.word	0x40026440
 800195c:	400264b8 	.word	0x400264b8
 8001960:	40011004 	.word	0x40011004
 8001964:	20000448 	.word	0x20000448

08001968 <uart_initialise>:

//-----------------------PUBLIC FUNCTIONS------------------//

void uart_initialise(){
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
	reset_gnss_rx_buffer();
 800196e:	f7ff ff6f 	bl	8001850 <reset_gnss_rx_buffer>
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable USART clock */
	RCC_APB2PeriphClockCmd(RCC_APBPeriph_USART_GNSS, ENABLE);
 8001972:	2101      	movs	r1, #1
 8001974:	2010      	movs	r0, #16
 8001976:	f7ff f8ed 	bl	8000b54 <RCC_APB2PeriphClockCmd>
	/* Enable GPIO clock for USART pins */
	RCC_AHB1PeriphClockCmd(RCC_AHBPeriph_USART_GNSS, ENABLE);
 800197a:	2101      	movs	r1, #1
 800197c:	2002      	movs	r0, #2
 800197e:	f7ff f8c9 	bl	8000b14 <RCC_AHB1PeriphClockCmd>

	/*----------USART 1 GPIO Configuration -------------------------------*/

	/* Configure USART pins: TX & RX */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001982:	2302      	movs	r3, #2
 8001984:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001986:	2300      	movs	r3, #0
 8001988:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800198a:	2301      	movs	r3, #1
 800198c:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800198e:	2303      	movs	r3, #3
 8001990:	777b      	strb	r3, [r7, #29]

	// USART TX pin configuration
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_USART_GNSS_TX;	//pin 6
 8001992:	2340      	movs	r3, #64	; 0x40
 8001994:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIO_USART_GNSS, &GPIO_InitStructure);
 8001996:	f107 0318 	add.w	r3, r7, #24
 800199a:	4619      	mov	r1, r3
 800199c:	4821      	ldr	r0, [pc, #132]	; (8001a24 <uart_initialise+0xbc>)
 800199e:	f7fe ff1b 	bl	80007d8 <GPIO_Init>

	// USART RX pin configuration
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_USART_GNSS_RX; 	//pin7
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIO_USART_GNSS, &GPIO_InitStructure);
 80019a6:	f107 0318 	add.w	r3, r7, #24
 80019aa:	4619      	mov	r1, r3
 80019ac:	481d      	ldr	r0, [pc, #116]	; (8001a24 <uart_initialise+0xbc>)
 80019ae:	f7fe ff13 	bl	80007d8 <GPIO_Init>

	// Connect USART pins to AF
	GPIO_PinAFConfig(GPIO_USART_GNSS, GPIO_Pin_USART_GNSS_TX_Src, GPIO_AF_USART_GNSS); //
 80019b2:	2207      	movs	r2, #7
 80019b4:	2106      	movs	r1, #6
 80019b6:	481b      	ldr	r0, [pc, #108]	; (8001a24 <uart_initialise+0xbc>)
 80019b8:	f7fe ffba 	bl	8000930 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_USART_GNSS, GPIO_Pin_USART_GNSS_RX_Src, GPIO_AF_USART_GNSS);
 80019bc:	2207      	movs	r2, #7
 80019be:	2107      	movs	r1, #7
 80019c0:	4818      	ldr	r0, [pc, #96]	; (8001a24 <uart_initialise+0xbc>)
 80019c2:	f7fe ffb5 	bl	8000930 <GPIO_PinAFConfig>

	/* -------------USART 1 configuration-------------------- */
	USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 80019c6:	230c      	movs	r3, #12
 80019c8:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80019ca:	2300      	movs	r3, #0
 80019cc:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80019d2:	2300      	movs	r3, #0
 80019d4:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_BaudRate = USART_BaudRate_USART_GNSS;
 80019d6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80019da:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80019dc:	2300      	movs	r3, #0
 80019de:	82bb      	strh	r3, [r7, #20]
	USART_Init(USART_GNSS, &USART_InitStructure);
 80019e0:	f107 0308 	add.w	r3, r7, #8
 80019e4:	4619      	mov	r1, r3
 80019e6:	4810      	ldr	r0, [pc, #64]	; (8001a28 <uart_initialise+0xc0>)
 80019e8:	f7ff f990 	bl	8000d0c <USART_Init>
	USART_ITConfig(USART_GNSS, USART_IT_RXNE, ENABLE);
	*/

#ifdef GNSS_NMEA
	//------------- USART 1 IDLE interrupt configuration ----------------//
	NVIC_InitStructure.NVIC_IRQChannel = USART_GNSS_IRQn;
 80019ec:	2325      	movs	r3, #37	; 0x25
 80019ee:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = USART_IDLE_Priority; //USART_IDLE_Priority;
 80019f0:	2301      	movs	r3, #1
 80019f2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = USART_IDLE_Sub_Priority; //USART_IDLE_Sub_Priority;
 80019f4:	2300      	movs	r3, #0
 80019f6:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80019f8:	2301      	movs	r3, #1
 80019fa:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fbe2 	bl	80001c8 <NVIC_Init>
	USART_ITConfig(USART_GNSS, USART_IT_IDLE, ENABLE);
 8001a04:	2201      	movs	r2, #1
 8001a06:	f240 4124 	movw	r1, #1060	; 0x424
 8001a0a:	4807      	ldr	r0, [pc, #28]	; (8001a28 <uart_initialise+0xc0>)
 8001a0c:	f7ff fa8c 	bl	8000f28 <USART_ITConfig>

#endif

	//Enable UART 1
	USART_Cmd(USART_GNSS, ENABLE);
 8001a10:	2101      	movs	r1, #1
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <uart_initialise+0xc0>)
 8001a14:	f7ff fa34 	bl	8000e80 <USART_Cmd>

	//@todo: clear buffer till end of data stream @ <CR><LF>, then enable dma to start at new $

	initialise_dma_gnss();
 8001a18:	f7ff ff34 	bl	8001884 <initialise_dma_gnss>



}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40020400 	.word	0x40020400
 8001a28:	40011000 	.word	0x40011000

08001a2c <DMA2_Stream2_IRQHandler>:


//---------------------------------------INTERRUPT HANDLERS-----------------------------------///

//DMA UART TO MEM INTERRUPTS
void DMA_GNSS_RX_IRQHandler(void){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
		/* Clear DMA Stream Transfer Complete interrupt pending bit */
		DMA_ClearITPendingBit(DMA_Stream_USART_GNSS_RX, DMA_IT_TC_GNSS_RX);
	}
#endif
	/*transfer error*/
	if(DMA_GetITStatus(DMA_Stream_USART_GNSS_RX, DMA_IT_TE)){
 8001a30:	2104      	movs	r1, #4
 8001a32:	4802      	ldr	r0, [pc, #8]	; (8001a3c <DMA2_Stream2_IRQHandler+0x10>)
 8001a34:	f7fe fe4a 	bl	80006cc <DMA_GetITStatus>
		;
	}


}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40026440 	.word	0x40026440

08001a40 <DMA2_Stream0_IRQHandler>:


//DMA MEM OT MEM INTERRUPTS
void DMA_USART_MEM_IRQHandler (void){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	/* Test on DMA Stream Transfer Complete interrupt */
	if (DMA_GetFlagStatus(DMA_Stream_USART_MEM, DMA_FLAG_USART_MEM_TC) != RESET){
 8001a44:	490b      	ldr	r1, [pc, #44]	; (8001a74 <DMA2_Stream0_IRQHandler+0x34>)
 8001a46:	480c      	ldr	r0, [pc, #48]	; (8001a78 <DMA2_Stream0_IRQHandler+0x38>)
 8001a48:	f7fe fd9c 	bl	8000584 <DMA_GetFlagStatus>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d00e      	beq.n	8001a70 <DMA2_Stream0_IRQHandler+0x30>
		/* Clear DMA Stream Transfer Complete interrupt pending bit */
		DMA_ClearITPendingBit(DMA_Stream_USART_MEM, DMA_Stream_USART_MEM_IT);
 8001a52:	490a      	ldr	r1, [pc, #40]	; (8001a7c <DMA2_Stream0_IRQHandler+0x3c>)
 8001a54:	4808      	ldr	r0, [pc, #32]	; (8001a78 <DMA2_Stream0_IRQHandler+0x38>)
 8001a56:	f7fe fe91 	bl	800077c <DMA_ClearITPendingBit>

		/* Enable DMA transfer from uart rx*/
		DMA_Cmd(DMA_Stream_USART_GNSS_RX, ENABLE);
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4808      	ldr	r0, [pc, #32]	; (8001a80 <DMA2_Stream0_IRQHandler+0x40>)
 8001a5e:	f7fe fd41 	bl	80004e4 <DMA_Cmd>
		while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_RX ) != ENABLE) { ; }
 8001a62:	bf00      	nop
 8001a64:	4806      	ldr	r0, [pc, #24]	; (8001a80 <DMA2_Stream0_IRQHandler+0x40>)
 8001a66:	f7fe fd75 	bl	8000554 <DMA_GetCmdStatus>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d1f9      	bne.n	8001a64 <DMA2_Stream0_IRQHandler+0x24>
	}
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	10000020 	.word	0x10000020
 8001a78:	40026410 	.word	0x40026410
 8001a7c:	10008020 	.word	0x10008020
 8001a80:	40026440 	.word	0x40026440

08001a84 <USART1_IRQHandler>:


//UART INTERRUPTS
#ifdef GNSS_NMEA
void USART_GNSS_IRQHandler(){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
		index++;
		//USART_ClearITPendingBit(USART_GNSS, USART_IT_RXNE);
		//USART_ClearFlag(USART_GNSS, USART_FLAG_RXNE);
		return;
	}*/
	if(USART_GetITStatus(USART_GNSS, USART_IT_IDLE)){
 8001a8a:	f240 4124 	movw	r1, #1060	; 0x424
 8001a8e:	481e      	ldr	r0, [pc, #120]	; (8001b08 <USART1_IRQHandler+0x84>)
 8001a90:	f7ff faa3 	bl	8000fda <USART_GetITStatus>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d031      	beq.n	8001afe <USART1_IRQHandler+0x7a>
	//if(USART_GetFlagStatus(USART_GNSS, USART_FLAG_IDLE)){

		// Disable DMA RX Stream
		DMA_Cmd(DMA_Stream_USART_GNSS_RX, DISABLE);
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	481b      	ldr	r0, [pc, #108]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001a9e:	f7fe fd21 	bl	80004e4 <DMA_Cmd>
		while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_RX ) != DISABLE) { ; }
 8001aa2:	bf00      	nop
 8001aa4:	4819      	ldr	r0, [pc, #100]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001aa6:	f7fe fd55 	bl	8000554 <DMA_GetCmdStatus>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f9      	bne.n	8001aa4 <USART1_IRQHandler+0x20>

		//clear DMA Flag
		DMA_ClearFlag(DMA_Stream_USART_GNSS_RX,DMA_FLAG_GNSS_RX_TC);
 8001ab0:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8001ab4:	4815      	ldr	r0, [pc, #84]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001ab6:	f7fe fda1 	bl	80005fc <DMA_ClearFlag>
		USART_ClearFlag(USART_GNSS, USART_FLAG_RXNE);
 8001aba:	2120      	movs	r1, #32
 8001abc:	4812      	ldr	r0, [pc, #72]	; (8001b08 <USART1_IRQHandler+0x84>)
 8001abe:	f7ff fa7b 	bl	8000fb8 <USART_ClearFlag>

		//find the lenght of data
		volatile uint32_t temp = DMA_GetCurrDataCounter(DMA_Stream_USART_GNSS_RX);
 8001ac2:	4812      	ldr	r0, [pc, #72]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001ac4:	f7fe fd39 	bl	800053a <DMA_GetCurrDataCounter>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	607b      	str	r3, [r7, #4]
		GNSS_DATA_LENGTH = GNSS_BUFFER_SIZE - temp;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	425b      	negs	r3, r3
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <USART1_IRQHandler+0x8c>)
 8001ad6:	701a      	strb	r2, [r3, #0]

		//reset the data counter
		DMA_SetCurrDataCounter(DMA_Stream_USART_GNSS_RX, GNSS_BUFFER_SIZE);
 8001ad8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001adc:	480b      	ldr	r0, [pc, #44]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001ade:	f7fe fd1d 	bl	800051c <DMA_SetCurrDataCounter>
		//gnss_read_new_data();
//		reset_gnss_rx_buffer();


		/* Enable DMA transfer */
		DMA_Cmd(DMA_Stream_USART_GNSS_RX, ENABLE);
 8001ae2:	2101      	movs	r1, #1
 8001ae4:	4809      	ldr	r0, [pc, #36]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001ae6:	f7fe fcfd 	bl	80004e4 <DMA_Cmd>
		while (DMA_GetCmdStatus(DMA_Stream_USART_GNSS_RX) != ENABLE) { ; }
 8001aea:	bf00      	nop
 8001aec:	4807      	ldr	r0, [pc, #28]	; (8001b0c <USART1_IRQHandler+0x88>)
 8001aee:	f7fe fd31 	bl	8000554 <DMA_GetCmdStatus>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d1f9      	bne.n	8001aec <USART1_IRQHandler+0x68>

		//clear usart IDLE interrupt
		USART_ReceiveData(USART_GNSS);
 8001af8:	4803      	ldr	r0, [pc, #12]	; (8001b08 <USART1_IRQHandler+0x84>)
 8001afa:	f7ff f9e1 	bl	8000ec0 <USART_ReceiveData>
	}

}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40011000 	.word	0x40011000
 8001b0c:	40026440 	.word	0x40026440
 8001b10:	20000848 	.word	0x20000848

08001b14 <__libc_init_array>:
 8001b14:	b570      	push	{r4, r5, r6, lr}
 8001b16:	4e0d      	ldr	r6, [pc, #52]	; (8001b4c <__libc_init_array+0x38>)
 8001b18:	4c0d      	ldr	r4, [pc, #52]	; (8001b50 <__libc_init_array+0x3c>)
 8001b1a:	1ba4      	subs	r4, r4, r6
 8001b1c:	10a4      	asrs	r4, r4, #2
 8001b1e:	2500      	movs	r5, #0
 8001b20:	42a5      	cmp	r5, r4
 8001b22:	d109      	bne.n	8001b38 <__libc_init_array+0x24>
 8001b24:	4e0b      	ldr	r6, [pc, #44]	; (8001b54 <__libc_init_array+0x40>)
 8001b26:	4c0c      	ldr	r4, [pc, #48]	; (8001b58 <__libc_init_array+0x44>)
 8001b28:	f000 f818 	bl	8001b5c <_init>
 8001b2c:	1ba4      	subs	r4, r4, r6
 8001b2e:	10a4      	asrs	r4, r4, #2
 8001b30:	2500      	movs	r5, #0
 8001b32:	42a5      	cmp	r5, r4
 8001b34:	d105      	bne.n	8001b42 <__libc_init_array+0x2e>
 8001b36:	bd70      	pop	{r4, r5, r6, pc}
 8001b38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b3c:	4798      	blx	r3
 8001b3e:	3501      	adds	r5, #1
 8001b40:	e7ee      	b.n	8001b20 <__libc_init_array+0xc>
 8001b42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b46:	4798      	blx	r3
 8001b48:	3501      	adds	r5, #1
 8001b4a:	e7f2      	b.n	8001b32 <__libc_init_array+0x1e>
 8001b4c:	08001b74 	.word	0x08001b74
 8001b50:	08001b74 	.word	0x08001b74
 8001b54:	08001b74 	.word	0x08001b74
 8001b58:	08001b78 	.word	0x08001b78

08001b5c <_init>:
 8001b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b5e:	bf00      	nop
 8001b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b62:	bc08      	pop	{r3}
 8001b64:	469e      	mov	lr, r3
 8001b66:	4770      	bx	lr

08001b68 <_fini>:
 8001b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b6a:	bf00      	nop
 8001b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b6e:	bc08      	pop	{r3}
 8001b70:	469e      	mov	lr, r3
 8001b72:	4770      	bx	lr
