#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x248d050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2495ea0 .scope module, "tb" "tb" 3 135;
 .timescale -12 -12;
L_0x24acc40 .functor NOT 1, L_0x24e2920, C4<0>, C4<0>, C4<0>;
L_0x24ad090 .functor XOR 3, L_0x24e2430, L_0x24e24d0, C4<000>, C4<000>;
L_0x24ad450 .functor XOR 3, L_0x24ad090, L_0x24e2730, C4<000>, C4<000>;
v0x24e1180_0 .net *"_ivl_10", 2 0, L_0x24e2730;  1 drivers
v0x24e1280_0 .net *"_ivl_12", 2 0, L_0x24ad450;  1 drivers
v0x24e1360_0 .net *"_ivl_2", 2 0, L_0x24e2270;  1 drivers
v0x24e1420_0 .net *"_ivl_4", 2 0, L_0x24e2430;  1 drivers
v0x24e1500_0 .net *"_ivl_6", 2 0, L_0x24e24d0;  1 drivers
v0x24e1630_0 .net *"_ivl_8", 2 0, L_0x24ad090;  1 drivers
v0x24e1710_0 .net "ack", 0 0, v0x24dfd50_0;  1 drivers
v0x24e17b0_0 .var "clk", 0 0;
v0x24e1850_0 .net "counting_dut", 0 0, v0x24e07e0_0;  1 drivers
v0x24e1980_0 .net "counting_ref", 0 0, v0x24ac640_0;  1 drivers
v0x24e1a20_0 .net "data", 0 0, v0x24dfeb0_0;  1 drivers
v0x24e1ac0_0 .net "done_counting", 0 0, v0x24dff50_0;  1 drivers
v0x24e1b60_0 .net "done_dut", 0 0, v0x24e0970_0;  1 drivers
v0x24e1c00_0 .net "done_ref", 0 0, v0x24acd90_0;  1 drivers
v0x24e1ca0_0 .net "reset", 0 0, v0x24e00e0_0;  1 drivers
v0x24e1d40_0 .net "shift_ena_dut", 0 0, v0x24e0c40_0;  1 drivers
v0x24e1de0_0 .net "shift_ena_ref", 0 0, v0x24df8e0_0;  1 drivers
v0x24e1f90_0 .var/2u "stats1", 287 0;
v0x24e2030_0 .var/2u "strobe", 0 0;
v0x24e20d0_0 .net "tb_match", 0 0, L_0x24e2920;  1 drivers
v0x24e21a0_0 .net "tb_mismatch", 0 0, L_0x24acc40;  1 drivers
L_0x24e2270 .concat [ 1 1 1 0], v0x24acd90_0, v0x24ac640_0, v0x24df8e0_0;
L_0x24e2430 .concat [ 1 1 1 0], v0x24acd90_0, v0x24ac640_0, v0x24df8e0_0;
L_0x24e24d0 .concat [ 1 1 1 0], v0x24e0970_0, v0x24e07e0_0, v0x24e0c40_0;
L_0x24e2730 .concat [ 1 1 1 0], v0x24acd90_0, v0x24ac640_0, v0x24df8e0_0;
L_0x24e2920 .cmp/eeq 3, L_0x24e2270, L_0x24ad450;
S_0x2496030 .scope module, "good1" "reference_module" 3 188, 3 4 0, S_0x2495ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "shift_ena";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /INPUT 1 "done_counting";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "ack";
enum0x246aab0 .enum4 (4)
   "S" 4'b0000,
   "S1" 4'b0001,
   "S11" 4'b0010,
   "S110" 4'b0011,
   "B0" 4'b0100,
   "B1" 4'b0101,
   "B2" 4'b0110,
   "B3" 4'b0111,
   "Count" 4'b1000,
   "Wait" 4'b1001
 ;
v0x24abeb0_0 .net "ack", 0 0, v0x24dfd50_0;  alias, 1 drivers
v0x24ac300_0 .net "clk", 0 0, v0x24e17b0_0;  1 drivers
v0x24ac640_0 .var "counting", 0 0;
v0x24ac980_0 .net "data", 0 0, v0x24dfeb0_0;  alias, 1 drivers
v0x24acd90_0 .var "done", 0 0;
v0x24ad1e0_0 .net "done_counting", 0 0, v0x24dff50_0;  alias, 1 drivers
v0x24ad560_0 .var "next", 3 0;
v0x24df820_0 .net "reset", 0 0, v0x24e00e0_0;  alias, 1 drivers
v0x24df8e0_0 .var "shift_ena", 0 0;
v0x24df9a0_0 .var "state", 3 0;
E_0x2486840 .event anyedge, v0x24df9a0_0;
E_0x2486800 .event posedge, v0x24ac300_0;
E_0x24867a0 .event anyedge, v0x24df9a0_0, v0x24ac980_0, v0x24ad1e0_0, v0x24abeb0_0;
S_0x24dfb80 .scope module, "stim1" "stimulus_gen" 3 181, 3 60 0, S_0x2495ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 1 "done_counting";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /INPUT 1 "tb_match";
v0x24dfd50_0 .var "ack", 0 0;
v0x24dfe10_0 .net "clk", 0 0, v0x24e17b0_0;  alias, 1 drivers
v0x24dfeb0_0 .var "data", 0 0;
v0x24dff50_0 .var "done_counting", 0 0;
v0x24dfff0_0 .var/2u "failed", 0 0;
v0x24e00e0_0 .var "reset", 0 0;
v0x24e0180_0 .net "tb_match", 0 0, L_0x24e2920;  alias, 1 drivers
E_0x24c3110/0 .event negedge, v0x24ac300_0;
E_0x24c3110/1 .event posedge, v0x24ac300_0;
E_0x24c3110 .event/or E_0x24c3110/0, E_0x24c3110/1;
S_0x24e0260 .scope module, "top_module1" "top_module" 3 198, 4 1 0, S_0x2495ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "shift_ena";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /INPUT 1 "done_counting";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "ack";
v0x24e05c0_0 .net "ack", 0 0, v0x24dfd50_0;  alias, 1 drivers
v0x24e06d0_0 .net "clk", 0 0, v0x24e17b0_0;  alias, 1 drivers
v0x24e07e0_0 .var "counting", 0 0;
v0x24e0880_0 .net "data", 0 0, v0x24dfeb0_0;  alias, 1 drivers
v0x24e0970_0 .var "done", 0 0;
v0x24e0a60_0 .net "done_counting", 0 0, v0x24dff50_0;  alias, 1 drivers
v0x24e0b50_0 .net "reset", 0 0, v0x24e00e0_0;  alias, 1 drivers
v0x24e0c40_0 .var "shift_ena", 0 0;
v0x24e0d00_0 .var "state", 3 0;
E_0x2469a20 .event posedge, v0x24df820_0, v0x24ac300_0;
S_0x24e0f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 210, 3 210 0, S_0x2495ea0;
 .timescale -12 -12;
E_0x24e1100 .event anyedge, v0x24e2030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24e2030_0;
    %nor/r;
    %assign/vec4 v0x24e2030_0, 0;
    %wait E_0x24e1100;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24dfb80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24dfff0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x24dfb80;
T_2 ;
    %wait E_0x24c3110;
    %load/vec4 v0x24e0180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfff0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24dfb80;
T_3 ;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24e00e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dfd50_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e00e0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486800;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486800;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfd50_0, 0;
    %pushi/vec4 3, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486800;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfd50_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dfd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %wait E_0x2486800;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486800;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486800;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24dff50_0, 0;
    %wait E_0x2486800;
    %load/vec4 v0x24dfff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %vpi_call/w 3 119 "$display", "Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?" {0 0 0};
T_3.10 ;
    %pushi/vec4 5000, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24c3110;
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x24e00e0_0, 0;
    %vpi_func 3 125 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24dfeb0_0, 0;
    %vpi_func 3 126 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x24dff50_0, 0;
    %vpi_func 3 127 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x24dfd50_0, 0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2496030;
T_4 ;
Ewait_0 .event/or E_0x24867a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x24df9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x24ac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x24ac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v0x24ac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x24ac980_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x24ad1e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x24abeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x24ad560_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2496030;
T_5 ;
    %wait E_0x2486800;
    %load/vec4 v0x24df820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24df9a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x24ad560_0;
    %assign/vec4 v0x24df9a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2496030;
T_6 ;
Ewait_1 .event/or E_0x2486840, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24df8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24acd90_0, 0, 1;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_6.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
T_6.4;
    %jmp/1 T_6.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
T_6.3;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_6.2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24df8e0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ac640_0, 0, 1;
T_6.5 ;
    %load/vec4 v0x24df9a0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24acd90_0, 0, 1;
T_6.7 ;
    %load/vec4 v0x24df9a0_0;
    %or/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_6.9, 6;
    %pushi/vec4 7, 7, 3;
    %split/vec4 1;
    %store/vec4 v0x24acd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x24ac640_0, 0, 1;
    %store/vec4 v0x24df8e0_0, 0, 1;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x24e0260;
T_7 ;
    %wait E_0x2469a20;
    %load/vec4 v0x24e0b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e0c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e07e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e0970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24e0d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.12 ;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.15 ;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.17 ;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.19 ;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.21 ;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x24e0880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24e0c40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x24e0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24e07e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.25 ;
T_7.23 ;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e0c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x24e05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24e0970_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.26 ;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x24e05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e0d00_0, 0;
T_7.28 ;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2495ea0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e2030_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2495ea0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x24e17b0_0;
    %inv;
    %store/vec4 v0x24e17b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2495ea0;
T_10 ;
    %vpi_call/w 3 173 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 174 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24dfe10_0, v0x24e21a0_0, v0x24e17b0_0, v0x24e1ca0_0, v0x24e1a20_0, v0x24e1ac0_0, v0x24e1710_0, v0x24e1de0_0, v0x24e1d40_0, v0x24e1980_0, v0x24e1850_0, v0x24e1c00_0, v0x24e1b60_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2495ea0;
T_11 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 219 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 220 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_11.1 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 221 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 222 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_11.3 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 223 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 224 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_11.5 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 226 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 227 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 228 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2495ea0;
T_12 ;
    %wait E_0x24c3110;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e1f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
    %load/vec4 v0x24e20d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e1f90_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x24e1de0_0;
    %load/vec4 v0x24e1de0_0;
    %load/vec4 v0x24e1d40_0;
    %xor;
    %load/vec4 v0x24e1de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 243 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x24e1980_0;
    %load/vec4 v0x24e1980_0;
    %load/vec4 v0x24e1850_0;
    %xor;
    %load/vec4 v0x24e1980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 246 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x24e1c00_0;
    %load/vec4 v0x24e1c00_0;
    %load/vec4 v0x24e1b60_0;
    %xor;
    %load/vec4 v0x24e1c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 249 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x24e1f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e1f90_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsm/review2015_fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/review2015_fsm/iter0/response2/top_module.sv";
