Date: Mon, 1 Oct 2007 18:44:08 +0200 (CEST)
From: Thomas Gleixner <>
Subject: Re: Fwd: x86_64 and AMD with C1E
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2007/10/1/233

On Mon, 1 Oct 2007, Andi Kleen wrote:
> > So if the
> > number of hpet channels is greater/equal to the number of possible
> > CPUs it's perfectly fine and does not need IPI at all.
> 
> That is only a stop gap then. I don't see this being
> generally true in the future. e.g. Intel announced SMT will be soon 
> back so even a standard dual core would exceed it with
> current southbridges.
Sigh. We have to deal with current hardware and the problems of exactly 
that hardware. We have the possibility to solve problems and witchcrafting 
what might happen next is not a good reason not to do so.
> Also I'm not sure but I suspect non Intel HPETs have less than
> three timers. Certainly they generally miss the 64bitness.
two timers are enough and 64 bit is nice to have, but not a requirement.
	tglx
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/