*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06
INFO: Auto-config - VLOG: C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\.dvt\default.build
    -f c:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in c:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [382 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv [49 ms, 17 lines, SystemVerilog_2012] ...
Loading (2) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\debounce.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\debounce.sv [45 ms, 103 lines, SystemVerilog_2012] ...
Loading (3) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\rx_top.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\rx_top.sv [5 ms, 31 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\top.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\top.sv [4 ms, 46 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\counter.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\counter.sv [6 ms, 47 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\fifo.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\fifo.sv [23 ms, 81 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\uart_rx.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\uart_rx.sv [19 ms, 112 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\uart_tx.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\uart_tx.sv [18 ms, 123 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv [2 ms, 14 lines, SystemVerilog_2012] ...
Loading (10) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\debounce\debounce_test.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\debounce\debounce_test.sv [25 ms, 70 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\rx_top\rx_top_test.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\rx_top\rx_top_test.sv [19 ms, 68 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\top\top_test.sv ...
Done C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\top\top_test.sv [6 ms, 37 lines, SystemVerilog_2012] ...
*** Done invocation #1 [232 ms] ***
*** Done parsing [LT 174 ms, PT 232 ms] ***
*** Total number of lines [749] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [4 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [12 total, 12 unique, 0 optimized] ***
*** Done SystemVerilog build [735 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [2 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_basys3, work.debounce_test, work.rx_top_test, work.top_test
Performing mixed post full build step (MIXED - ELAB) [383 ms] ...
Performing mixed post full build step (MIXED - UNEL) [75 ms] ...
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'data_out' of '8-bit' type from 'dout' of '1-bit' type
    at line 17 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\rx_top\rx_top_test.sv:17 [compile index 11]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'frame' of '12-bit' type from 'frame' of '10-bit' type
    at line 51 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\rx_top\rx_top_test.sv:51 [compile index 11]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'dout' of '1-bit' type from 'dout' of '8-bit' type
    at line 26 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\rx_top.sv:26 [compile index 3]
*** Warning: UNELABORATED_MODULE: Module 'work.fifo' is not elaborated
    at line 1 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart\fifo.sv:1 [compile index 6]
*** Warning: UNELABORATED_MODULE: Module 'work.uart_module' is not elaborated
    at line 1 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:1 [compile index 9]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - US) [67 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'RsTx' is never used
    at line 5 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv:5 [compile index 1]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'tx' using `default_nettype set to wire
    at line 9 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv:9 [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 9 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv:9 [compile index 1]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'tx_done' using `default_nettype set to wire
    at line 10 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv:10 [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx_done' is never read (connected to sub-instance output port)
    at line 10 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\fpga\rtl\top_basys3.sv:10 [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 2 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:2 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 3 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:3 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'rx' is never used
    at line 4 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:4 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'rd_uart' is never used
    at line 5 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:5 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'w_data' is never used
    at line 6 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:6 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'wr_uart' is never used
    at line 7 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:7 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'dout' is never used
    at line 10 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:10 [compile index 9]
*** Warning: SIGNAL_NEVER_USED: Signal 'din' is never used
    at line 11 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\rtl\uart_module.sv:11 [compile index 9]
*** Warning: SIGNAL_NEVER_READ: Signal 'db_level' is never read (connected to sub-instance output port)
    at line 8 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\debounce\debounce_test.sv:8 [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'db_tick' is never read (connected to sub-instance output port)
    at line 8 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\debounce\debounce_test.sv:8 [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx' is never read (connected to sub-instance output port)
    at line 3 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\top\top_test.sv:3 [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'tx_done' is never read (connected to sub-instance output port)
    at line 3 in C:\Users\pbuko\Desktop\SystemVerilog\uec1\code\code\uec1-lab06\sim\top\top_test.sv:3 [compile index 12]
*** Done mixed mode extension build [563 ms] ***
*** Total build time [1s.850ms] ***
