{
    "MlibObjs": {},
    "NameTable": {
        "udp_dff": [
            "udp_dff",
            "exIG1",
            "udp"
        ],
        "tb_LZD": [
            "tb_LZD",
            "N7qSD",
            "module"
        ],
        "AOI31X1TS": [
            "AOI31X1TS",
            "VtVU1",
            "module"
        ],
        "INVX2TS": [
            "INVX2TS",
            "vphTK",
            "module"
        ],
        "NAND4BX1TS": [
            "NAND4BX1TS",
            "yV15g",
            "module"
        ],
        "OAI2BB2XLTS": [
            "OAI2BB2XLTS",
            "HG8j1",
            "module"
        ],
        "NOR3X1TS": [
            "NOR3X1TS",
            "TwzRn",
            "module"
        ],
        "NOR4BX1TS": [
            "NOR4BX1TS",
            "zihT1",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89375
    },
    "CurCompileModules": [
        "...MASTER...",
        "tb_LZD",
        "INVX2TS",
        "AOI31X1TS",
        "NAND4BX1TS",
        "NOR3X1TS",
        "NOR4BX1TS",
        "OAI2BB2XLTS"
    ],
    "PEModules": [],
    "PrevCompiledModules": {
        "NOR4BX1TS": {
            "zihT1_d": {
                "checksum": 4294967295,
                "bytes": 8624,
                "out": "zihT1_d.o",
                "mod": "NOR4BX1TS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "OAI2BB2XLTS": {
            "HG8j1_d": {
                "checksum": 4294967295,
                "bytes": 11407,
                "out": "HG8j1_d.o",
                "mod": "OAI2BB2XLTS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "NAND4BX1TS": {
            "yV15g_d": {
                "checksum": 4294967295,
                "bytes": 8672,
                "out": "yV15g_d.o",
                "mod": "NAND4BX1TS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "NOR3X1TS": {
            "TwzRn_d": {
                "checksum": 4294967295,
                "bytes": 7682,
                "out": "TwzRn_d.o",
                "mod": "NOR3X1TS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "INVX2TS": {
            "vphTK_d": {
                "checksum": 4294967295,
                "bytes": 6032,
                "out": "vphTK_d.o",
                "mod": "INVX2TS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "AOI31X1TS": {
            "VtVU1_d": {
                "checksum": 4294967295,
                "bytes": 10676,
                "out": "VtVU1_d.o",
                "mod": "AOI31X1TS",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "tb_LZD": {
            "N7qSD_d": {
                "checksum": 4294967295,
                "bytes": 147636,
                "out": "N7qSD_d.o",
                "mod": "tb_LZD",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a"
            }
        },
        "udp_dff": {
            "udp_dff": {
                "bytes": 0,
                "out": "objs/udps/exIG1.o",
                "mod": "udp_dff",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 4294967295,
                "bytes": 7093,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "mode": 4
            }
        }
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/LZD/csrc",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/LZD",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/LZD/simv.daidir",
        "archive_dir": "archive.8"
    },
    "stat": {
        "Frontend(%)": 97.058373633614579,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.16497400000000001,
            "ru_minflt": 13196,
            "ru_maxrss_kb": 50220,
            "ru_stime_sec": 0.078987000000000002,
            "ru_majflt": 0,
            "ru_nivcsw": 124,
            "ru_nvcsw": 56
        },
        "CodeGen(%)": 2.9416263663854338,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nMops": 0,
        "nQuads": 0,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 96468,
        "ru_self_end": {
            "ru_utime_sec": 0.16997399999999999,
            "ru_minflt": 14459,
            "ru_maxrss_kb": 53676,
            "ru_stime_sec": 0.082987000000000005,
            "ru_majflt": 0,
            "ru_nivcsw": 126,
            "ru_nvcsw": 56
        }
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.3988.json"
    ],
    "CompileStatus": "Successful"
}