{"files":[{"patch":"@@ -3405,0 +3405,2 @@\n+  assert_different_registers(dst, tmp);\n+  assert_different_registers(src, tmp);\n@@ -3415,4 +3417,1 @@\n-  Register xbase = dst;\n-  if (dst == src) {\n-    xbase = tmp;\n-  }\n+  Register xbase = tmp;\n@@ -3420,1 +3419,0 @@\n-  assert_different_registers(src, xbase);\n@@ -3424,3 +3422,2 @@\n-    Register t = src == dst ? dst : t0;\n-    assert_different_registers(t, xbase);\n-    shadd(dst, src, xbase, t, CompressedKlassPointers::shift());\n+    \/\/ dst = (src << shift) + xbase\n+    shadd(dst, src, xbase, dst \/* temporary, dst != xbase *\/, CompressedKlassPointers::shift());\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":5,"deletions":8,"binary":false,"changes":13,"status":"modified"},{"patch":"@@ -8939,1 +8939,1 @@\n-  effect(TEMP tmp);\n+  effect(TEMP_DEF dst, TEMP tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}