\hypertarget{group___p_w_r}{}\doxysection{PWR}
\label{group___p_w_r}\index{PWR@{PWR}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_w_r___exported___constants}{PWR\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}}
\begin{DoxyCompactList}\small\item\em PWR PVD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_w_r_ga7f88bce73931300319824f22578f90de}\label{group___p_w_r_ga7f88bce73931300319824f22578f90de}} 
\#define {\bfseries PWR\+\_\+\+OFFSET}~(\mbox{\hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___p_w_r_gafa1d3d0ea72132df651c76fc1bdffffc}\label{group___p_w_r_gafa1d3d0ea72132df651c76fc1bdffffc}} 
\#define {\bfseries CR\+\_\+\+OFFSET}~(PWR\+\_\+\+OFFSET + 0x00)
\item 
\mbox{\Hypertarget{group___p_w_r_ga36ff45d972bf94f31f172fd53cf44d23}\label{group___p_w_r_ga36ff45d972bf94f31f172fd53cf44d23}} 
\#define {\bfseries DBP\+\_\+\+Bit\+Number}~0x08
\item 
\mbox{\Hypertarget{group___p_w_r_ga799ab60bdbcfc1076cf2d7f206d09b0c}\label{group___p_w_r_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\#define {\bfseries CR\+\_\+\+DBP\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (DBP\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\mbox{\Hypertarget{group___p_w_r_ga17d618eb800c401ef9c6789c9374eaf8}\label{group___p_w_r_ga17d618eb800c401ef9c6789c9374eaf8}} 
\#define {\bfseries PVDE\+\_\+\+Bit\+Number}~0x04
\item 
\mbox{\Hypertarget{group___p_w_r_ga49f51ef8285a6be76fd204d49a00709c}\label{group___p_w_r_ga49f51ef8285a6be76fd204d49a00709c}} 
\#define {\bfseries CR\+\_\+\+PVDE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (PVDE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\mbox{\Hypertarget{group___p_w_r_gad99a3da921e3e64587f6b9505ecba665}\label{group___p_w_r_gad99a3da921e3e64587f6b9505ecba665}} 
\#define {\bfseries FPDS\+\_\+\+Bit\+Number}~0x09
\item 
\mbox{\Hypertarget{group___p_w_r_ga57d7041b5d1bf0ec94fa18152a7fa208}\label{group___p_w_r_ga57d7041b5d1bf0ec94fa18152a7fa208}} 
\#define {\bfseries CR\+\_\+\+FPDS\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (FPDS\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\mbox{\Hypertarget{group___p_w_r_ga15fea9df1b0d324394336f70b319b377}\label{group___p_w_r_ga15fea9df1b0d324394336f70b319b377}} 
\#define {\bfseries PMODE\+\_\+\+Bit\+Number}~0x0E
\item 
\mbox{\Hypertarget{group___p_w_r_ga2e7c040f5c63f0fce3e274d9a03f1d1a}\label{group___p_w_r_ga2e7c040f5c63f0fce3e274d9a03f1d1a}} 
\#define {\bfseries CR\+\_\+\+PMODE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CR\+\_\+\+OFFSET $\ast$ 32) + (PMODE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\mbox{\Hypertarget{group___p_w_r_ga984cbe73312b6d3d355c5053763d499a}\label{group___p_w_r_ga984cbe73312b6d3d355c5053763d499a}} 
\#define {\bfseries CSR\+\_\+\+OFFSET}~(PWR\+\_\+\+OFFSET + 0x04)
\item 
\mbox{\Hypertarget{group___p_w_r_ga94fe0520e8f9b71fa2b99c0565ec70ea}\label{group___p_w_r_ga94fe0520e8f9b71fa2b99c0565ec70ea}} 
\#define {\bfseries EWUP\+\_\+\+Bit\+Number}~0x08
\item 
\mbox{\Hypertarget{group___p_w_r_gaaff864595f697850b19173b0bca991b0}\label{group___p_w_r_gaaff864595f697850b19173b0bca991b0}} 
\#define {\bfseries CSR\+\_\+\+EWUP\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CSR\+\_\+\+OFFSET $\ast$ 32) + (EWUP\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\mbox{\Hypertarget{group___p_w_r_ga1a0832bfe421cdd6f2640ffb625cc2d8}\label{group___p_w_r_ga1a0832bfe421cdd6f2640ffb625cc2d8}} 
\#define {\bfseries BRE\+\_\+\+Bit\+Number}~0x09
\item 
\mbox{\Hypertarget{group___p_w_r_ga1451a5ec810860a7c2e28c23f0c0e928}\label{group___p_w_r_ga1451a5ec810860a7c2e28c23f0c0e928}} 
\#define {\bfseries CSR\+\_\+\+BRE\+\_\+\+BB}~(\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (CSR\+\_\+\+OFFSET $\ast$ 32) + (BRE\+\_\+\+Bit\+Number $\ast$ 4))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)~(MODIFY\+\_\+\+REG(PWR-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}, (\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((PWR-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(PWR-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em Clear the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ga88e67c74a89b512fe8540e3096e18bec}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$IMR $\vert$= (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the PVD Exti Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_gacc1fd67c8a6dced45635c741c09604e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$IMR \&= $\sim$(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the PVD EXTI Line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_gac17acaab21b918123a212a3e303b76c6}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$PR \& (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em checks whether the specified PVD Exti interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ga24e6477217088646f495fde495f2cc90}{\+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+)~(EXTI-\/$>$PR = (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the PVD Exti flag. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_w_r_ga7edb99b94a46448c34f0301b0a077ff5}\label{group___p_w_r_ga7edb99b94a46448c34f0301b0a077ff5}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+De\+Init} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_ga3d07cef39bf294db4aed7e06e5dbf9af}\label{group___p_w_r_ga3d07cef39bf294db4aed7e06e5dbf9af}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_ga1513de5f2e4b72e094fb04bab786fec8}\label{group___p_w_r_ga1513de5f2e4b72e094fb04bab786fec8}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_ga4faeb5c3434293ebf870b2e8fcf8af77}\label{group___p_w_r_ga4faeb5c3434293ebf870b2e8fcf8af77}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVDConfig} (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} $\ast$s\+Config\+PVD)
\item 
\mbox{\Hypertarget{group___p_w_r_ga729c254eac1847073d8a55621384107d}\label{group___p_w_r_ga729c254eac1847073d8a55621384107d}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}\label{group___p_w_r_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+PVD} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_gaa76f42833a89110293f687b034164916}\label{group___p_w_r_gaa76f42833a89110293f687b034164916}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
\mbox{\Hypertarget{group___p_w_r_gab12ca816929e23e36f5ed8f4ccdb1472}\label{group___p_w_r_gab12ca816929e23e36f5ed8f4ccdb1472}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
\mbox{\Hypertarget{group___p_w_r_gacfca5f1062274423e08317c0a5a225fa}\label{group___p_w_r_gacfca5f1062274423e08317c0a5a225fa}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
\mbox{\Hypertarget{group___p_w_r_ga5c84f4e046525c22d233c8a3443fab5f}\label{group___p_w_r_ga5c84f4e046525c22d233c8a3443fab5f}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
\mbox{\Hypertarget{group___p_w_r_ga40736f74c169077fcd08f34470559aa2}\label{group___p_w_r_ga40736f74c169077fcd08f34470559aa2}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_gae3403237bde597d72b32f0434932a047}\label{group___p_w_r_gae3403237bde597d72b32f0434932a047}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+IRQHandler} (void)
\item 
\mbox{\Hypertarget{group___p_w_r_gaa4843b3eb7989f5b95e1218af4086940}\label{group___p_w_r_gaa4843b3eb7989f5b95e1218af4086940}} 
void {\bfseries HAL\+\_\+\+PWR\+\_\+\+PVDCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r_ga24e6477217088646f495fde495f2cc90}\label{group___p_w_r_ga24e6477217088646f495fde495f2cc90}} 
\index{PWR@{PWR}!\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG@{\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG}}
\index{\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG@{\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG}{\_\_HAL\_PVD\_EXTI\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(EXTI-\/$>$PR = (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))}



Clear the PVD Exti flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+} & specifies the PVD Exti sources to be cleared. This parameter can be\+: \begin{DoxyItemize}
\item PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_gacc1fd67c8a6dced45635c741c09604e5}\label{group___p_w_r_gacc1fd67c8a6dced45635c741c09604e5}} 
\index{PWR@{PWR}!\_\_HAL\_PVD\_EXTI\_DISABLE\_IT@{\_\_HAL\_PVD\_EXTI\_DISABLE\_IT}}
\index{\_\_HAL\_PVD\_EXTI\_DISABLE\_IT@{\_\_HAL\_PVD\_EXTI\_DISABLE\_IT}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PVD\_EXTI\_DISABLE\_IT}{\_\_HAL\_PVD\_EXTI\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(EXTI-\/$>$IMR \&= $\sim$(\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))}



Disable the PVD EXTI Line. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+} & specifies the PVD EXTI sources to be disabled. This parameter can be\+: \begin{DoxyItemize}
\item PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_ga88e67c74a89b512fe8540e3096e18bec}\label{group___p_w_r_ga88e67c74a89b512fe8540e3096e18bec}} 
\index{PWR@{PWR}!\_\_HAL\_PVD\_EXTI\_ENABLE\_IT@{\_\_HAL\_PVD\_EXTI\_ENABLE\_IT}}
\index{\_\_HAL\_PVD\_EXTI\_ENABLE\_IT@{\_\_HAL\_PVD\_EXTI\_ENABLE\_IT}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PVD\_EXTI\_ENABLE\_IT}{\_\_HAL\_PVD\_EXTI\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(EXTI-\/$>$IMR $\vert$= (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))}



Enable the PVD Exti Line. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+} & specifies the PVD Exti sources to be enabled. This parameter can be\+: \begin{DoxyItemize}
\item PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None.} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_gac17acaab21b918123a212a3e303b76c6}\label{group___p_w_r_gac17acaab21b918123a212a3e303b76c6}} 
\index{PWR@{PWR}!\_\_HAL\_PVD\_EXTI\_GET\_FLAG@{\_\_HAL\_PVD\_EXTI\_GET\_FLAG}}
\index{\_\_HAL\_PVD\_EXTI\_GET\_FLAG@{\_\_HAL\_PVD\_EXTI\_GET\_FLAG}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PVD\_EXTI\_GET\_FLAG}{\_\_HAL\_PVD\_EXTI\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(EXTI-\/$>$PR \& (\+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+))}



checks whether the specified PVD Exti interrupt flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+EXTILINE\+\_\+\+\_\+} & specifies the PVD Exti sources to be cleared. This parameter can be\+: \begin{DoxyItemize}
\item PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em EXTI} & PVD Line Status. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_ga96f24bf4b16c9f944cd829100bf746e5}\label{group___p_w_r_ga96f24bf4b16c9f944cd829100bf746e5}} 
\index{PWR@{PWR}!\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}}
\index{\_\_HAL\_PWR\_CLEAR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_FLAG}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_CLEAR\_FLAG}{\_\_HAL\_PWR\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(PWR-\/$>$CR $\vert$=  (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2)}



Clear the PWR\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+FLAG\+\_\+\+WU\+: Wake Up flag \item PWR\+\_\+\+FLAG\+\_\+\+SB\+: Stand\+By flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___p_w_r_ga2977135bbea35b786805eea640d1c884}\label{group___p_w_r_ga2977135bbea35b786805eea640d1c884}} 
\index{PWR@{PWR}!\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}}
\index{\_\_HAL\_PWR\_GET\_FLAG@{\_\_HAL\_PWR\_GET\_FLAG}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_GET\_FLAG}{\_\_HAL\_PWR\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((PWR-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Check PWR flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+FLAG\+\_\+\+WU\+: Wake Up flag. This flag indicates that a wakeup event was received from the WKUP pin or from the RTC alarm (Alarm A or Alarm B), RTC Tamper event, RTC Time\+Stamp event or RTC Wakeup. An additional wakeup event is detected if the WKUP pin is enabled (by setting the EWUP bit) when the WKUP pin level is already high. ~\newline
 \item PWR\+\_\+\+FLAG\+\_\+\+SB\+: Stand\+By flag. This flag indicates that the system was resumed from Stand\+By mode. ~\newline
 \item PWR\+\_\+\+FLAG\+\_\+\+PVDO\+: PVD Output. This flag is valid only if PVD is enabled by the HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD() function. The PVD is stopped by Standby mode For this reason, this bit is equal to 0 after Standby or reset until the PVDE bit is set. \item PWR\+\_\+\+FLAG\+\_\+\+BRR\+: Backup regulator ready flag. This bit is not reset when the device wakes up from Standby mode or by a system reset or power reset. ~\newline
 \item PWR\+\_\+\+FLAG\+\_\+\+VOSRDY\+: This flag indicates that the Regulator voltage scaling output selection is ready. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_ga1ee778f7ff494723bd0ef04ec44b0f77}\label{group___p_w_r_ga1ee778f7ff494723bd0ef04ec44b0f77}} 
\index{PWR@{PWR}!\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG@{\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG}}
\index{\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG@{\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG}{\_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+ }\end{DoxyParamCaption})~(MODIFY\+\_\+\+REG(PWR-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}, (\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)))}



macros configure the main internal regulator output voltage. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+} & specifies the regulator output voltage to achieve a tradeoff between performance and power consumption when the device does not operate at the maximum frequency (refer to the datasheets for more details). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE1\+: Regulator voltage output Scale 1 mode \item PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE2\+: Regulator voltage output Scale 2 mode \item PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE3\+: Regulator voltage output Scale 3 mode \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___p_w_r_ga43a49255649e03d2d2b6b12c5c379d2b}\label{group___p_w_r_ga43a49255649e03d2d2b6b12c5c379d2b}} 
\index{PWR@{PWR}!PWR\_EXTI\_LINE\_PVD@{PWR\_EXTI\_LINE\_PVD}}
\index{PWR\_EXTI\_LINE\_PVD@{PWR\_EXTI\_LINE\_PVD}!PWR@{PWR}}
\doxysubsubsection{\texorpdfstring{PWR\_EXTI\_LINE\_PVD}{PWR\_EXTI\_LINE\_PVD}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD~((uint32\+\_\+t)0x00010000)}

External interrupt line 16 Connected to the PVD EXTI Line 