$date
  Thu Sep 28 13:05:11 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module t0 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$var reg 1 + synthesized_wire_0 $end
$var reg 1 , synthesized_wire_1 $end
$var reg 1 - synthesized_wire_2 $end
$var reg 1 . synthesized_wire_3 $end
$var reg 1 / synthesized_wire_4 $end
$var reg 1 0 synthesized_wire_5 $end
$var reg 1 1 synthesized_wire_6 $end
$var reg 1 2 synthesized_wire_7 $end
$var reg 1 3 synthesized_wire_8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
U%
0&
0'
0(
0)
U*
U+
U,
U-
U.
U/
U0
U1
U2
U3
#100000000
1$
1)
#200000000
1#
0$
1(
0)
#300000000
1$
1)
#400000000
1"
0#
0$
1'
0(
0)
#500000000
1$
1)
#600000000
1#
0$
1(
0)
#700000000
1$
1)
#800000000
1!
0"
0#
0$
1&
0'
0(
0)
#900000000
1$
1)
#1000000000
1#
0$
1(
0)
#1100000000
1$
1)
#1200000000
1"
0#
0$
1'
0(
0)
#1300000000
1$
1)
#1400000000
1#
0$
1(
0)
#1500000000
1$
1)
#1600000000
0!
0"
0#
0$
0&
0'
0(
0)
