<TITLE>
SCOM Register List
</TITLE>
<HTML>
<STYLE type="text/css">
table.scomtable { border-width: 5px 5px 5px 5px;
                  border-spacing: 2px 2px 2px 2px;
                  border-style: outset outset outset outset;
                  border-color: black black black black;
                  table-width: 900;
                  border-collapse: collapse; }
table.scomtable th { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
table.scomtable td { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
</STYLE>
<BODY>
<A NAME="top"></A>
<TABLE border-width: 0 0 0 0>
<TD bgcolor=#FFFFFF> created Mon Jun 13 18:56:28 2022
</TD></TABLE><BR>
<strong>A listing of all addresses on this page is found <A HREF="#listing">here<A>

<BR><BR>
<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 0 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000000"</A>0000000008000000 (SCOM)<BR>
<A NAME="0000000008000010"</A>0000000008000010 (SCOM1)<BR>
<A NAME="0000000008000020"</A>0000000008000020 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL0_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABSTCLK_MUXSEL_DC: Select ABIST clock source for Arrays on Chiplet Boundary. When set to 1, clocks where used from Chiplet with ABIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_SYNCCLK_MUXSEL_DC: Select the sync clock for async latches (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FLUSHMODE_INH: Prevent plats from going into flush mode (init value 1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_FORCE_ALIGN: Force align signal to be sent (init value 1, drop before dropping flushmode_inh)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_ARY_WRT_THRU_DC: Set Array into write thru mode, used for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_VITL_PROTECTION: VITL LBIST protection - turn on for LBIST only</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_ABIST_RECOV_DISABLE_DC: new signal to disable recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_9A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_11A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_MODE_BIST_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_DETERMINISTIC_TEST_ENA_DC: Forces login into deterministic test mode e.g. for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_CONSTRAIN_SAFESCAN_DC: Safe scan of N1L latches. Prevent lck when switching SE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_RRFA_TEST_ENA_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_16A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_17A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_18A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_19A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PSRO_SEL_DC: PSRO Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_WRAPSEL_DC: Wrap Sel for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_INTMODE_DC: Int Mode for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_INV_DC: INV for BSC mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BSC_EXTMODE_DC: EXT mode for BSC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_32A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_33A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_34A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_35A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_36A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_37A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_38A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_39A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_CLKDIV_SEL_DC: Clock Divider Select 00=1024:1 01=64:1 10=16:1 11=4:1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43A: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_44A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_45A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_46A: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_PIN_LBIST_DC: TE=1 only - PIN LBIST mode - LBIST is controlled via Pin, not by OPCG</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_48A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_49A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_50A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_51A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_52A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_53A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_54A: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_FUNC_PHY_RESET_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_TRST0_N_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_TRST1_N_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_TRST2_N_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_TRST3_N_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_MUX0_SEL_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_MUX1_SEL_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_MUX2_SEL_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_JTAG_MUX3_SEL_DC:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 1 - VITL CCFG</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000001"</A>0000000008000001 (SCOM)<BR>
<A NAME="0000000008000011"</A>0000000008000011 (SCOM1)<BR>
<A NAME="0000000008000021"</A>0000000008000021 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL1_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_UNIT_MULTICYCLE_TEST_FENCE_DC: Mutlicycle test fence for LBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_1B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_2B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_3B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION0_FENCE_DC: Fence for perv region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION1_FENCE_DC: Fence for region 1 - pci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION2_FENCE_DC: Fence for region 2 - pcs0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION3_FENCE_DC: Fence for region 3 - pcs1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION4_FENCE_DC: Fence for region 4 - pcs2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION5_FENCE_DC: Fence for region 5 - pcs3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION6_FENCE_DC: Fence for region 6 - psm0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION7_FENCE_DC: Fence for region 7 - psm1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION8_FENCE_DC: Fence for region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION9_FENCE_DC: Fence for region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION10_FENCE_DC: Fence for region 10 - pllpci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION11_FENCE_DC: Fence for region 11 - pma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION12_FENCE_DC: Fence for region 12 - pma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION13_FENCE_DC: Fence for region 13 - pma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_REGION14_FENCE_DC: Fence for region 14 - pma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_19B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_21B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_STG_ACT_EN_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_23B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_24B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_25B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_26B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30B: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31B: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 2 - Region Partial Good</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000002"</A>0000000008000002 (SCOM)<BR>
<A NAME="0000000008000012"</A>0000000008000012 (SCOM1)<BR>
<A NAME="0000000008000022"</A>0000000008000022 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL2_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PGOOD: Partial Good for region0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PGOOD: Partial Good for region 1 - pci 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PGOOD: Partial Good for region 2 - pcs0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PGOOD: Partial Good for region 3 - pcs1 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PGOOD: Partial Good for region 4 - pcs2 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PGOOD: Partial Good for region 5 - pcs3 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PGOOD: Partial Good for region 6 - psm0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PGOOD: Partial Good for region 7 - psm1 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PGOOD: Partial Good for region 8 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PGOOD: Partial Good for region 9 - unused 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PGOOD: Partial Good for region 10 - pllpci 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PGOOD: Partial Good for region 11 - pma0 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PGOOD: Partial Good for region 12 - pma1 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PGOOD: Partial Good for region 13 - pma2 0=bad, 1=good</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PGOOD: Partial Good for region 14 - pma3 0=bad, 1=good</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 3 - Region PSCOM Enable</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000003"</A>0000000008000003 (SCOM)<BR>
<A NAME="0000000008000013"</A>0000000008000013 (SCOM1)<BR>
<A NAME="0000000008000023"</A>0000000008000023 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL3_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION0_PSCOM_EN: Region0 PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION1_PSCOM_EN: region 1 - pci - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION2_PSCOM_EN: region 2 - pcs0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION3_PSCOM_EN: region 3 - pcs1 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION4_PSCOM_EN: region 4 - pcs2 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION5_PSCOM_EN: region 5 - pcs3 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION6_PSCOM_EN: region 6 - psm0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION7_PSCOM_EN: region 7 - psm1 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION8_PSCOM_EN: region 8 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION9_PSCOM_EN: region 9 - unused - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION10_PSCOM_EN: region 10 - pllpci - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION11_PSCOM_EN: region 11 - pma0 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION12_PSCOM_EN: region 12 - pma1 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION13_PSCOM_EN: region 13 - pma2 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_REGION14_PSCOM_EN: region 14 - pma3 - PSCOM enable - set to 1, to allow PSCOM access on this region</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 4 - Region Flushmode inhibit</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000004"</A>0000000008000004 (SCOM)<BR>
<A NAME="0000000008000014"</A>0000000008000014 (SCOM1)<BR>
<A NAME="0000000008000024"</A>0000000008000024 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL4_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION0_FLUSHMODE_INH: Region0 flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION1_FLUSHMODE_INH: region 1 - pci - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION2_FLUSHMODE_INH: region 2 - pcs0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION3_FLUSHMODE_INH: region 3 - pcs1 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION4_FLUSHMODE_INH: region 4 - pcs2 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION5_FLUSHMODE_INH: region 5 - pcs3 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION6_FLUSHMODE_INH: region 6 - psm0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION7_FLUSHMODE_INH: region 7 - psm1 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION8_FLUSHMODE_INH: region 8 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION9_FLUSHMODE_INH: region 9 - unused - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION10_FLUSHMODE_INH: region 10 - pllpci - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION11_FLUSHMODE_INH: region 11 - pma0 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION12_FLUSHMODE_INH: region 12 - pma1 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION13_FLUSHMODE_INH: region 13 - pma2 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_REGION14_FLUSHMODE_INH: region 14 - pma3 - flushmode inhibit - set to 1, to bring only this region out of flush</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Control Register 5 - Power Gate</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000005"</A>0000000008000005 (SCOM)<BR>
<A NAME="0000000008000015"</A>0000000008000015 (SCOM1)<BR>
<A NAME="0000000008000025"</A>0000000008000025 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CTRL5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CTRL5_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PMA0_MUX_SEL_DC: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PMA1_MUX_SEL_DC: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PMA2_MUX_SEL_DC: Power Gate Control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PMA3_MUX_SEL_DC: Power Gate Control - EQ: DFT Fence vitl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PCS01_MUX_SEL_DC: Power Gate Control - EQ: DFT Fence Perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PCS23_MUX_SEL_DC: Power Gate Control - EQ: DFT Fence region 1 - pci -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PIPE_LANEX_EXT_PLL_MODE_DC: Power Gate Control - EQ: DFT Fence region 2 - pcs0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PHYX_CR_PARA_SEL_DC: Power Gate Control - EQ: DFT Fence region 3 - pcs1 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_CCFG_PHY_EXT_CTRL_SEL_DC: Power Gate Control - EQ: DFT Fence region 4 - pcs2 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_09: Power Gate Control - EQ: DFT Fence region 5 - pcs3 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_010: Power Gate Control - EQ: DFT Fence region 6 - psm0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_011: Power Gate Control - EQ: DFT Fence region 7 - psm1 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_012: Power Gate Control - EQ: DFT Fence region 8 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_013: Power Gate Control - EQ: DFT Fence region 9 - unused -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_014: Power Gate Control - EQ: DFT Fence region 10 - pllpci -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_015: Power Gate Control - EQ: DFT Fence region 11 - pma0 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_016: Power Gate Control - EQ: DFT Fence region 12 - pma1 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_017: Power Gate Control - EQ: DFT Fence region 13 - pma2 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_018: Power Gate Control - EQ: DFT Fence region 14 - pma3 -</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPLT_CTRL5_019: Power Gate Control</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 0 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000008"</A>0000000008000008 (SCOM)<BR>
<A NAME="0000000008000018"</A>0000000008000018 (SCOM1)<BR>
<A NAME="0000000008000028"</A>0000000008000028 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CONF0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CONF0_OUT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE0_SEL_DC: Probe 0 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_7G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE1_SEL_DC: Probe 1 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_14G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_15G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE2_SEL_DC: Probe 2 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_22G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_23G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_PROBE3_SEL_DC: Probe 3 select please look at Probe spec for more details</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PHYX_REFA_REFB_CLK_SEL_DC: tc_phyX_refa_refb_clk_sel_dc - NOTE: BITS ARE REVERSED!</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_MISC_OFLOW_FEH_SEL_DC: ABIST Overflow/Fail Ever Happen Select</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_PROTECT_DC: Enables Scan Protection - Enables Scan Collision Error Mechanism</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SDIS_DC_N: For Scan Diagnostic to Discable Scan path</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_SCAN_DIAG_DC: For System Scan diag control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_36G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_37G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_38G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_TEST_CONTROL_39G: reserved test control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_EPS_MASK_VITL_PCB_ERR_DC: Mask VITL PCB Errors from CC or CPLT_CTRL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_CC_MASK_VITL_SCAN_OPCG_ERR_DC: Mask VITL Errors in CC, which are not PCB related</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_42G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_43G: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCB_DBG_GLB_BRCST_EN: DD2 only: Enable Debug Broadcast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_45G: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SKIT_CANARY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_MODE_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_TOPOLOGY_ID_DC: Topology ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PIPE_LANEX_LANEPLL_BYPASS_MODE_DC: tc_pipe_laneX_lanepll_bypass_mode_dc - NOTE: BITS ARE REVERSED!</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PHY_LANEX_RX2TX_PAR_LB_EN_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PIPE_LANEX_TX2RX_LOOPBK_DC:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PHYX_NOMINAL_VP_SEL_DC: tc_phyX_nominal_vp_sel_dc - NOTE: BITS ARE REVERSED!</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PHYX_NOMINAL_VPH_SEL_DC: tc_phyX_nominal_vph_sel_dc - NOTE: BITS ARE REVERSED!</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Config Register 1 - VITL FUNC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000009"</A>0000000008000009 (SCOM)<BR>
<A NAME="0000000008000019"</A>0000000008000019 (SCOM1)<BR>
<A NAME="0000000008000029"</A>0000000008000029 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_CONF1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_CONF1_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_LANE_CFG_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_SWAP_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_5H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_6H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_7H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_IOVALID_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_RATIO_OVERRIDE_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_APP0_RATIO_DC: AMUX or LaneCTL or IOVAILD or RATIO</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_APP1_RATIO_DC: AMUX or LaneCTL or IOVAILD or RATIO or NBTI</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_PCI_APP2_RATIO_DC: AMUX or LaneCTL or IOVAILD or RATIO or NBTI</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_28H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_29H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_30H: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_31H: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Status Register - Interrupt send out on bit change if not masked via Chiplet Mask Register. Mask only mask the interrupt, not the status register!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000100"</A>0000000008000100 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_STAT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_STAT_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABIST_DONE_DC: abist_done_dc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_2I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_3I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT0_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_DIAG_PORT1_OUT: Diagnostic out port</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_6I: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PLL_DESTOUT: pll destout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_OPCG_DONE_DC: OPCG done. For LBIST, ABIST, or other OPCG runs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_CTRL_CHIPLET_IS_ALIGNED_DC: Indicates that Chiplet is aligned</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPCI_TC_HSSPRTREADYA: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPCI_TC_HSSPRTREADYB: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_12I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_13I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_14I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_15I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_16I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_17I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_18I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_19I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_20I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_21I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_22I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_23I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLOBAL_FEH_DC: chiplet specific</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_25I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_26I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_27I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_28I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_29I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_30I: free usage</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREE_USAGE_31I: free usage</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Chiplet Mask Register - Masking the Interrupt on a bitchange of the Chiplet Status Register. Does not mask the status itself!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008000101"</A>0000000008000101 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CPLT_MASK0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.CPLT_MASK_OUT_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ITR_MASK: Bitwise masking of cplt_stat0 - will prevent interrupt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CTRL Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080003FE"</A>00000000080003FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CTRL_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080003FF"</A>00000000080003FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CTRL_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CTRL.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010000"</A>0000000008010000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.PSCOM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.PSCOM_MODE_LT_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_ADDR_PARITY_ERROR: abort_on_PCB_addr_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_WDATA_PARITY_ERROR: abort_on_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_MODE_REG_BIT_2: unused_mode_reg_bit_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_DL_RETURN_WDATA_PARITY_ERROR: abort_on_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WATCHDOG_ENABLE: watchdog_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_HANG_LIMIT: 0b11: 256, 0b10:512, 0b01:768, 0b00:1023</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_ALL_RINGS: set to logic 1 if all rings should be enable independent of ring address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_SELFRESET_ON_STATEVEC_PARITYERROR_ENABLE: fsm_selfreset_on_statevec_parityerror_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_PSCOM_MODE_LT: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010001"</A>0000000008010001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.PSCOM_ERR_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.PSCOM_ERR_TRAP_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_WDATA_PARITY_ERROR: Accumulated_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_ADDRESS_PARITY_ERROR: Accumulated_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR: Accumulated_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_P0_ERROR: Accumulated_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_RDATA_PARITY_ERROR: Accumulated_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_P0_ERROR: Accumulated_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE: Accumulated_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE: Accumulated_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Accumulated_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Accumulated_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Accumulated_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_LOCK_ERR: Accumulated_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_READ_WRITE_NVLD: Accumulated_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID: Accumulated_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_COMMAND_PARITY_ERROR: Accumulated_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_GENERAL_TIMEOUT: Accumulated_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Accumulated_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Accumulated_satellite_acknowledge_invalid_register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_WDATA_PARITY_ERROR: Trapped_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_ADDRESS_PARITY_ERROR: Trapped_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_WDATA_PARITY_ERROR: Trapped_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_P0_ERROR: Trapped_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_RDATA_PARITY_ERROR: Trapped_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_P0_ERROR: Trapped_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE: Trapped_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_P2S_MACHINE: Trapped_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Trapped_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Trapped_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Trapped_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_LOCK_ERR: Trapped_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_READ_WRITE_NVLD: Trapped_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_ADDR_INVALID: Trapped_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_COMMAND_PARITY_ERROR: Trapped_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_GENERAL_TIMEOUT: Trapped_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Trapped_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Trapped_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010002"</A>0000000008010002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.PSCOM_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.PSCOM_ERR_MASK_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_WDATA_PARITY_ERROR: mask_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_ADDRESS_PARITY_ERROR: mask_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_WDATA_PARITY_ERROR: mask_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_P0_ERROR: mask_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_RDATA_PARITY_ERROR: mask_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_P0_ERROR: mask_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_INTERFACE_MACHINE: mask_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_P2S_MACHINE: mask_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH: mask_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: mask_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH: mask_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_LOCK_ERR: mask_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_READ_WRITE_NVLD: mask_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_ADDR_INVALID: mask_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_COMMAND_PARITY_ERROR: mask_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_GENERAL_TIMEOUT: mask_general_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: mask_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: mask_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE Address Trap Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010003"</A>0000000008010003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.ADDR_TRAP_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.ADDR_LAST_TRAP_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.FSM_STATE_CAPTURE_LT_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.SATELLITE_ACK_TRAP_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.PCB_REQ_MASTER_ADDR_TRAP_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR: PCB_address_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR: PCB_read_notwrite_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_ADDR_LAST_TRAP_LT: reserved_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR: Serial2Parallel_state_machine_at_time_of_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY: Satellite acknoledge bit: set to 1 if no parity error detected of Sat.No and Ack-bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR: set if write parity error detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION: set if invalid read or write access detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER: set if invalid register address detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LAST_MASTERID: MasterID of the last non-internal PSCOM transation</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Lock Enable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010005"</A>0000000008010005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RING_LOCKING: General enable of ring locking upon write to specific ring</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_RING_LOCKING: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WRITE PROTECT RINGS Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010006"</A>0000000008010006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_RINGS_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_PROTECT_RINGS: write protect bit map for each ring</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010007"</A>0000000008010007 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.ATOMIC_LOCK_ENABLE_MASK_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ATOMIC_LOCK_MASK: bit mask for atomic locking on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Fence Enable Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010008"</A>0000000008010008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.PSC.PSC.RING_FENCE_ENABLE_MASK_Q_INST.LATC.L2(1:31) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RING_FENCE_ENABLE_MASK: bit mask for ring fenceing on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010400"</A>0000000008010400 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010401"</A>0000000008010401 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010402"</A>0000000008010402 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010403"</A>0000000008010403 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010404"</A>0000000008010404 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010405"</A>0000000008010405 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010406"</A>0000000008010406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010407"</A>0000000008010407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010408"</A>0000000008010408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010409"</A>0000000008010409 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.TRA0.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 0 for config component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C0"</A>00000000080107C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#0.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#1.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#2.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#3.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#4.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#5.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#6.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#7.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#8.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#9.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#10.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#11.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#12.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DBG_LAT_REQ#13.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.DBG_PSC_SM_STATUS_INT(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.BKEND.TRACE_STATE_LAT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.BKEND.TRACE_FREEZE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.BKEND.CONDITION_HISTORY_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLB_BRCST_MODE: global_broadcast_mode (0 to 2): <BR>100: dbg_trace_run & dbg_trace_freeze <BR>101: pc_tcdbg_trace_run_fncd & dbg_trace_freeze <BR>110: dbg_triggers_out(0 to 1) <BR>111: pc_tcdbg_triggers(0 to 1) (from core) <BR><BR> glb_brcst_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SEL_MODE: Select source for trace_run and bank <BR>001: core trace run & bank <BR>010: tp broadcast run & 0 <BR>011: tc_dbg_inter_brcst latched <BR>else: dbg_trace_run & dbg_trace_bank <BR><BR> trace_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG_SEL_MODE: Select source for tcdbg_trigger(0) <BR>10: global broadcast <BR>11: pc_tcdbg_trigger (from core) <BR>else: dbg_triggers_out(0:1) <BR><BR> trig_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_XSTOP_SELECTION: enable trace stop on checkstop <BR> stop_on_xstop_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_RECOV_ERR_SELECTION: enabel trace stop on recoverable error <BR> stop_on_recov_err_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_SPATTN_SELECTION: enable trace stop on special attention <BR> stop_on_spattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_HOSTATTN_SELECTION: enable trace stop on host attention <BR> stop_on_hostattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_SEL_MODE: select freeze source: <BR>0: local debug freeze <BR>1: via broadcast: tp_tcdbg_glb_brcst(1) <BR><BR> master_clock_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE: master_clock_enable for debug macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_run_on<BR> trace_run_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: 00 is stopped, 01 is run, 10 is run-n, 11 is wait-n <BR><BR> stopped_00_running_01_runn_10_waitn_11_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_FROZEN_STATUS: 1 is frozen (needs reset) <BR><BR> is_frozen_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst1_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst2_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused<BR> unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C1"</A>00000000080107C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_COUNT_LT: inst1 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_COUNT_LT: inst1 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C2"</A>00000000080107C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_B: inst1_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_A: inst1_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_B: inst1_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C3"</A>00000000080107C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C4"</A>00000000080107C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1  unused, tied down <BR>011 select inst3_dbg_cond2  unused, tied down <BR>012 select inst3_dbg_cond3  unused, tied down <BR>013 select inst3_dbg_cond2timeout  unused, tied down <BR>014 select inst4_dbg_cond1  unused, tied down <BR>015 select inst4_dbg_cond2  unused, tied down <BR>016 select inst4_dbg_cond3  unused, tied down <BR>017 select inst4_dbg_cond2timeout  unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp  unused, tied down <BR>021 select inst4_dbg_trig_sp  unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_COUNT_LT: inst2 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_COUNT_LT: inst2 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C5"</A>00000000080107C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_B: inst2_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_A: inst2_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_B: inst2_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107C6"</A>00000000080107C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 10 for debug backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107CD"</A>00000000080107CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_TRACE_REG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=47><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#0.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#1.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#2.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#3.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#4.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#5.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#6.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#7.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#8.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#9.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#10.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#11.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#12.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#13.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#14.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#15.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#16.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#17.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#18.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#19.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#32.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#33.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#34.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#35.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#36.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#37.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#38.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#39.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#40.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#41.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#42.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#43.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#44.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#45.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#46.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#47.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#48.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#49.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#50.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#51.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#52.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#53.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#54.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#55.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#56.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#57.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE: Enable of instance 1 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE: Enable of instance 2 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_TRIG_SEL: Select inst1 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_TRIG_SEL: Select inst1 condition2 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_TRIG_SEL: Select inst1 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_TRIG_SEL: Select inst2 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_TRIG_SEL: Select inst2 condition2 trigger for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_TRIG_SEL: Select inst2 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_STOP: enable trigger on stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_FREEZE: enable trigger on freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS0_TRIG_SEL: Select which of the debug events of the debug front end component will be used for dbg_triggers_out(3) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS1_TRIG_SEL: Select which of the debug event of the debug front end component s will be multiplexed to dbg_triggers_out(4) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TP_TRIG_SEL: select which of the debug events will be multiplexed to dbg_triggers_out(5 to 6) of the debug backend logic component <BR> 00 = triggers_out_lt(0) & triggers_out_lt(1) <BR> 01 = triggers_out_lt(0) & triggers_out_lt(2) <BR> 10 = triggers_out_lt(1) & triggers_out_lt(2) <BR> 11 = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_ARM_SEL: select which of the debug events will be multiplexed to dbg_wat_arm (unused) <BR> XXXX = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(0) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(1) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 11 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107CE"</A>00000000080107CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_TRACE_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#64.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#65.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#66.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#67.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#68.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#69.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#70.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#71.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#72.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#73.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#74.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#75.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#88.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#89.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#90.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#91.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#92.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#93.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#100.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#101.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#102.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#103.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#104.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#105.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#112.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#113.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#114.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#115.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#116.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#117.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#118.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#119.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_DO: Inst1 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_DO: Inst1 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_DO: Inst1 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_DO: inst2 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_DO: Inst2 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_DO: Inst2 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_BANK: trace bank switch (inst1, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_BANK: trace bank switch (inst1, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst1, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_BANK: trace bank switch (inst2, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_BANK: trace bank switch (inst2, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst2, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst1_condition1_lt <BR>001 = inst1_condition2_lt <BR>010 = inst1_condition3_lt <BR>011 = inst1_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_SELECTOR: enable_fir_trig_xstop: enable checkstop on debug trigger: <BR>0 = disable checksop on debug trigger <BR>1 = enable checksop on debug trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst2_condition1_lt <BR>001 = inst2_condition2_lt <BR>010 = inst2_condition3_lt <BR>011 = inst2_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_SELECTOR: enable_fir_error_xstop: enable checkstop on fir error: <BR>0 = disable checkstop on fir error <BR>1 = enable checkstop on fir error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 12 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107CF"</A>00000000080107CF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DBG_TRACE_MODE_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#128.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#129.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#130.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#131.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#132.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#133.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#134.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#135.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#136.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#137.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#138.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#139.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#140.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#141.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#142.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#143.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#144.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#145.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#146.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#147.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#148.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#149.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#150.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.TRAC_LAT_REQ#151.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_COUNT_COMPARE_VALUE: Compare value for the run-N counter used in trace modes run-N and wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMM_FREEZE_MODE: immediate freeze mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_ERR: stop and freeze on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_ON_RUNN_MATCH: bank switch on runn match</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_TEST_MODE: force run-N condition to be true</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_HIST_MODE: accumulate history mode, do not clear history mode when trace_run active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FRZ_COUNT_ON_FRZ: freeze condition counters on trace freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_BANK: extends bank signal so that it can be picked up by trace if slower trace macro (0x11 = 4:1, 0x10 = 3:1, 0x01 = 2:1, else 1x</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace start/stop/rest using scom command, use write data(0/1/2) = 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107D0"</A>00000000080107D0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.DEBUG_TRACE_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.DEBUG_TRACE_CONTROL(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_reset</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>xtra / dedicated trace mode register for core triggers</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080107D1"</A>00000000080107D1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.DBG.XTRA_TRACE_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.DBG.CONFIG.XTRA_TRACE_MODE_LT_INST.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XTRA_TRACE_MODE_DATA: xtra / dedicated trace mode register for core triggers</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE Bus AIB Mode Bits</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010800"</A>0000000008010800 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.PBAIBHWCFG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PE Bus AIB Mode Bits </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.PBAIBHWCFG_LAT.LATC.L2(0:42) [0000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Reserved0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OSMB_DATASTART_MODE: Mode bits for allowing overcommit of the Outbound Speed matching Buffer <BR>StartAfterFourBeats (000) : Start Next Packet after 4 Data beats <BR>StartAfterFiveBeats (100) : Start Next Packet after 5 Data beats <BR>StartAfterSixBeats (101) : Start Next Packet after 6 Data beats <BR>StartAfterSevenBeats(110) : Start Next Packet after 7 Data beats <BR>StartAfterEightBeats(111) : Start Next Packet after 8 Data beats <BR>All others are reserved <BR><BR>Dial enums:<BR>STARTAFTERFOURBEATS=>0b000<BR>STARTAFTERFIVEBEATS=>0b100<BR>STARTAFTERSIXBEATS=>0b101<BR>STARTAFTERSEVENBEATS=>0b110<BR>STARTAFTEREIGHTBEATS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Reserved1<BR>Dial enums:<BR>STARTAFTERFOURBEATS=>0b000<BR>STARTAFTERFIVEBEATS=>0b100<BR>STARTAFTERSIXBEATS=>0b101<BR>STARTAFTERSEVENBEATS=>0b110<BR>STARTAFTEREIGHTBEATS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TX_RESP_HWM: Mode bits for high water mark for stalling oubound commands <BR>Default is 10 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_TX_RESP_LWM: Mode bits for low water mark for stalling oubound commands <BR>Default is 0x02 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OSMB_EARLYEMPTY_MODE: Mode bits for allowing sending Outbound SMB Empty Early <BR>NoEarlyOSMBEmpty (00) : Dont Send Empty Toggle Early <BR>ThreeEarlyOSMBEmpty (01) : Send Empty Toggle 3 cycles early <BR>FourEarlyOSMBEmpty (10) : Send Empty Toggle 4 cycles early <BR>FiveEarlyOSMBEmpty (11) : Send Empty Toggle 5 cycles early <BR><BR>Dial enums:<BR>NOEARLYOSMBEMPTY=>0b00<BR>THREEEARLYOSMBEMPTY=>0b01<BR>FOUREARLYOSMBEMPTY=>0b10<BR>FIVEEARLYOSMBEMPTY=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PCIE_CLK_TRACE_EN: Enable debug tracing of PCI Clock signals <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_PCIE_CLK_TRACE_STACK: Choose the stack to trace <BR><BR>Dial enums:<BR>TRACE_STACK_0=>0b00<BR>TRACE_STACK_1=>0b01<BR>TRACE_STACK_2=>0b10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Reserved3<BR>Dial enums:<BR>TRACE_STACK_0=>0b00<BR>TRACE_STACK_1=>0b01<BR>TRACE_STACK_2=>0b10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ISMB_ERROR_INJECT_STACK: Choose the stack to trace <BR><BR>Dial enums:<BR>INJECT_STACK_0=>0b00<BR>INJECT_STACK_1=>0b01<BR>INJECT_STACK_2=>0b10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ISMB_ERROR_INJECT: Mode bits for injecting Inbound SMB Errors <BR> NoInject_iSMB (000) : No Inject on the inbound the iSMB <BR>Inject_iSMB_parity_error(111) : Inject a parity error into the iSMB(control) <BR>Inject_iSMB_ECC_ce (100) : Inject a Correctable ECC errorinto the iSMB(data) <BR>Inject_iSMB_ECC_ue (101) : Inject a Uncorrectable ECC errorinto the iSMB(data) <BR>Inject_iSMB_ECC_sue (110) : Inject a Special Uncorrectable ECC errorinto the iSMB(data) <BR><BR>Dial enums:<BR>INJECT_ISMB_PARITY_ERROR=>0b111<BR>INJECT_ISMB_ECC_CE=>0b100<BR>INJECT_ISMB_ECC_UE=>0b101<BR>INJECT_ISMB_ECC_SUE=>0b110<BR>NOINJECT_ISMB=>0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ISMB_CONSTANT_ERROR_INJECT: If 0 timer is 14ms, if 1 timer is 1 us <BR>If 0 do a 1 shot error inject, if a 1 do a constant inject <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_OSMB_HOL_BLK_CNT: Mode bits for allowing outbound speed matching buffer to Head of Line Block for a programmable number of cycles <BR>Disabled (000) : Disabled, no HOL blocking, if no AIB credit available, reject command <BR>Wait04Clocks(100) : Enabled , Wait 4 PCI clocks for a credit to become available, then reject <BR>Wait08Clocks(101) : Enabled , Wait 8 PCI clocks for a credit to become available, then reject <BR>Wait16Clocks(110) : Enabled , Wait 16 PCI clocks for a credit to become available, then reject <BR>Wait32Clocks(111) : Enabled , Wait 32 PCI clocks for a credit to become available, then reject <BR><BR>Dial enums:<BR>DISABLED=>0b000<BR>WAIT04CLOCKS=>0b100<BR>WAIT08CLOCKS=>0b101<BR>WAIT16CLOCKS=>0b110<BR>WAIT32CLOCKS=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000 <BR>Dial enums:<BR>DISABLED=>0b000<BR>WAIT04CLOCKS=>0b100<BR>WAIT08CLOCKS=>0b101<BR>WAIT16CLOCKS=>0b110<BR>WAIT32CLOCKS=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE AIB Hardware Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010801"</A>0000000008010801 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.PBAIBHWOVR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.PBAIBHWOVR_LAT.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CS_FAST_TIMER:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>cs_disable_pest</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>cs_disable_early_ack_retry</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PE AIB Read Stack Override Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010802"</A>0000000008010802 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.PRDSTKOVR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.RDSTKOVR_LAT.LATC.L2(0:48) [0000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRDSTKOVR_STK0:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRDSTKOVR_STK1:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRDSTKOVR_ENABLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010840"</A>0000000008010840 (SCOM)<BR>
<A NAME="0000000008010841"</A>0000000008010841 (SCOM1)<BR>
<A NAME="0000000008010842"</A>0000000008010842 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Register <BR> 0 = register_pe    : Parity Error in PCIe domain register                                         <BR> 1 = hardware_error : Hardware error in PCEi domain logic                                          <BR> 2 = AIB_intf_error : Error detected on AIB Interface                                              <BR> 3 = ETU_Reset_error: PHB reset when PBCQ not in Freeze or PHB SCOM access while it was in RESET   <BR> 4 = pec_scom_error : SCOM Error in common PBAIB logic                                             <BR> 5 = spare0         : Spare unused FIR                                                             <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRPFIR: PCI FIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010843"</A>0000000008010843 (SCOM)<BR>
<A NAME="0000000008010844"</A>0000000008010844 (SCOM1)<BR>
<A NAME="0000000008010845"</A>0000000008010845 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRMASK: PCI FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010846"</A>0000000008010846 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010847"</A>0000000008010847 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010848"</A>0000000008010848 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801084A"</A>000000000801084A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PHBRESET_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU ResetETU Reset Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.STACK_FRUN_LAT.LATC.L2(5) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ETU_RESET: PE ETU Global Reset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801084B"</A>000000000801084B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PBAIB_CERR_RPT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:20) [000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_CERR_RPT0: Error bits that feed the PFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved Register 1 Do not use</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801084C"</A>000000000801084C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.RESERVED1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCITR_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Command Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801084D"</A>000000000801084D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PBAIBTXCCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCCR_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCCR_LAT.LATC.L2(3:11) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCCR_LAT.LATC.L2(12:20) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCCR_LAT.LATC.L2(21:30) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXCCR_LAT.LATC.L2(31:36) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCA: PE AIB Inbound Interface Channel 0 Outstanding Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCR: PE AIB Inbound Interface Channel 0 Available Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCA: PE AIB Inbound Interface Channel 1 Outstanding Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCR: PE AIB Inbound Interface Channel 1 Available Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCA: PE AIB Inbound Interface Channel 2 Outstanding Command Credits (DMA READ) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCR: PE AIB Inbound Interface Channel 2 Available Command Credits (DMA Read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCA: PE AIB Inbound Interface Channel 3 Outstanding Command Credits (NBW) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCR: PE AIB Inbound Interface Channel 3 Available Command Credits (NBW) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Data Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801084E"</A>000000000801084E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#0.REGS.PBAIBTXDCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXDCR_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#0.REGS.AIBTXDCR_LAT.LATC.L2(2:5) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCA: PE AIB Inbound Interface Channel 2 Outstanding Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCR: PE AIB Inbound Interface Channel 2 Available Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010880"</A>0000000008010880 (SCOM)<BR>
<A NAME="0000000008010881"</A>0000000008010881 (SCOM1)<BR>
<A NAME="0000000008010882"</A>0000000008010882 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Register <BR> 0 = register_pe    : Parity Error in PCIe domain register                                         <BR> 1 = hardware_error : Hardware error in PCEi domain logic                                          <BR> 2 = AIB_intf_error : Error detected on AIB Interface                                              <BR> 3 = ETU_Reset_error: PHB reset when PBCQ not in Freeze or PHB SCOM access while it was in RESET   <BR> 4 = pec_scom_error : SCOM Error in common PBAIB logic                                             <BR> 5 = spare0         : Spare unused FIR                                                             <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRPFIR: PCI FIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010883"</A>0000000008010883 (SCOM)<BR>
<A NAME="0000000008010884"</A>0000000008010884 (SCOM1)<BR>
<A NAME="0000000008010885"</A>0000000008010885 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRMASK: PCI FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010886"</A>0000000008010886 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010887"</A>0000000008010887 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010888"</A>0000000008010888 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801088A"</A>000000000801088A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PHBRESET_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU ResetETU Reset Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.STACK_FRUN_LAT.LATC.L2(5) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ETU_RESET: PE ETU Global Reset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801088B"</A>000000000801088B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PBAIB_CERR_RPT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:20) [000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_CERR_RPT0: Error bits that feed the PFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved Register 1 Do not use</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801088C"</A>000000000801088C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.RESERVED1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCITR_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Command Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801088D"</A>000000000801088D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PBAIBTXCCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCCR_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCCR_LAT.LATC.L2(3:11) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCCR_LAT.LATC.L2(12:20) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCCR_LAT.LATC.L2(21:30) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXCCR_LAT.LATC.L2(31:36) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCA: PE AIB Inbound Interface Channel 0 Outstanding Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCR: PE AIB Inbound Interface Channel 0 Available Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCA: PE AIB Inbound Interface Channel 1 Outstanding Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCR: PE AIB Inbound Interface Channel 1 Available Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCA: PE AIB Inbound Interface Channel 2 Outstanding Command Credits (DMA READ) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCR: PE AIB Inbound Interface Channel 2 Available Command Credits (DMA Read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCA: PE AIB Inbound Interface Channel 3 Outstanding Command Credits (NBW) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCR: PE AIB Inbound Interface Channel 3 Available Command Credits (NBW) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Data Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801088E"</A>000000000801088E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#1.REGS.PBAIBTXDCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXDCR_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#1.REGS.AIBTXDCR_LAT.LATC.L2(2:5) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCA: PE AIB Inbound Interface Channel 2 Outstanding Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCR: PE AIB Inbound Interface Channel 2 Available Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108C0"</A>00000000080108C0 (SCOM)<BR>
<A NAME="00000000080108C1"</A>00000000080108C1 (SCOM1)<BR>
<A NAME="00000000080108C2"</A>00000000080108C2 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PFIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Register <BR> 0 = register_pe    : Parity Error in PCIe domain register                                         <BR> 1 = hardware_error : Hardware error in PCEi domain logic                                          <BR> 2 = AIB_intf_error : Error detected on AIB Interface                                              <BR> 3 = ETU_Reset_error: PHB reset when PBCQ not in Freeze or PHB SCOM access while it was in RESET   <BR> 4 = pec_scom_error : SCOM Error in common PBAIB logic                                             <BR> 5 = spare0         : Spare unused FIR                                                             <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRPFIR: PCI FIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108C3"</A>00000000080108C3 (SCOM)<BR>
<A NAME="00000000080108C4"</A>00000000080108C4 (SCOM1)<BR>
<A NAME="00000000080108C5"</A>00000000080108C5 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PFIRMASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Mask Register <BR> 0 = No Mask  <BR> 1 = Mask Error  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRMASK: PCI FIR Mask <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108C6"</A>00000000080108C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PFIRACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PCI FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108C7"</A>00000000080108C7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PFIRACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PCI FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PFIRACTION1: Action1 select for corresponding bit in FIR <BR> (Action1,Mask) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = No Action <BR> (1,1) = Freeze <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>pci fir wof register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108C8"</A>00000000080108C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PFIRWOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>pci fir wof register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108CA"</A>00000000080108CA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PHBRESET_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU ResetETU Reset Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.STACK_FRUN_LAT.LATC.L2(5) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_ETU_RESET: PE ETU Global Reset <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108CB"</A>00000000080108CB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PBAIB_CERR_RPT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PBAIB CERR Report Hold Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.GEN_STACK_ERR_RPT#0.STACK_ERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:20) [000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_CERR_RPT0: Error bits that feed the PFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reserved Register 1 Do not use</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108CC"</A>00000000080108CC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.RESERVED1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCITR_LAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Command Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108CD"</A>00000000080108CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PBAIBTXCCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCCR_LAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCCR_LAT.LATC.L2(3:11) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCCR_LAT.LATC.L2(12:20) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCCR_LAT.LATC.L2(21:30) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXCCR_LAT.LATC.L2(31:36) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCA: PE AIB Inbound Interface Channel 0 Outstanding Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH0_CCR: PE AIB Inbound Interface Channel 0 Available Command Credits (DMA Write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCA: PE AIB Inbound Interface Channel 1 Outstanding Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH1_CCR: PE AIB Inbound Interface Channel 1 Available Command Credits (Load Response) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCA: PE AIB Inbound Interface Channel 2 Outstanding Command Credits (DMA READ) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_CCR: PE AIB Inbound Interface Channel 2 Available Command Credits (DMA Read) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCA: PE AIB Inbound Interface Channel 3 Outstanding Command Credits (NBW) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH3_CCR: PE AIB Inbound Interface Channel 3 Available Command Credits (NBW) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PBAIB TX Data Credit Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080108CE"</A>00000000080108CE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEAIB.REGS.STACK#2.REGS.PBAIBTXDCR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXDCR_LAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEAIB.REGS.STACK#2.REGS.AIBTXDCR_LAT.LATC.L2(2:5) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCA: PE AIB Inbound Interface Channel 2 Outstanding Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PBAIB_TX_CH2_DCR: PE AIB Inbound Interface Channel 2 Available Data Credits (Atomics) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010900"</A>0000000008010900 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VLD: SCOM HV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_4B: SCOM HV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_AUTO_INC: SCOM HV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VALUE: SCOM HV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010902"</A>0000000008010902 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VLD: SCOM UV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_4B: SCOM UV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_AUTO_INC: SCOM UV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VALUE: SCOM UV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010904"</A>0000000008010904 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_EXCL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:8) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(9:16) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_CMP_VALUE: Compare value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_MSK_VALUE: Mask value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010905"</A>0000000008010905 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2008.UVI_2008_UV_SEC_PHB_OFFS.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_DATA_ENABLE: Config Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_ADDR_ENABLE: Config Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_RTT_BASE_ENABLE: RTT Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PELTV_BASE_ENABLE: PELTV Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PEST_BASE_ENABLE: PEST Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_ADDR_ENABLE: IODA Table Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_DATA_ENABLE: IODA Table Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_ADDR_ENABLE: Interrupt Notify Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_INDEX_ENABLE: Interrupt Notify Base Index Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010906"</A>0000000008010906 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_INCL_CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:40) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_VALUE: Compare value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010907"</A>0000000008010907 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_INCL_MSK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.BLK_2018.UVI_2018_UV_SEC_INCL_MSK.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_MSK_VALUE: Mask value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010908"</A>0000000008010908 (SCOM)<BR>
<A NAME="0000000008010909"</A>0000000008010909 (SCOM1)<BR>
<A NAME="000000000801090A"</A>000000000801090A (SCOM2)<BR>
<A NAME="0000000107F40C00"</A>0000000107F40C00 (PHB)<BR>
<A NAME="00000000FFF30C08"</A>00000000FFF30C08 (PHBX1)<BR>
<A NAME="00000000FFF30C10"</A>00000000FFF30C10 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_COMMAND_INVALID: See Outbound Error Status Register, bit 0 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ADDRESS_INVALID: See Outbound Error Status Register, bit 1/2 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ACCESS_ERROR: See Outbound Error Status Register, bit 3/8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_OUTBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_FATAL_CLASS_ERROR: See Outbound Error Status Register, bit 4/5/9/10/11/14/15 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_CLASS_ERROR: See Outbound Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STOP_STATE_SIGNALED: See Outbound Error Status Register, bit 13/22 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_ARRAY_FATAL_ERROR: See Outbound Error Status Register, bit 23/37/38/40/43/44/45/47/48/49 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LATCH_FATAL_ERROR: See Outbound Error Status Register, bit 50/51/52 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LOGIC_FATAL_ERROR: See Outbound Error Status Register, bit 19/20/21/53/54/55 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_INTERFACE_PARITY_ERROR: See Outbound Error Status Register, bit 16 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_CA_OR_UR_RESPONSE: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_REQUEST_TIMEOUT: See Outbound Error Status Register, bit 18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_SOURCED_ERROR: See Outbound Error Status Register, bit 56/57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_LOGIC_SIGNALED_ERROR: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_REG_REQUEST_ADDRESS_ERROR: See RSB Error Status Register, bit 00 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_FATAL_ERROR: See RSB Error Status Register, bit 2/3/5 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_ERROR: See RSB Error Status Register, bit 1/4 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_FATAL_ERROR: See RSB Error Status Register, bit 9/10 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_ERROR: See RSB Error Status Register, bit 8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_FATAL_ERROR: See RSB Error Status Register, bit 7 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_ERROR: See RSB Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_FATAL_ERROR: See RSB Error Status Register, bit 13/14 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_ERROR: See RSB Error Status Register, bit 12 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_REQUEST_ACCESS_ERROR: See Outbound Error Status Register, bit 11 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_BUS_LOGIC_ERROR: See Outbound Error Status Register, bit 15/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_FATAL_ERROR: See RSB Error Status Register, bit 17/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_ERROR: See RSB Error Status Register, bit 16/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_FATAL_ERROR: See RSB Error Status Register, bit 30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_ERROR: See RSB Error Status Register, bit 28/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_MACRO_ERROR_ACTIVE_STATUS: See RSB Error Status Register, bit 24/25/26 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_FATAL_ERROR: See ARB Error Status Register, bit 33 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_MATCH_ERROR: See ARB Error Status Register, bit 27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_ADDRESS_ERROR: See ARB Error Status Register, bit 02/03 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_ERROR: See ARB Error Status Register, bit 26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_FATAL_ERROR_MSG: See ARB Error Status Register, bit 57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_NONFATAL_ERROR_MSG: See ARB Error Status Register, bit 58 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_CORRECTIBLE_ERROR_MSG: See ARB Error Status Register, bit 59 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_INBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 39 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_COMMON_FATAL_ERROR: See ARB Error Status Register, bit 4/7/8/9/10/11/12/13/14/15/16/17/18/22/23/36/37/38/42/43/44/45/46/47/48/59/55/56 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TABLE_BAR_DISABLED_ERROR: See ARB Error Status Register, bit 32/41 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_COMPLETION_ERROR: See ARB Error Status Register, bit 00/01/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_TIMEOUT_ERROR: See ARB Error Status Register, bit 34/35 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_CORRECTABLE_ERROR: See ARB Error Status Register, bit 5/20/25/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_UNCORRECTABLE_ERROR: See ARB Error Status Register, bit 6/26/30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_POISON_SIGNALED: See ARB Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_INVALID_ERROR: See ARB Error Status Register, bit 40 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_COMMON_FATAL_ERROR: See MRG Error Status Register, bit 08-16/22/23/26/28/30-37/40-50 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_TABLE_BAR_DISABLED_ERROR: See MRG Error Status Register, bit 51 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_CORRECTABLE_ERROR: See MRG Error Status Register, bit 40/56/58/60 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_UNCORRECTABLE_ERROR: See MRG Error Status Register, bit 41/57/59/61 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_TIMEOUT_ERROR: See MRG Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_ERROR: See MRG Error Status Register, bit 17/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_PAGE_ACCESS_ERROR: See TCE Error Status Register, bit 01/02 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_REQUEST_TIMEOUT_ERROR: See TCE Error Status Register, bit 08 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_UNEXPECTED_RESPONSE_ERROR: See TCE Error Status Register, bit 13 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_FATAL_ERROR: See TCE Error Status Register for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_CORRECTABLE_ERROR: See TCE Error Status Register, bit 09/11/25/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UNCORRECTABLE_ERROR: See TCE Error Status Register, bit 10/12/26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_INTERNAL_PARITY_ERROR: FIR Internal Parity Error.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR MASK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801090B"</A>000000000801090B (SCOM)<BR>
<A NAME="000000000801090C"</A>000000000801090C (SCOM1)<BR>
<A NAME="000000000801090D"</A>000000000801090D (SCOM2)<BR>
<A NAME="0000000107F40C18"</A>0000000107F40C18 (PHB)<BR>
<A NAME="00000000FFF30C20"</A>00000000FFF30C20 (PHBX1)<BR>
<A NAME="00000000FFF30C28"</A>00000000FFF30C28 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR MASK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801090E"</A>000000000801090E (SCOM)<BR>
<A NAME="0000000107F40C30"</A>0000000107F40C30 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.ACT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801090F"</A>000000000801090F (SCOM)<BR>
<A NAME="0000000107F40C38"</A>0000000107F40C38 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010910"</A>0000000008010910 (SCOM)<BR>
<A NAME="0000000107F40C40"</A>0000000107F40C40 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR WOF Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010913"</A>0000000008010913 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any PCIe IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGA_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGB_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGD_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_LINK_POPULATED: Set to 1 to enable the DLR register functions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_GEN: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_SIZE: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_FREEZE_INFO: Freeze/hold the current IO states</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010915"</A>0000000008010915 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGA_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_40_INST.LATC.L2(40) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_41_INST.LATC.L2(41) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_42_INST.LATC.L2(42) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_43_INST.LATC.L2(43) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_44_INST.LATC.L2(44) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_45_INST.LATC.L2(45) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_46_INST.LATC.L2(46) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_47_INST.LATC.L2(47) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_48_INST.LATC.L2(48) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_49_INST.LATC.L2(49) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_50_INST.LATC.L2(50) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ: Read Only Copy of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ: Read Only Copy of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN: Read only: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE: Read only: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ_HIST: History of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ_HIST: History of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN_HIST: History of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE_HIST: History of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010917"</A>0000000008010917 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F88.DBG_0F88_PMCR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010918"</A>0000000008010918 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(12:17) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(18:23) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(24:29) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(30:35) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(36:41) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(42:47) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010919"</A>0000000008010919 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_COUNTERS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER0_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER1_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER2_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB0.ETUX16.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER3_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010940"</A>0000000008010940 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VLD: SCOM HV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_4B: SCOM HV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_AUTO_INC: SCOM HV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VALUE: SCOM HV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010942"</A>0000000008010942 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VLD: SCOM UV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_4B: SCOM UV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_AUTO_INC: SCOM UV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VALUE: SCOM UV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010944"</A>0000000008010944 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_EXCL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:8) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(9:16) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_CMP_VALUE: Compare value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_MSK_VALUE: Mask value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010945"</A>0000000008010945 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2008.UVI_2008_UV_SEC_PHB_OFFS.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_DATA_ENABLE: Config Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_ADDR_ENABLE: Config Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_RTT_BASE_ENABLE: RTT Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PELTV_BASE_ENABLE: PELTV Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PEST_BASE_ENABLE: PEST Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_ADDR_ENABLE: IODA Table Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_DATA_ENABLE: IODA Table Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_ADDR_ENABLE: Interrupt Notify Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_INDEX_ENABLE: Interrupt Notify Base Index Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010946"</A>0000000008010946 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_INCL_CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:40) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_VALUE: Compare value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010947"</A>0000000008010947 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_INCL_MSK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2018.UVI_2018_UV_SEC_INCL_MSK.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_MSK_VALUE: Mask value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010948"</A>0000000008010948 (SCOM)<BR>
<A NAME="0000000008010949"</A>0000000008010949 (SCOM1)<BR>
<A NAME="000000000801094A"</A>000000000801094A (SCOM2)<BR>
<A NAME="0000000107F50C00"</A>0000000107F50C00 (PHB)<BR>
<A NAME="00000000FFF40C08"</A>00000000FFF40C08 (PHBX1)<BR>
<A NAME="00000000FFF40C10"</A>00000000FFF40C10 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_COMMAND_INVALID: See Outbound Error Status Register, bit 0 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ADDRESS_INVALID: See Outbound Error Status Register, bit 1/2 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ACCESS_ERROR: See Outbound Error Status Register, bit 3/8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_OUTBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_FATAL_CLASS_ERROR: See Outbound Error Status Register, bit 4/5/9/10/11/14/15 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_CLASS_ERROR: See Outbound Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STOP_STATE_SIGNALED: See Outbound Error Status Register, bit 13/22 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_ARRAY_FATAL_ERROR: See Outbound Error Status Register, bit 23/37/38/40/43/44/45/47/48/49 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LATCH_FATAL_ERROR: See Outbound Error Status Register, bit 50/51/52 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LOGIC_FATAL_ERROR: See Outbound Error Status Register, bit 19/20/21/53/54/55 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_INTERFACE_PARITY_ERROR: See Outbound Error Status Register, bit 16 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_CA_OR_UR_RESPONSE: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_REQUEST_TIMEOUT: See Outbound Error Status Register, bit 18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_SOURCED_ERROR: See Outbound Error Status Register, bit 56/57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_LOGIC_SIGNALED_ERROR: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_REG_REQUEST_ADDRESS_ERROR: See RSB Error Status Register, bit 00 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_FATAL_ERROR: See RSB Error Status Register, bit 2/3/5 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_ERROR: See RSB Error Status Register, bit 1/4 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_FATAL_ERROR: See RSB Error Status Register, bit 9/10 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_ERROR: See RSB Error Status Register, bit 8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_FATAL_ERROR: See RSB Error Status Register, bit 7 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_ERROR: See RSB Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_FATAL_ERROR: See RSB Error Status Register, bit 13/14 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_ERROR: See RSB Error Status Register, bit 12 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_REQUEST_ACCESS_ERROR: See Outbound Error Status Register, bit 11 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_BUS_LOGIC_ERROR: See Outbound Error Status Register, bit 15/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_FATAL_ERROR: See RSB Error Status Register, bit 17/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_ERROR: See RSB Error Status Register, bit 16/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_FATAL_ERROR: See RSB Error Status Register, bit 30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_ERROR: See RSB Error Status Register, bit 28/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_MACRO_ERROR_ACTIVE_STATUS: See RSB Error Status Register, bit 24/25/26 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_FATAL_ERROR: See ARB Error Status Register, bit 33 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_MATCH_ERROR: See ARB Error Status Register, bit 27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_ADDRESS_ERROR: See ARB Error Status Register, bit 02/03 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_ERROR: See ARB Error Status Register, bit 26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_FATAL_ERROR_MSG: See ARB Error Status Register, bit 57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_NONFATAL_ERROR_MSG: See ARB Error Status Register, bit 58 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_CORRECTIBLE_ERROR_MSG: See ARB Error Status Register, bit 59 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_INBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 39 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_COMMON_FATAL_ERROR: See ARB Error Status Register, bit 4/7/8/9/10/11/12/13/14/15/16/17/18/22/23/36/37/38/42/43/44/45/46/47/48/59/55/56 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TABLE_BAR_DISABLED_ERROR: See ARB Error Status Register, bit 32/41 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_COMPLETION_ERROR: See ARB Error Status Register, bit 00/01/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_TIMEOUT_ERROR: See ARB Error Status Register, bit 34/35 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_CORRECTABLE_ERROR: See ARB Error Status Register, bit 5/20/25/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_UNCORRECTABLE_ERROR: See ARB Error Status Register, bit 6/26/30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_POISON_SIGNALED: See ARB Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_INVALID_ERROR: See ARB Error Status Register, bit 40 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_COMMON_FATAL_ERROR: See MRG Error Status Register, bit 08-16/22/23/26/28/30-37/40-50 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_TABLE_BAR_DISABLED_ERROR: See MRG Error Status Register, bit 51 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_CORRECTABLE_ERROR: See MRG Error Status Register, bit 40/56/58/60 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_UNCORRECTABLE_ERROR: See MRG Error Status Register, bit 41/57/59/61 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_TIMEOUT_ERROR: See MRG Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_ERROR: See MRG Error Status Register, bit 17/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_PAGE_ACCESS_ERROR: See TCE Error Status Register, bit 01/02 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_REQUEST_TIMEOUT_ERROR: See TCE Error Status Register, bit 08 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_UNEXPECTED_RESPONSE_ERROR: See TCE Error Status Register, bit 13 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_FATAL_ERROR: See TCE Error Status Register for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_CORRECTABLE_ERROR: See TCE Error Status Register, bit 09/11/25/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UNCORRECTABLE_ERROR: See TCE Error Status Register, bit 10/12/26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_INTERNAL_PARITY_ERROR: FIR Internal Parity Error.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR MASK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801094B"</A>000000000801094B (SCOM)<BR>
<A NAME="000000000801094C"</A>000000000801094C (SCOM1)<BR>
<A NAME="000000000801094D"</A>000000000801094D (SCOM2)<BR>
<A NAME="0000000107F50C18"</A>0000000107F50C18 (PHB)<BR>
<A NAME="00000000FFF40C20"</A>00000000FFF40C20 (PHBX1)<BR>
<A NAME="00000000FFF40C28"</A>00000000FFF40C28 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR MASK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801094E"</A>000000000801094E (SCOM)<BR>
<A NAME="0000000107F50C30"</A>0000000107F50C30 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.ACT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801094F"</A>000000000801094F (SCOM)<BR>
<A NAME="0000000107F50C38"</A>0000000107F50C38 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010950"</A>0000000008010950 (SCOM)<BR>
<A NAME="0000000107F50C40"</A>0000000107F50C40 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR WOF Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010953"</A>0000000008010953 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any PCIe IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGA_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGB_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGD_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_LINK_POPULATED: Set to 1 to enable the DLR register functions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_GEN: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_SIZE: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_FREEZE_INFO: Freeze/hold the current IO states</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010955"</A>0000000008010955 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGA_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_40_INST.LATC.L2(40) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_41_INST.LATC.L2(41) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_42_INST.LATC.L2(42) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_43_INST.LATC.L2(43) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_44_INST.LATC.L2(44) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_45_INST.LATC.L2(45) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_46_INST.LATC.L2(46) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_47_INST.LATC.L2(47) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_48_INST.LATC.L2(48) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_49_INST.LATC.L2(49) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_50_INST.LATC.L2(50) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ: Read Only Copy of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ: Read Only Copy of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN: Read only: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE: Read only: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ_HIST: History of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ_HIST: History of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN_HIST: History of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE_HIST: History of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010957"</A>0000000008010957 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F88.DBG_0F88_PMCR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010958"</A>0000000008010958 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(12:17) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(18:23) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(24:29) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(30:35) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(36:41) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(42:47) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010959"</A>0000000008010959 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_COUNTERS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER0_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER1_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER2_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB1.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER3_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010980"</A>0000000008010980 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM HV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.BLK_00.SCOM_00_HV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VLD: SCOM HV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_4B: SCOM HV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_AUTO_INC: SCOM HV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HV_REQ_ADDR_VALUE: SCOM HV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010982"</A>0000000008010982 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM UV Indirect Address Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.BLK_02.SCOM_02_UV_IND_ADDR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VLD: SCOM UV Request Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_4B: SCOM UV Request 4B Access</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_AUTO_INC: SCOM UV Request Address Auto Increment</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UV_REQ_ADDR_VALUE: SCOM UV Request Indirect Address Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010984"</A>0000000008010984 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_EXCL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Exclude CMP/MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:8) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2000.UVI_2000_UV_SEC_EXCL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(9:16) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_CMP_VALUE: Compare value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_EXCL_MSK_VALUE: Mask value bits (12:19)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010985"</A>0000000008010985 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure PHB Offset Control Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2008.UVI_2008_UV_SEC_PHB_OFFS.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_DATA_ENABLE: Config Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_CONFIG_ADDR_ENABLE: Config Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_RTT_BASE_ENABLE: RTT Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PELTV_BASE_ENABLE: PELTV Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_PEST_BASE_ENABLE: PEST Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_ADDR_ENABLE: IODA Table Addr Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_IODA_TABLE_DATA_ENABLE: IODA Table Data Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_ADDR_ENABLE: Interrupt Notify Base Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_OFFSET_CNTL_INT_NOTIFY_BASE_INDEX_ENABLE: Interrupt Notify Base Index Register is Secure</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010986"</A>0000000008010986 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_INCL_CMP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include CMP Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2010.UVI_2010_UV_SEC_INCL_CMP.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(1:40) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_ENABLE: Enable Bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_CMP_VALUE: Compare value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010987"</A>0000000008010987 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_INCL_MSK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>phb5 SCOM: UV - Secure Address Include MSK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.BLK_2018.UVI_2018_UV_SEC_INCL_MSK.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_SCOM_UV_SEC_INCL_MSK_VALUE: Mask value bits (12:51)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010988"</A>0000000008010988 (SCOM)<BR>
<A NAME="0000000008010989"</A>0000000008010989 (SCOM1)<BR>
<A NAME="000000000801098A"</A>000000000801098A (SCOM2)<BR>
<A NAME="0000000107F60C00"</A>0000000107F60C00 (PHB)<BR>
<A NAME="00000000FFF50C08"</A>00000000FFF50C08 (PHBX1)<BR>
<A NAME="00000000FFF50C10"</A>00000000FFF50C10 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_COMMAND_INVALID: See Outbound Error Status Register, bit 0 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ADDRESS_INVALID: See Outbound Error Status Register, bit 1/2 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_ACCESS_ERROR: See Outbound Error Status Register, bit 3/8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_OUTBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_FATAL_CLASS_ERROR: See Outbound Error Status Register, bit 4/5/9/10/11/14/15 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_CLASS_ERROR: See Outbound Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_STOP_STATE_SIGNALED: See Outbound Error Status Register, bit 13/22 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_ARRAY_FATAL_ERROR: See Outbound Error Status Register, bit 23/37/38/40/43/44/45/47/48/49 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LATCH_FATAL_ERROR: See Outbound Error Status Register, bit 50/51/52 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_COMMON_LOGIC_FATAL_ERROR: See Outbound Error Status Register, bit 19/20/21/53/54/55 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_INTERFACE_PARITY_ERROR: See Outbound Error Status Register, bit 16 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_WRITE_CA_OR_UR_RESPONSE: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_REQUEST_TIMEOUT: See Outbound Error Status Register, bit 18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_SOURCED_ERROR: See Outbound Error Status Register, bit 56/57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_LOGIC_SIGNALED_ERROR: See Outbound Error Status Register, bit 17 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_REG_REQUEST_ADDRESS_ERROR: See RSB Error Status Register, bit 00 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_FATAL_ERROR: See RSB Error Status Register, bit 2/3/5 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_ERROR: See RSB Error Status Register, bit 1/4 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_FATAL_ERROR: See RSB Error Status Register, bit 9/10 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_ERROR: See RSB Error Status Register, bit 8 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_FATAL_ERROR: See RSB Error Status Register, bit 7 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_ERROR: See RSB Error Status Register, bit 6 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_FATAL_ERROR: See RSB Error Status Register, bit 13/14 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_ERROR: See RSB Error Status Register, bit 12 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_REQUEST_ACCESS_ERROR: See Outbound Error Status Register, bit 11 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_BUS_LOGIC_ERROR: See Outbound Error Status Register, bit 15/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_FATAL_ERROR: See RSB Error Status Register, bit 17/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_ERROR: See RSB Error Status Register, bit 16/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_FATAL_ERROR: See RSB Error Status Register, bit 30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_ERROR: See RSB Error Status Register, bit 28/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_MACRO_ERROR_ACTIVE_STATUS: See RSB Error Status Register, bit 24/25/26 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_FATAL_ERROR: See ARB Error Status Register, bit 33 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_MATCH_ERROR: See ARB Error Status Register, bit 27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_ADDRESS_ERROR: See ARB Error Status Register, bit 02/03 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_ERROR: See ARB Error Status Register, bit 26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_FATAL_ERROR_MSG: See ARB Error Status Register, bit 57 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_NONFATAL_ERROR_MSG: See ARB Error Status Register, bit 58 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RCVD_CORRECTIBLE_ERROR_MSG: See ARB Error Status Register, bit 59 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_INBOUND_INJECT_ERROR: See Outbound Error Status Register, bit 39 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_COMMON_FATAL_ERROR: See ARB Error Status Register, bit 4/7/8/9/10/11/12/13/14/15/16/17/18/22/23/36/37/38/42/43/44/45/46/47/48/59/55/56 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TABLE_BAR_DISABLED_ERROR: See ARB Error Status Register, bit 32/41 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_COMPLETION_ERROR: See ARB Error Status Register, bit 00/01/19 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_TIMEOUT_ERROR: See ARB Error Status Register, bit 34/35 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_CORRECTABLE_ERROR: See ARB Error Status Register, bit 5/20/25/29 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_UNCORRECTABLE_ERROR: See ARB Error Status Register, bit 6/26/30/31 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_POISON_SIGNALED: See ARB Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_INVALID_ERROR: See ARB Error Status Register, bit 40 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_COMMON_FATAL_ERROR: See MRG Error Status Register, bit 08-16/22/23/26/28/30-37/40-50 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_TABLE_BAR_DISABLED_ERROR: See MRG Error Status Register, bit 51 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_CORRECTABLE_ERROR: See MRG Error Status Register, bit 40/56/58/60 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_UNCORRECTABLE_ERROR: See MRG Error Status Register, bit 41/57/59/61 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_TIMEOUT_ERROR: See MRG Error Status Register, bit 24 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_ERROR: See MRG Error Status Register, bit 17/18 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_PAGE_ACCESS_ERROR: See TCE Error Status Register, bit 01/02 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_REQUEST_TIMEOUT_ERROR: See TCE Error Status Register, bit 08 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_UNEXPECTED_RESPONSE_ERROR: See TCE Error Status Register, bit 13 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_FATAL_ERROR: See TCE Error Status Register for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_CORRECTABLE_ERROR: See TCE Error Status Register, bit 09/11/25/27 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UNCORRECTABLE_ERROR: See TCE Error Status Register, bit 10/12/26/28 for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_INTERNAL_PARITY_ERROR: FIR Internal Parity Error.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR MASK Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801098B"</A>000000000801098B (SCOM)<BR>
<A NAME="000000000801098C"</A>000000000801098C (SCOM1)<BR>
<A NAME="000000000801098D"</A>000000000801098D (SCOM2)<BR>
<A NAME="0000000107F60C18"</A>0000000107F60C18 (PHB)<BR>
<A NAME="00000000FFF50C20"</A>00000000FFF50C20 (PHBX1)<BR>
<A NAME="00000000FFF50C28"</A>00000000FFF50C28 (PHBX2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR MASK Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TH><small>PHB</small></TH><TH><small>PHBX1</small></TH><TH><small>PHBX2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801098E"</A>000000000801098E (SCOM)<BR>
<A NAME="0000000107F60C30"</A>0000000107F60C30 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.ACT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR ACTION1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801098F"</A>000000000801098F (SCOM)<BR>
<A NAME="0000000107F60C38"</A>0000000107F60C38 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR ACTION1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ETU FIR WOF Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010990"</A>0000000008010990 (SCOM)<BR>
<A NAME="0000000107F60C40"</A>0000000107F60C40 (PHB)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.WOF_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>ETU FIR WOF Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_ERR.LEM.LEM_CORE.C_LOCAL_FIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>PHB</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Command_Invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Addressing_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Outbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Fatal_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_INF_Class_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PE_Stop_State_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>AIB_Dat_Err_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Array_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Latch_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_Common_Logic_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BLIF_OUT_Interface_Parity_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_CFG_Write_CA_or_UR_Response</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MMIO_Request_Timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OUT_RRB_Sourced_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Logic_Signaled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Reg_Request_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDA_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_FDB_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_ERR_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_DBG_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_PCIE_Request_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_Bus_Logic_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RSB_UVI_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_INF_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE_Macro_Error_Active_Status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_IODA_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_PE_Match_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_MSI_Address_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TVT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Fatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Nonfatal_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Rcvd_Correctible_Error_Msg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PAPR_Inbound_Injection_Error_Triggered</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_BLIF_Completion_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_PCT_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_TLP_Poison_Signaled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ARB_RTT_PENUM_Invalid_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Common_Fatal_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Table_BAR_Disabled_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_ECC_Uncorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_AIB2_TX_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_MRT_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MRG_Reserved02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_IODA_Page_Access_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Request_Timeout_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Unexpected_Response_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_COMMON_Fatal_Errors</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_Correctable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_ECC_UnCorrectable_Error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TCE_Reserved01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LEM_FIR_Internal_Parity_Error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010993"</A>0000000008010993 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any PCIe IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGA_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGB_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR_REGD_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_LINK_POPULATED: Set to 1 to enable the DLR register functions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_GEN: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_DL_PCI_SIZE: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PASR_FREEZE_INFO: Freeze/hold the current IO states</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IO Dynamic Lane Reduction PCI Activity Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010995"</A>0000000008010995 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is instantiated as part of the common component C_PM_DLR_PCI in CLIB, for any IO DL that supports reduced width operation that gets applied to changes in WOF performance at the socket level.  For Simics modeling only we treat this as an extension of the OCC.  This register is used to sample  the current State and recent history of the state since last read.  This register stops updating only if the entire DL is clock gated. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGA_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGB_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_40_INST.LATC.L2(40) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_41_INST.LATC.L2(41) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_42_INST.LATC.L2(42) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_43_INST.LATC.L2(43) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_44_INST.LATC.L2(44) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_45_INST.LATC.L2(45) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_46_INST.LATC.L2(46) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_47_INST.LATC.L2(47) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_48_INST.LATC.L2(48) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_49_INST.LATC.L2(49) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST_REGC_Q_50_INST.LATC.L2(50) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ: Read Only Copy of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ: Read Only Copy of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN: Read only: Current state of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE: Read only: Current state of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DL_ENABLE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_GEN_REQ_HIST: History of the Current State of PCI Gen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_TL_PCI_SIZE_REQ_HIST: History of the Current State of PCI Size</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_GEN_HIST: History of IO: PCIE_ETU_LAP_PCI_GEN(0:2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHB5_DLR_PAST_DL_PCI_SIZE_HIST: History of IO: PCIE_ETU_LAP_PCI_SIZE(0:1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010997"</A>0000000008010997 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Configuration Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F88.DBG_0F88_PMCR.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010998"</A>0000000008010998 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 Performance Monitor Event Select Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(12:17) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(18:23) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(24:29) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(30:35) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(36:41) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.BLK_0F90.DBG_0F90_EVENT_SEL.CSR.S1.SPARSE_REG.D.E.RAW.NMZ_DFF.LATC.L2(42:47) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008010999"</A>0000000008010999 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_COUNTERS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PHB5 SCOM Performance Monitor Counter Register 1 </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER0_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER1_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER2_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PEPHB2.ETUX08.RSB.RSB.REGS.REGS_DBG.P.PMULET.COUNTER3_CNT_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP Local Fault Isolation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011100"</A>0000000008011100 (SCOM)<BR>
<A NAME="0000000008011101"</A>0000000008011101 (SCOM1)<BR>
<A NAME="0000000008011102"</A>0000000008011102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IOPFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP Local Fault Isolation Register.  Register bits are set for any error condition detected by the IOP.  The IOPFIR will freeze upon logging the first error not masked in IOPMASK. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY0_ECC_CE_ERR: Correctable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY0_ECC_UE_ERR: Uncorrectable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY1_ECC_CE_ERR: Correctable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY1_ECC_UE_ERR: Uncorrectable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM0_ECC_CE: Correctable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM0_ECC_UE: Uncorrectable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM1_ECC_CE: Correctable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM1_ECC_UE: Uncorrectable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB0_ECC_CE: Correctable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB0_ECC_UE: Uncorrectable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB1_ECC_CE: Correctable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB1_ECC_UE: Uncorrectable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP Local Fault Isolation Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011103"</A>0000000008011103 (SCOM)<BR>
<A NAME="0000000008011104"</A>0000000008011104 (SCOM1)<BR>
<A NAME="0000000008011105"</A>0000000008011105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IOPFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP Local Fault Isolation Mask Register.  Reset value of IOPFIRMSK set according to RAS FIR Review for DD1. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY0_ECC_CE_MASK: Correctable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY0_ECC_UE_MASK: Uncorrectable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY1_ECC_CE_MASK: Correctable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY1_ECC_UE_MASK: Uncorrectable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM0_ECC_CE_MASK: Correctable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM0_ECC_UE_MASK: Uncorrectable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM1_ECC_CE_MASK: Correctable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM1_ECC_UE_MASK: Uncorrectable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB0_ECC_CE_MASK: Correctable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB0_ECC_UE_MASK: Uncorrectable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB1_ECC_CE_MASK: Correctable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB1_ECC_UE_MASK: Uncorrectable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011106"</A>0000000008011106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IOPFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP  Local Fault Isolation Action0 Register.  All Errors are configured as Recoverable in this register by the hardware as the default value. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRACT0_FIR_ACTION0: MSB of action select for corresponding bit in FIR <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error (IOP_TC_XSTOP) <BR>(0,1,0) = Recoverable Error (IOP_TC_RECOV) <BR>(1,0,0) = N/A <BR>(1,1,0) = N/A <BR>(x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011107"</A>0000000008011107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IOPFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>OCC Local Fault Isolation Action1 Register.  All Errors are configured as Recoverable in this register by the hardware as the default value. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRACT1_FIR_ACTION1: MSB of action select for corresponding bit in FIR <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error (IOP_TC_XSTOP) <BR>(0,1,0) = Recoverable Error (IOP_TC_RECOV) <BR>(1,0,0) = N/A <BR>(1,1,0) = N/A <BR>(x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110A"</A>000000000801110A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXRADR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Address for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.ADDR_ADDR0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXRADR0_ADDR: Array Address <BR>BB_RRRRRRRRRR, B : bank, R : row <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110B"</A>000000000801110B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXRADR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Address for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.ADDR_ADDR1Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXRADR1_ADDR: Array Address <BR>BB_RRRRRRRRRR, B : bank, R : row <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Data Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110C"</A>000000000801110C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXDATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Data for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.DATA_DATA0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXDATA0_DATA: Data from Arrays with Phy0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Data Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110D"</A>000000000801110D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXDATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Data for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.DATA_DATA1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXDATA1_DATA: Data from Arrays with Phy1 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110E"</A>000000000801110E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXMODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Mode Control <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=13><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY0_SRAM_EXT_LD_DONE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY1_SRAM_EXT_LD_DONE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.RAM_SCOM_ACCESS_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.RAM_SCOM_AUTO_INC_RW_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCRUB_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.SCRUB_PERIOD_MODEQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY0_ARRAY_ERR_INJ_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY0_ARRAY_ERR_INJ_TYPE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY0_ARRAY_ERR_INJ_ACTION_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY1_ARRAY_ERR_INJ_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY1_ARRAY_ERR_INJ_TYPE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PHY1_ARRAY_ERR_INJ_ACTION_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_SRAM_EXT_LD_DONE: Signals to the RAW PCS in PHY0 that it is allowed to start executing code from the external SRAMs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_SRAM_EXT_LD_DONE: Signals to the RAW PCS in PHY1 that it is allowed to start executing code from the external SRAMs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_RAM_SCOM_ACCESS_MODE: Controls the mode when doing scom operations <BR>0: Single address mode (two step read/write) <BR>1: Auto Increment mode (one step read/write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_RAM_SCOM_AUTOINC_RW_MODE: Controls read/write mode when auto increment mode isa active <BR>0: read <BR>1: write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_SCRUB_EN: Enables the scrubbers to run periodic memory read/write operations <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_SCRUB_PERIOD: This field is used to divide down an IOP hang pulse input to establish the period. The hang pulse has a rising edge every 16 hours <BR>0: Disable scrub period (run scrubber continually) <BR>1: Scrub every 16h*1 ~= 16 hours <BR>... <BR>255: Scrub every 16h*256 ~= 170 days <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_EN: PHY0 Array Error Inject <BR>0: Error Inject Disabled <BR>1: Error Inject Enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_TYPE: 0: Single bit error <BR>1: Double bit error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_ACTION: 0: inject error once at next bus transaction (single) <BR>1: inject error for every bus transaction (continuous) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_EN: PHY1 Array Error Inject <BR>0: Error Inject Disabled <BR>1: Error Inject Enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_TYPE: 0: Single bit error <BR>1: Double bit error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_ACTION: 0: inject error once at next bus transaction (single) <BR>1: inject error for every bus transaction (continuous) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM ERR Report</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801110F"</A>000000000801110F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXERRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Error Report <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.ERROR_RPT_RDATA(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_ram_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_ram_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_ram_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_ram_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scom_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scom_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scom_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scom_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scrub_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scrub_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scrub_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scrub_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM CS</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011110"</A>0000000008011110 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.IXCS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CS <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011114"</A>0000000008011114 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDOUTCTL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_OUT_REG0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_63_59: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFB_LANE_CLK_EN: phy1_refb_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFB_CLKDET_EN: phy1_refb_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFA_LANE_CLK_EN: phy1_refa_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFA_CLKDET_EN: phy1_refa_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFB_LANE_CLK_EN: phy0_refb_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFB_CLKDET_EN: phy0_refb_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFA_LANE_CLK_EN: phy0_refa_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFA_CLKDET_EN: phy0_refa_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_50_42: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY_RTUNE_REQ: phy_rtune_req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_40_6: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RATIO_ALIGN_CS: ratio_align_cs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PRESET_VALUE_FROM_SPARE_LATS: preset_value_from_spare_lats <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011115"</A>0000000008011115 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDOUTCTL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_OUT_REG1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_63_31: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_30: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY1_MPLLB_FORCE_EN: phy1_mpllb_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_28: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY1_MPLLA_FORCE_EN: phy1_mplla_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_26: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY0_MPLLB_FORCE_EN: phy0_mpllb_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_24: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY0_MPLLA_FORCE_EN: phy0_mplla_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_22_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011116"</A>0000000008011116 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDOUTCTL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_OUT_REG2Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RESERVED_63_59: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RATIO_ALIGN_POLARITY: ratio_align_polarity <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RATIO_ALIGN_DISABLE: ratio_align_disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX4_SRIS_MODE_EN: pipe_rx4_sris_mode_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX0_SRIS_MODE_EN: pipe_rx0_sris_mode_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX4_ES_CMN_REFCLK_MODE: pipe_rx4_es_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX0_ES_CMN_REFCLK_MODE: pipe_rx0_es_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_LANE4_CMN_REFCLK_MODE: pipe_lane4_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_LANE0_CMN_REFCLK_MODE: pipe_lane0_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_UPCS_PIPE_CONFIG: upcs_pipe_config <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RESERVED_45_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011117"</A>0000000008011117 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDOUTCTL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_OUT_REG3Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_PHY1_HANDSHAKE: Used to test if PHY1 CR/SRAM clocks are running. Set this bit and confirm PIPEDINCTL3[63] follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_PHY0_HANDSHAKE: Used to test if PHY0 CR/SRAM clocks are running. Set this bit and confirm PIPEDINCTL3[62] follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_RESERVED_61_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011118"</A>0000000008011118 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDOUTCTL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_OUT_REG4Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL4_RESERVED_63_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011119"</A>0000000008011119 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDINCTL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_IN_REG0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_63_17: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY_RTUNE_ACK: phy_rtune_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_15_12: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_REFB_CLKDET_RESULT: phy1_refb_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_REFA_CLKDET_RESULT: phy1_refa_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_MPLLB_FORCE_ACK: phy1_mpllb_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_MPLLA_FORCE_ACK: phy1_mplla_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_7_4: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_REFB_CLKDET_RESULT: phy0_refb_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_REFA_CLKDET_RESULT: phy0_refa_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_MPLLB_FORCE_ACK: phy0_mpllb_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_MPLLA_FORCE_ACK: phy0_mplla_force_ack <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801111A"</A>000000000801111A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDINCTL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_IN_REG1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE7_REF_CLK_REQ_N: pipe_lane7_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE6_REF_CLK_REQ_N: pipe_lane6_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE5_REF_CLK_REQ_N: pipe_lane5_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE4_REF_CLK_REQ_N: pipe_lane4_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE3_REF_CLK_REQ_N: pipe_lane3_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE2_REF_CLK_REQ_N: pipe_lane2_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE1_REF_CLK_REQ_N: pipe_lane1_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE0_REF_CLK_REQ_N: pipe_lane0_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY7_PPM_DRIFT_VLD: phy_phy7_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY7_PPM_DRIFT: phy_phy7_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY6_PPM_DRIFT_VLD: phy_phy6_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY6_PPM_DRIFT: phy_phy6_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY5_PPM_DRIFT_VLD: phy_phy5_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:28</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY5_PPM_DRIFT: phy_phy5_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY4_PPM_DRIFT_VLD: phy_phy4_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY4_PPM_DRIFT: phy_phy4_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY3_PPM_DRIFT_VLD: phy_phy3_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY3_PPM_DRIFT: phy_phy3_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY2_PPM_DRIFT_VLD: phy_phy2_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY2_PPM_DRIFT: phy_phy2_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY1_PPM_DRIFT_VLD: phy_phy1_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY1_PPM_DRIFT: phy_phy1_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY0_PPM_DRIFT_VLD: phy_phy0_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY0_PPM_DRIFT: phy_phy0_ppm_drift <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801111B"</A>000000000801111B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDINCTL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_IN_REG2Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL2_RESERVED_63_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801111C"</A>000000000801111C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDINCTL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_IN_REG3Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY1_HANDSHAKE_RESULT: Used to test if PHY1 CR/SRAM clocks are running. Set PIPEDOUTCNTL3[63] and confirm this bit follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY0_HANDSHAKE_RESULT: Used to test if PHY0 CR/SRAM clocks are running. Set PIPEDOUTCNTL3[62] and confirm this bit follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_RESERVED_61_4: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY1_DTB: Phy1 digital test bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY0_DTB: Phy0 digital test bus <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801111D"</A>000000000801111D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP0.PIPEDINCTL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP0.SRAM.REGS.PIPE_DATA_IN_REG4Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL4_RESERVED_63_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP Local Fault Isolation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011500"</A>0000000008011500 (SCOM)<BR>
<A NAME="0000000008011501"</A>0000000008011501 (SCOM1)<BR>
<A NAME="0000000008011502"</A>0000000008011502 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IOPFIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP Local Fault Isolation Register.  Register bits are set for any error condition detected by the IOP.  The IOPFIR will freeze upon logging the first error not masked in IOPMASK. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY0_ECC_CE_ERR: Correctable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY0_ECC_UE_ERR: Uncorrectable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY1_ECC_CE_ERR: Correctable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_PHY1_ECC_UE_ERR: Uncorrectable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM0_ECC_CE: Correctable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM0_ECC_UE: Uncorrectable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM1_ECC_CE: Correctable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCOM1_ECC_UE: Uncorrectable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB0_ECC_CE: Correctable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB0_ECC_UE: Uncorrectable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB1_ECC_CE: Correctable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIR_SCRUB1_ECC_UE: Uncorrectable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP Local Fault Isolation Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011503"</A>0000000008011503 (SCOM)<BR>
<A NAME="0000000008011504"</A>0000000008011504 (SCOM1)<BR>
<A NAME="0000000008011505"</A>0000000008011505 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IOPFIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP Local Fault Isolation Mask Register.  Reset value of IOPFIRMSK set according to RAS FIR Review for DD1. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY0_ECC_CE_MASK: Correctable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY0_ECC_UE_MASK: Uncorrectable error in PH0 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY1_ECC_CE_MASK: Correctable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_PHY1_ECC_UE_MASK: Uncorrectable error in PH1 arrays <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM0_ECC_CE_MASK: Correctable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM0_ECC_UE_MASK: Uncorrectable error from SCOM in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM1_ECC_CE_MASK: Correctable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCOM1_ECC_UE_MASK: Uncorrectable error from SCOM in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB0_ECC_CE_MASK: Correctable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB0_ECC_UE_MASK: Uncorrectable error from SCRUB in WRAP0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB1_ECC_CE_MASK: Correctable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRMASK_SCRUB1_ECC_UE_MASK: Uncorrectable error from SCRUB in WRAP1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011506"</A>0000000008011506 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IOPFIRACT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>IOP  Local Fault Isolation Action0 Register.  All Errors are configured as Recoverable in this register by the hardware as the default value. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRACT0_FIR_ACTION0: MSB of action select for corresponding bit in FIR <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error (IOP_TC_XSTOP) <BR>(0,1,0) = Recoverable Error (IOP_TC_RECOV) <BR>(1,0,0) = N/A <BR>(1,1,0) = N/A <BR>(x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011507"</A>0000000008011507 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IOPFIRACT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>OCC Local Fault Isolation Action1 Register.  All Errors are configured as Recoverable in this register by the hardware as the default value. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IOPFIRACT1_FIR_ACTION1: MSB of action select for corresponding bit in FIR <BR>(Action0, Action1, Mask) = Action Select <BR>(0,0,0) = Checkstop Error (IOP_TC_XSTOP) <BR>(0,1,0) = Recoverable Error (IOP_TC_RECOV) <BR>(1,0,0) = N/A <BR>(1,1,0) = N/A <BR>(x,x,1) = MASKED <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Address Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150A"</A>000000000801150A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXRADR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Address for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.ADDR_ADDR0Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXRADR0_ADDR: Array Address <BR>BB_RRRRRRRRRR, B : bank, R : row <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Address Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150B"</A>000000000801150B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXRADR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Address for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.ADDR_ADDR1Q.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXRADR1_ADDR: Array Address <BR>BB_RRRRRRRRRR, B : bank, R : row <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Data Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150C"</A>000000000801150C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXDATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Data for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.DATA_DATA0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXDATA0_DATA: Data from Arrays with Phy0 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Data Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150D"</A>000000000801150D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXDATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Data for PHY0 <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.DATA_DATA1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXDATA1_DATA: Data from Arrays with Phy1 <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM Array Mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150E"</A>000000000801150E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXMODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>XRAM Array Mode Control <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=13><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY0_SRAM_EXT_LD_DONE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY1_SRAM_EXT_LD_DONE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.RAM_SCOM_ACCESS_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.RAM_SCOM_AUTO_INC_RW_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCRUB_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.SCRUB_PERIOD_MODEQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY0_ARRAY_ERR_INJ_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY0_ARRAY_ERR_INJ_TYPE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY0_ARRAY_ERR_INJ_ACTION_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY1_ARRAY_ERR_INJ_EN_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY1_ARRAY_ERR_INJ_TYPE_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PHY1_ARRAY_ERR_INJ_ACTION_MODEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_SRAM_EXT_LD_DONE: Signals to the RAW PCS in PHY0 that it is allowed to start executing code from the external SRAMs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_SRAM_EXT_LD_DONE: Signals to the RAW PCS in PHY1 that it is allowed to start executing code from the external SRAMs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_RAM_SCOM_ACCESS_MODE: Controls the mode when doing scom operations <BR>0: Single address mode (two step read/write) <BR>1: Auto Increment mode (one step read/write) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_RAM_SCOM_AUTOINC_RW_MODE: Controls read/write mode when auto increment mode isa active <BR>0: read <BR>1: write <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_SCRUB_EN: Enables the scrubbers to run periodic memory read/write operations <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_SCRUB_PERIOD: This field is used to divide down an IOP hang pulse input to establish the period. The hang pulse has a rising edge every 16 hours <BR>0: Disable scrub period (run scrubber continually) <BR>1: Scrub every 16h*1 ~= 16 hours <BR>... <BR>255: Scrub every 16h*256 ~= 170 days <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_EN: PHY0 Array Error Inject <BR>0: Error Inject Disabled <BR>1: Error Inject Enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_TYPE: 0: Single bit error <BR>1: Double bit error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY0_ARRAY_ERR_INJ_ACTION: 0: inject error once at next bus transaction (single) <BR>1: inject error for every bus transaction (continuous) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_EN: PHY1 Array Error Inject <BR>0: Error Inject Disabled <BR>1: Error Inject Enabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_TYPE: 0: Single bit error <BR>1: Double bit error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IXMODE_PHY1_ARRAY_ERR_INJ_ACTION: 0: inject error once at next bus transaction (single) <BR>1: inject error for every bus transaction (continuous) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM ERR Report</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801150F"</A>000000000801150F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXERRPT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Error Report <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.ERROR_RPT_RDATA(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_ram_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_ram_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_ram_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_ram_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scom_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scom_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scom_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scom_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scrub_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy0_scrub_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scrub_ecc_ce_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phy1_scrub_ecc_ue_errrpt_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IOP XRAM CS</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011510"</A>0000000008011510 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.IXCS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CS <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011514"</A>0000000008011514 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDOUTCTL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_OUT_REG0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_63_59: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFB_LANE_CLK_EN: phy1_refb_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFB_CLKDET_EN: phy1_refb_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFA_LANE_CLK_EN: phy1_refa_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY1_REFA_CLKDET_EN: phy1_refa_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFB_LANE_CLK_EN: phy0_refb_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFB_CLKDET_EN: phy0_refb_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFA_LANE_CLK_EN: phy0_refa_lane_clk_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY0_REFA_CLKDET_EN: phy0_refa_clkdet_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_50_42: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PHY_RTUNE_REQ: phy_rtune_req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RESERVED_40_6: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_RATIO_ALIGN_CS: ratio_align_cs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL0_PRESET_VALUE_FROM_SPARE_LATS: preset_value_from_spare_lats <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011515"</A>0000000008011515 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDOUTCTL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_OUT_REG1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_63_31: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_30: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY1_MPLLB_FORCE_EN: phy1_mpllb_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_28: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY1_MPLLA_FORCE_EN: phy1_mplla_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_26: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY0_MPLLB_FORCE_EN: phy0_mpllb_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_24: Implemented <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_PHY0_MPLLA_FORCE_EN: phy0_mplla_force_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL1_RESERVED_22_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011516"</A>0000000008011516 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDOUTCTL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_OUT_REG2Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RESERVED_63_59: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RATIO_ALIGN_POLARITY: ratio_align_polarity <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RATIO_ALIGN_DISABLE: ratio_align_disable <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX4_SRIS_MODE_EN: pipe_rx4_sris_mode_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX0_SRIS_MODE_EN: pipe_rx0_sris_mode_en <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX4_ES_CMN_REFCLK_MODE: pipe_rx4_es_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_RX0_ES_CMN_REFCLK_MODE: pipe_rx0_es_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_LANE4_CMN_REFCLK_MODE: pipe_lane4_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_PIPE_LANE0_CMN_REFCLK_MODE: pipe_lane0_cmn_refclk_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_UPCS_PIPE_CONFIG: upcs_pipe_config <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL2_RESERVED_45_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011517"</A>0000000008011517 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDOUTCTL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_OUT_REG3Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_PHY1_HANDSHAKE: Used to test if PHY1 CR/SRAM clocks are running. Set this bit and confirm PIPEDINCTL3[63] follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_PHY0_HANDSHAKE: Used to test if PHY0 CR/SRAM clocks are running. Set this bit and confirm PIPEDINCTL3[62] follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL3_RESERVED_61_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data Out Control Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011518"</A>0000000008011518 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDOUTCTL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_OUT_REG4Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDOUTCTL4_RESERVED_63_0: Implemented <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008011519"</A>0000000008011519 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDINCTL0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_IN_REG0Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:46</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_63_17: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY_RTUNE_ACK: phy_rtune_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_15_12: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_REFB_CLKDET_RESULT: phy1_refb_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_REFA_CLKDET_RESULT: phy1_refa_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_MPLLB_FORCE_ACK: phy1_mpllb_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY1_MPLLA_FORCE_ACK: phy1_mplla_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_RESERVED_7_4: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_REFB_CLKDET_RESULT: phy0_refb_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_REFA_CLKDET_RESULT: phy0_refa_clkdet_result <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_MPLLB_FORCE_ACK: phy0_mpllb_force_ack <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL0_PHY0_MPLLA_FORCE_ACK: phy0_mplla_force_ack <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801151A"</A>000000000801151A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDINCTL1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_IN_REG1Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE7_REF_CLK_REQ_N: pipe_lane7_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE6_REF_CLK_REQ_N: pipe_lane6_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE5_REF_CLK_REQ_N: pipe_lane5_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE4_REF_CLK_REQ_N: pipe_lane4_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE3_REF_CLK_REQ_N: pipe_lane3_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE2_REF_CLK_REQ_N: pipe_lane2_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE1_REF_CLK_REQ_N: pipe_lane1_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PIPE_LANE0_REF_CLK_REQ_N: pipe_lane0_ref_clk_req_n <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY7_PPM_DRIFT_VLD: phy_phy7_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY7_PPM_DRIFT: phy_phy7_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY6_PPM_DRIFT_VLD: phy_phy6_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY6_PPM_DRIFT: phy_phy6_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY5_PPM_DRIFT_VLD: phy_phy5_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:28</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY5_PPM_DRIFT: phy_phy5_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY4_PPM_DRIFT_VLD: phy_phy4_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY4_PPM_DRIFT: phy_phy4_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY3_PPM_DRIFT_VLD: phy_phy3_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY3_PPM_DRIFT: phy_phy3_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY2_PPM_DRIFT_VLD: phy_phy2_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY2_PPM_DRIFT: phy_phy2_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY1_PPM_DRIFT_VLD: phy_phy1_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY1_PPM_DRIFT: phy_phy1_ppm_drift <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY0_PPM_DRIFT_VLD: phy_phy0_ppm_drift_vld <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL1_PHY_PHY0_PPM_DRIFT: phy_phy0_ppm_drift <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801151B"</A>000000000801151B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDINCTL2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_IN_REG2Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL2_RESERVED_63_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801151C"</A>000000000801151C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDINCTL3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_IN_REG3Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY1_HANDSHAKE_RESULT: Used to test if PHY1 CR/SRAM clocks are running. Set PIPEDOUTCNTL3[63] and confirm this bit follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY0_HANDSHAKE_RESULT: Used to test if PHY0 CR/SRAM clocks are running. Set PIPEDOUTCNTL3[62] and confirm this bit follows the same value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_RESERVED_61_4: Implemented and reserved for future use <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY1_DTB: Phy1 digital test bus <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL3_PHY0_DTB: Phy0 digital test bus <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PIPE Data In Control Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000801151D"</A>000000000801151D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCIIOPP.TOP1.PIPEDINCTL4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PIPE Misc Control Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCIIOPP.TOP1.SRAM.REGS.PIPE_DATA_IN_REG4Q.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PIPEDINCTL4_RESERVED_63_0: Implemented and reserved for future use <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>configuration of CC counters</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030000"</A>0000000008030000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SYNC_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PHASE_SYNC.SYNC_CONFIG_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_DELAY: Delay incoming sync pulse. Default are 8 latches incl. Async. 0000=8 , 0001=2(ungated), 0010=3, 0011=4, 0100=5, 0101=6, 0110=7, 0111=8 cycles, 1000=9, 1001=10, 1010=11, 1011=12, 1100=13, 1101=14, 1110=15, 1111=16 delay of the reset of the phase counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LISTEN_TO_SYNC_PULSE_DIS: disable phase counter synchronization by sync_pulse signal (default is enabled) ATTENTION: when ENABLE listen_to_sync, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_INPUT_SEL: default is 0, when set to 1, the alternative input of the sync_pulse will be used ATTENTION: when toggle the input select, chiplet gets corrupted for 200 cycles</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USE_SYNC_FOR_SCAN: if set, use opcg initial alignment for scan requests</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLEAR_CHIPLET_IS_ALIGNED: This bit will clear the chiplet_is_aligned bit - see cplt_stat register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_NOT_BLOCKED_BY_CLKCMD: PCB will not waiting for Clock Start/Stop Commands</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_PCB_ITR: disable interrupt generation within CC - interrupt sent on each hld event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_DISABLE: disable continues scan feature if that is set, you need to check for OPCG_DONE after each cont_scan request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYNC_PULSE_OUT_DIS: disable sync_pulse output when set to 1, master chiplet will not sending sync pulses to slave chiplets anymore</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_PGOOD_OVERRIDE: Default is 0: When set to 1, region_pgood gets ignored. Allows Clock Start of Partial BAD regions</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONT_SCAN_SHORT_WAIT: when 1, it shorts the delay between two scans. zThemis missed that. P10 need to set this bit to get faster scan performance</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCIE32_MODE: P10 DD2: 0=DD1 default mode- 48 mode for all chiplets but PCIE, 1=DD2 Phase Counter 32 mode - only in PCIE chiplet allowed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE_EN: Enable Phase Counter capture on clk change or runn or xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_COUNTER_ON_CLKCHANGE: Capture value of phase counter on Clock Change or XSTOP</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG ALIGN</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030001"</A>0000000008030001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_ALIGN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_ALIGN_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_ALIGN: INOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_ALIGN: SNOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_ALIGN: ENOP phase alignment (0: none, 1: 2:1, 2: 3:1, 3: 4:1, 4: 6:1, 5: 8:1, 6: 12:1, 7: 16:1, 8: 24:1, 9-15: max=144:1 )</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_WAIT: INOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_WAIT: SNOP cycle delay (0-4095)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_WAIT: ENOP cycle delay (0-255)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INOP_FORCE_SG: INOP: Set SG high during INOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNOP_FORCE_SG: SNOP: Set SG high during SNOP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENOP_FORCE_SG: ENOP: Set SG high during ENOP ( including LOOP phase)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NO_WAIT_ON_CLK_CMD: 0: A clock change request will first wait the OPCG_WAIT cycles. 1: A clock change request will not wait, when not in flush</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ALIGN_SOURCE_SELECT: 0: use inopa setting from opcg_reg0, 1: use rising edge of sync pulse, 2: use unit0_sync_lvl to align (for AVP - refresh0 ) 3: use unit1_sync_lvl to align (for AVP - refresh1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_RATIO: scan_ratio (n=0-15: (n+1):1, 16: 24:1, 17: 32:1, 18: 48:1, 19: 64:1, 20: 128:1) - Default 4:1=00011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_WAIT_CYCLES: old PAD value, delay at the begin and end of the OPCG run, to allow DC signals to be there at the right time (0 4095), needs to be higher than plat depth ! Default=0x020</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030002"</A>0000000008030002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_REG0_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_MODE: 0=BIST-mode used for LBIST / 1=RUNN-mode used for ABIST/IOBIST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO: opcg go (start OPCG) - bit will b cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_SCAN0: run scan0 (will override all BIST mode settings but the scan_ratio) - will start a scan0 run, bit gets cleared when OPCG is done - poll for opcg_done in cplt_start reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN0_MODE: set PRPGs in scan0_mode but do not run automatic scan0 sequence</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_SLAVE_MODE: when selected, OPCG will wait for Master chiplet to get started. When Keep_MS_Mode is 0, SLAVE_MODE will be cleared after incoming trigger.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_IN_MASTER_MODE: when selected, OPCG will send out trigger to all Slave chiplets - When Keep_MS_MODE=0, MASTER_MODE gets cleared after sending out one Master trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>KEEP_MS_MODE: when set to 1, OPCG in M/S mode bits will not be cleared after one incoming OPCG trigger. Default is clear M/S mode bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT0_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit0_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIGGER_OPCG_ON_UNIT1_SYNC_LVL: Unit pin used for AVP can trigger OPCG (unit1_sync_lvl)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED910: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_UPDATE_DR: start opcg engine when scan updated (update_dr) received (set pulse) Cronus requires this bit=1 for a setpulse WRITE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUN_OPCG_ON_CAPTURE_DR: start opcg engine when scan updated (capture_dr) received (set pulse) Cronus requires this bit=1 for a setpulse READ</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_RUNN_ON_XSTOP: runn-mode: stop run-n on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STARTS_BIST: runn-mode: OPCG engine controls start_bist for ABIST or IOBIST (see BIST register)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_HLD_DLY_EN: runn-mode: Enable of the HLD Delay function - programming in OPCG_CAPT1,2,3 to allow staggered stop of Cores during Cache-Contained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED1620: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOOP_COUNT: Loop counter for LBIST and RUNN - write: target value - read: current counter value - will count from 0 to target value</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030003"</A>0000000008030003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_REG1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COUNT: BIST mode: Channel scan count (s = 0-4095) runn-mode: start_bist match value(0:11)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_A_VAL: BIST mode: a value for MISR aperture, runn-mode: start_bist match value(12:23)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_B_VAL: BIST mode: b value for MISR aperture, runn-mode: start_bist match value(24:35)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_INIT_WAIT: BIST mode: delay MISR aperture, MISRs get active after this number of loops</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED48: Unused to suppress the last RUNN clock please look at CLK_REGION register bit 54</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_CLK_USE_EVEN: Generate scan clock in even cycle instead of odd. Default is 0 = odd for scan</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_FCE_DURING_FILL: Scan0 and LBIST - disable FCE during NSL Fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RTIM_THOLD_FORCE: force rtim_thold low when not in test_dc mode (must be 0 at all time)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_ARY_CLK_DURING_FILL: LBIST and SCAN0: prevent fire of ARY HLD during NSL-fill - LBIST_COMBINED=1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SG_HIGH_DURING_FILL: LBIST and SCAN0: Hold SG high during NSL-fill</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LBIST_SKITTER_CTL: BIST mode: 00: enable skitter during lbist_ip, 01: enable skitter when misr_active - see misr_init_wait 10: skitter OPCG_GO mode - falling edge=start, rising edge=stop 11 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MISR_MODE: BIST mode: MISR aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INFINITE_MODE: infinite mode - RUNN and LBIST will run forever and ignore the loop count</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NSL_FILL_COUNT: BIST mode: NSL-fill count (0-31)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030004"</A>0000000008030004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_REG2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_GO2: opcg go for broadcast sequences (start sequence)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_WEIGHTING: prpg_activate: 1/2, 1/4, 1/8, 1/16, 1/2, 3/4, 7/8, 15/16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_SEED: set to 0 for prpg always on, else seed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_A_VAL: a value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_B_VAL: b value for PRPG aperture</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRPG_MODE: PRPG aperture mode (0: a-1 to b-1, 1: start to a and b to end)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED41_47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_PRIM: Stumpmux LBIST Control - weight select primary</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK: Stumpmux LBIST Control - weight select secondary (when mode_select=0) or aperture_mask (when mode_select=1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_MODE_SELECT: Stumpmux LBIST Control - mode select - 0=secondary weight 1=aperture_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_PRPG_HOLD_MODE: Stumpmux LBIST Control - PRPG hold mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOCAL_OVERRIDE: Stumpmux LBIST Control - Local Override</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_VALUE: Stumpmux LBIST Control - Aperture Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SM_LBIST_CTRL_LOAD_APERTURE_SELECT: Stumpmux LBIST Control - Aperture Select</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan Region and Type</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030005"</A>0000000008030005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_REGION_TYPE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.SYSTEM_FAST_INIT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.PARALLEL_SCAN_AND_NOTOR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CCFG.SCAN_REGION_VITL_INST.CCFG_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CCFG.SCAN_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CCFG.SCAN_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_FAST_INIT: Default is 0, when its set to 1, the MASK bits in the CMSK chain decide, which part will be scanned or scan0. MASK=1=scan0, MASK=0-part or scan chain</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN: Enable Parallel Scan of several regions with the same data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARALLEL_SCAN_AND_NOTOR: Default is 0, return data will be OR-ed. When set to 1, the return data will be AND-ed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_VITL: scan clock region vitl (Vital = Clock)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_PERV: scan clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT1: scan clock region 1 - pci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT2: scan clock region 2 - pcs0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT3: scan clock region 3 - pcs1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT4: scan clock region 4 - pcs2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT5: scan clock region 5 - pcs3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT6: scan clock region 6 - psm0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT7: scan clock region 7 - psm1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT8: scan clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT9: scan clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT10: scan clock region 10 - pllpci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT11: scan clock region 11 - pma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT12: scan clock region 12 - pma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT13: scan clock region 13 - pma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_REGION_UNIT14: scan clock region 14 - pma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FUNC: scan chain func (functional)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CFG: scan chain mode (boot config and debug config)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CCFG_GPTR: scan chain ccfg / gptr (Pervasive: CC config, Others: GPTR)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REGF: scan chain regf (register files)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_LBIST: scan chain lbst (LBIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_ABIST: scan chain abst (ABIST)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_REPR: scan chain repr (Array Repair)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_TIME: scan chain time (Array Timing)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_BNDY: scan chain bndy (Boundary IO's)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_FARR: scan chain farr (fast array unload)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_CMSK: scan chain cmsk (lbist channel mask)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_TYPE_INEX: scan chain idex (c14 asic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>start/stop of Clocks</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030006"</A>0000000008030006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CLK_REGION</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_CMD_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CCFG.CLOCK_REGION_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CCFG.CLOCK_TYPE_INST.CCFG_Q_INST.FSILAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_PULSE_USE_EVEN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_START_RUNN_SUPPR_FIRST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_STOP_RUNN_SUPPR_LAST_CLK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD: command for clock control: 00 NOP 01 START 10 STOP 11 PULSE (one pulse)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLAVE_MODE: when selected, Clock Command will wait for Master chiplet to get started. Bit gets cleared after incoming Slave trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_MODE: when selected, Clock Command will send out trigger to all Slave chiplets - Bit gets cleared after sending out one Master trigger and Keep_MS_Mode_after_trigger is set to 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_PERV: for clock region perv (Pervasive)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT1: for clock region 1 - pci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT2: for clock region 2 - pcs0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT3: for clock region 3 - pcs1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT4: for clock region 4 - pcs2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT5: for clock region 5 - pcs3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT6: for clock region 6 - psm0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT7: for clock region 7 - psm1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT8: for clock region 8 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT9: for clock region 9 - unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT10: for clock region 10 - pllpci</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT11: for clock region 11 - pma0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT12: for clock region 12 - pma1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT13: for clock region 13 - pma2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_REGION_UNIT14: for clock region 14 - pma3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_SL: select sl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_NSL: select nsl tholds</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEL_THOLD_ARY: select array thold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_PULSE_USE_EVEN: For dual mesh support: default for pulse is ODD phase, when this bit is set, pulse will by applied on EVEN phase</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_START_RUNN_SUPPR_FIRST_CLK: For dual mesh support or 2:1 CC : A clock start or a RUNN will skip the first clock (EVEN) and starts with the ODD clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STOP_RUNN_SUPPR_LAST_CLK: For dual mesh support or 2:1 CC : A clock stop or a RUNN will skip the last clock (ODD) and stops earlier with an EVEN clock.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running sl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030008"</A>0000000008030008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CLOCK_STAT_SL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_STATUS_SL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_SL: status of perv sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_SL: status of region 1 - pci sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_SL: status of region 2 - pcs0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_SL: status of region 3 - pcs1 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_SL: status of region 4 - pcs2 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_SL: status of region 5 - pcs3 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_SL: status of region 6 - psm0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_SL: status of region 7 - psm1 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_SL: status of region 8 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_SL: status of region 9 - unused sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_SL: status of region 10 - pllpci sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_SL: status of region 11 - pma0 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_SL: status of region 12 - pma1 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_SL: status of region 13 - pma2 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_SL: status of region 14 - pma3 sl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running nsl</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030009"</A>0000000008030009 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CLOCK_STAT_NSL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_STATUS_NSL_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_NSL: status of perv nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_NSL: status of region 1 - pci nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_NSL: status of region 2 - pcs0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_NSL: status of region 3 - pcs1 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_NSL: status of region 4 - pcs2 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_NSL: status of region 5 - pcs3 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_NSL: status of region 6 - psm0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_NSL: status of region 7 - psm1 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_NSL: status of region 8 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_NSL: status of region 9 - unused nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_NSL: status of region 10 - pllpci nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_NSL: status of region 11 - pma0 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_NSL: status of region 12 - pma1 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_NSL: status of region 13 - pma2 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_NSL: status of region 14 - pma3 nsl hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clocks running ary</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000A"</A>000000000803000A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CLOCK_STAT_ARY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.CLOCK_STATUS_ARY_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b1111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_PERV_ARY: status of perv ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT1_ARY: status of region 1 - pci ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT2_ARY: status of region 2 - pcs0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT3_ARY: status of region 3 - pcs1 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT4_ARY: status of region 4 - pcs2 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT5_ARY: status of region 5 - pcs3 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT6_ARY: status of region 6 - psm0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT7_ARY: status of region 7 - psm1 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT8_ARY: status of region 8 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT9_ARY: status of region 9 - unused ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT10_ARY: status of region 10 - pllpci ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT11_ARY: status of region 11 - pma0 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT12_ARY: status of region 12 - pma1 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT13_ARY: status of region 13 - pma2 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_STATUS_UNIT14_ARY: status of region 14 - pma3 ary hld 0=run, 1=stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b111111111111111111111111111111111111111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ABIST and IOBIST per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000B"</A>000000000803000B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.BIST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.BIST.BIST_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.BIST.BIST_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.BIST.BIST_SETUP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_BIST_START_TEST_DC: keep this 0 during ABIST/IOBIST. It could be used to bypass the RUNN start. When this bit is set, the BIST_START_TEST will go high immediately without waiting for RUNN. BIST will start with the first hld clock cycle.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_SRAM_ABIST_MODE_DC: select the ABIST engines for SRAMs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_BC2: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_IOBIST_MODE_DC: select the IOBIST engines</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_PERV: region perv: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT1: region 1 - pci: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT2: region 2 - pcs0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT3: region 3 - pcs1: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT4: region 4 - pcs2: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT5: region 5 - pcs3: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT6: region 6 - psm0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT7: region 7 - psm1: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT8: region 8 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT9: region 9 - unused: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT10: region 10 - pllpci: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT11: region 11 - pma0: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT12: region 12 - pma1: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT13: region 13 - pma2: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_REGION_UNIT14: region 14 - pma3: 1=BIST_START_TEST for this region will be triggered, 0=region take not part of the ABIST/IOBIST run.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BIST_STROBE_WINDOW_EN: Enable Strobe window only in TE=1 mode OPCGGO tester pin is enabling ABIST compare, once ABIST has been started. Special setup in ABIST engine is required. default is 0. System mode can not enable this feature</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000C"</A>000000000803000C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP1.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP1.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP1.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT1: region 1 - pci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT2: region 2 - pcs0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT3: region 3 - pcs1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT4: region 4 - pcs2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT5: region 5 - pcs3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT6: region 6 - psm0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT7: region 7 - psm1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT10: region 10 - pllpci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT11: region 11 - pma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT12: region 12 - pma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT13: region 13 - pma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_REGION_UNIT14: region 14 - pma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP1_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000D"</A>000000000803000D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP2.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP2.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP2.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT1: region 1 - pci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT2: region 2 - pcs0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT3: region 3 - pcs1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT4: region 4 - pcs2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT5: region 5 - pcs3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT6: region 6 - psm0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT7: region 7 - psm1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT10: region 10 - pllpci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT11: region 11 - pma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT12: region 12 - pma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT13: region 13 - pma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_REGION_UNIT14: region 14 - pma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP2_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000E"</A>000000000803000E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP3.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP3.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP3.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_ENABLE: enable xstop to clockstop of select regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT1: region 1 - pci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT2: region 2 - pcs0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT3: region 3 - pcs1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT4: region 4 - pcs2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT5: region 5 - pcs3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT6: region 6 - psm0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT7: region 7 - psm1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT10: region 10 - pllpci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT11: region 11 - pma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT12: region 12 - pma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT13: region 13 - pma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_REGION_UNIT14: region 14 - pma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP3_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Status of CC</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803000F"</A>000000000803000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.ERROR_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_3_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_5_INST.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_6_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_7_INST.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_8_INST.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_9_INST.LATC.L2(9) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_10_INST.LATC.L2(10) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_12_INST.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_13_INST.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_14_INST.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_15_INST.LATC.L2(15) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_16_INST.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_17_INST.LATC.L2(17) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_18_INST.LATC.L2(18) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_19_INST.LATC.L2(19) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_20_INST.LATC.L2(20) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_21_INST.LATC.L2(21) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_23_INST.LATC.L2(23) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_24_INST.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_25_INST.LATC.L2(25) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_26_INST.LATC.L2(26) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_27_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_28_INST.LATC.L2(28) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_29_INST.LATC.L2(29) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_30_INST.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.ERROR.ERROR_REG_Q_31_INST.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_NOT_ALLOWED_ERR: write on read only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOT_ALLOWED_ERR: read not allowed, maybe write only register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_CMD_ERR: parity error on cmd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_NOT_VALID_ERR: invalid address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_ADDR_ERR: parity error on addr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_DATA_ERR: parity error on data</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PROTECTED_ACCESS_INVALID_ERR: protection violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_PARITY_ON_SPCIF_ERR: parity error on spcif</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_WRITE_AND_OPCG_IP_ERR: pcb write while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_READ_AND_OPCG_IP_ERR: scan read when opcg is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_CONFLICT_ERR: clock cmd in progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCAN_COLLISION_ERR: scan region selected of running region</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PREVENTED_SCAN_COLLISION_ERR: PCB request to set scan region which is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_TRIGGER_ERR: OPCG gets triggered while OPCG is running</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_CNT_CORRUPTION_ERR: phase counters inside chiplet out of sync</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLOCK_CMD_PREVENTED_ERR: security or scan collision prevented a clock start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_SM_ERR: parity error on OPCG state machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_CLOCK_MUX_REG_ERR: parity error on scan/clock region/type or clock status reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_OPCG_REG_ERR: parity error on OPCG regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SYNC_CONFIG_REG_ERR: parity error on sync config reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_XSTOP_REG_ERR: parity error on xstop reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_GPIO_REG_ERR: parity error on GP0,4,5,6 regs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKCMD_REQUEST_ERR: region clkcmd has two requests start and stop at the same time start clkcmd will win, but this still causes this error bit go high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CBS_PROTOCOL_ERR: CBS protocol error - REQ / ACK sequence wrong ERROR is when REQ goes low before ACK goes high</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VITL_ALIGN_ERR: VITL alignment is out of sync to sync pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNIT_SYNC_LVL_ERR: Unit0 and Unit1 sync lvl pulse are not in sync - AVP broken</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PARITY_ON_SELFBOOT_CMD_STATE_ERR: Parity error on selfboot cmd state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OPCG_STOPPED_BY_PCB_ERR: OPCG has been stopped by write on a new register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_ERROR31: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030010"</A>0000000008030010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_CAPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_CAPT1_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COUNT: 0000=12 cycle 0001 - 1100= cycle 1-12 1101-1111=24 normal, no fast</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_01: sequence cycle 1 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_02: sequence cycle 2 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_03: sequence cycle 3 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_04: sequence cycle 4 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_05: sequence cycle 5 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_06: sequence cycle 6 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07: sequence cycle 7 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08: sequence cycle 8 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09: sequence cycle 9 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10: sequence cycle 10 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11: sequence cycle 11 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12: sequence cycle 12 for normal/slow region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030011"</A>0000000008030011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_CAPT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_CAPT2_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT2:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_13_01EVEN: sequence cycle 1 - even - for fast region or cycle 13 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_14_01ODD: sequence cycle 1 - odd - for fast region or cycle 14 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_15_02EVEN: sequence cycle 2 - even - for fast region or cycle 15 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_16_02ODD: sequence cycle 2 - odd - for fast region or cycle 16 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_17_03EVEN: sequence cycle 3 - even - for fast region or cycle 17 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_18_03ODD: sequence cycle 3 - odd - for fast region or cycle 18 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_19_04EVEN: sequence cycle 4 - even - for fast region or cycle 19 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_20_04ODD: sequence cycle 4 - odd - for fast region or cycle 20 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_21_05EVEN: sequence cycle 5 - even - for fast region or cycle 21 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_22_05ODD: sequence cycle 5 - odd - for fast region or cycle 22 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_23_06EVEN: sequence cycle 6 - even - for fast region or cycle 23 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_24_06ODD: sequence cycle 6 - odd - for fast region or cycle 24 for normal region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG Control Register Capture 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030012"</A>0000000008030012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.OPCG_CAPT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.OPCG_CAPT3_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_CAPT3:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07EVEN: sequence cycle 7 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_07ODD: sequence cycle 7 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08EVEN: sequence cycle 8 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_08ODD: sequence cycle 8 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09EVEN: sequence cycle 9 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_09ODD: sequence cycle 9 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10EVEN: sequence cycle 10 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_10ODD: sequence cycle 10 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11EVEN: sequence cycle 11 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_11ODD: sequence cycle 11 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12EVEN: sequence cycle 12 - even - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SEQ_12ODD: sequence cycle 12 - odd - for fast region (sl, nsl, ary, se, fce)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug CBS CC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030013"</A>0000000008030013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.DBG_CBS_CC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SELFBOOT.DBG_CBS_CC_REG_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_RESET_EP: Reset Endpoint - Is the CC and CTRL in reset state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_OPCG_IP: OPCG in progress, not in idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_VITL_CLKOFF: VITL HLD stopped, when enabled, need plat-depth cycles to switch this latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_TEST_ENABLE: Test Enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_REQ: CBS Interface - Request (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_CMD: CBS Interface - Command (Latched)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_STATE: CBS Command State Machine 00000=Idle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_SECURITY_DEBUG_MODE: status of the security mode bit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CBS_PROTOCOL_ERROR: CBS Protocol Error - REQ raised, although state machine is not in IDLE - need reset_ep to clear this bit. No impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_IDLE: PCB Interface in IDLE state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CURRENT_OPCG_MODE: current / latest OPCG MODE - 0=NOP, 1=LBIST, 2=ABIST, 3=RUNN, 4=SCAN0, 5=SCAN, 6=SCAN rotate, 7=SCAN w UpdateDR, 8=SCAN w CaptureDR, 9=nonblocking SCAN, 10=CLK Change Request, 11-15=unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_LAST_OPCG_MODE: previous OPCG MODE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_ERROR: PCB Interface Error, read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARITY_ERROR: Any Parity Error, non PCB Parity - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CC_ERROR: Any other CC Error - read CC Error Reg or set CBS_CMD=001 to switch FSI CBS Debug Information to CC Error Register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_CHIPLET_IS_ALIGNED: Is 1 when the a valid align pulse ws send out.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PCB_REQUEST_SINCE_RESET: RESET will clear that bit, the first PCB request will set it.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_TEST_ENABLE_CHANGE: rising or falling edge on test enable, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_PARANOIA_VITL_CLKOFF_CHANGE: rising or falling edge on vitl_clkoff, after reset - need reset_ep to clear, no impact on IPL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TP_TPFSI_CBS_ACK: only represenation of CC ack signal going to FSI</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030014"</A>0000000008030014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP4.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP4.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP4.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT1: region 1 - pci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT2: region 2 - pcs0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT3: region 3 - pcs1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT4: region 4 - pcs2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT5: region 5 - pcs3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT6: region 6 - psm0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT7: region 7 - psm1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT10: region 10 - pllpci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT11: region 11 - pma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT12: region 12 - pma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT13: region 13 - pma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_REGION_UNIT14: region 14 - pma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP4_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP per region</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030015"</A>0000000008030015 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP5.XSTOP_CONFIG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP5.XSTOP_REGIONS_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.XSTOP5.XSTOP_WAITS_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_ENABLE: enable xstop to clockstop of selected regions, 0 = ignore chkstop, 1= stop on chkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_SNOPA: wait for SNOP align to stop clocks on checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_TRIGGER_OPCG_GO: trigger opcg on xstop instead of performing clockstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_ALWAYS: when set to 1, xstop will wait independent from flush, default is no wait, when flush in not set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_PERV: region perv: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT1: region 1 - pci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT2: region 2 - pcs0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT3: region 3 - pcs1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT4: region 4 - pcs2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT5: region 5 - pcs3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT6: region 6 - psm0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT7: region 7 - psm1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT8: region 8 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT9: region 9 - unused: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT10: region 10 - pllpci: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT11: region 11 - pma0: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT12: region 12 - pma1: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT13: region 13 - pma2: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_REGION_UNIT14: region 14 - pma3: 1=region will be stopped, 0=region will keep running on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP5_WAIT_CYCLES: Defines, how many cycle xstop will wait after dropping flush, before tholds get dropped. 0-4095 cycles possible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Region CCFLUSH Status</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030016"</A>0000000008030016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.REGION_CCFLUSH_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.CLOCK_MUX.REGION_FLUSHMODE_INH_Q_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>REGION_CCFLUSH: Region CCFLUSH status - 0=region not in flush, 1= region in flush state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG GO - Start OPCG on WRITE to this register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030020"</A>0000000008030020 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.PCB_OPCG_GO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.PCB_WRITE_OPCG_GO_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGGO: opcg go (start OPCG) - write this register to start OPCG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030028"</A>0000000008030028 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.PHASE_COUNTER_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_WRITE_RESET_PHASE_COUNTER_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASECOUNTER_RESET: Careful use only: a WRITE of xFACE000000000000 will reset the phase counter. Alignment of the chiplet is broken</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OPCG STOP - Stop OPCG when in RUNN or LBIST</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008030030"</A>0000000008030030 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.PCB_OPCG_STOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.OPCG.PCB_WRITE_OPCG_LOOP_STOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_OPCGSTOP: opcg stop (stop OPCG) - write this register to stop OPCG during RUNN or LBIST</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CC Protect Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080303FE"</A>00000000080303FE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CC_PROTECT_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_IF.PROTECT_MODE.RD_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_IF.PROTECT_MODE.WR_PROTECT_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_READ_PROTECT_ENABLE: Enable read protection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_WRITE_PROTECT_ENABLE: Enable write protection</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000080303FF"</A>00000000080303FF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.CC_ATOMIC_LOCK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ENA_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_ID_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.PCB.PCB_IF.ATOMIC_LOCK.ATOMIC_LOCK_ACTIVITY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_LOCK_ENABLE: Enable atomic lock</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ID: Atomic ID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CC_ATOMIC_ACTIVITY: Atomic lock counter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008038000"</A>0000000008038000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN32</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn38000 - write 32 bit and/or read 64 bit of the scan buffer - no scan cycles will be shifted <BR>nn38001 - nn3801F - write of 01 - 31 bits left aligned into the scan buffer(masking), shifting  01-31 cycles and read 64 bit <BR>nn38020 - write 32 bit, shift 32 bit, read 64 bit scan buffer <BR>nn38nnn - write max 32 bits, rotate nnn cycles,  read of the 64bit scan buffer <BR>Order: WRITE - Shift - READ  <BR>PCB Timout possible, if scan count is too high or scan ratio to slow  <BR>Write max 32 bits (left aligned) - read will respond full 64 bit scan buffer  <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan32_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Long rotate scan - Only rotate the ring</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008039000"</A>0000000008039000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_LONG_ROTATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Used to rotate the ring only, the cycle number is programmmed in the scom data, not in the address <BR>example putscom nn39000 0000123400000000   - will rotate x1234 cycles  <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.BIT_COUNT_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803A000"</A>000000000803A000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_UPDATEDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with Update DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803B000"</A>000000000803B000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_UPDATEDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - after the scan CC will apply a functional clock to update non-scannable latches <BR>used e.g. to load PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_updatedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803C000"</A>000000000803C000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_CAPTUREDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network blocked until scan has finished - timeout possible <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 32bit mode with CAPTURE DR - PCB will not be blocked</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803D000"</A>000000000803D000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN_CAPTUREDR_LONG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>see scan32 - before the scan CC will apply a functional clock to CAPTURE non-scannable latches <BR>used e.g. to unload PLL cntrl ring <BR>PCB network will NOT be blocked - poll opcg done ! <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_capturedr_long_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b11011110101011011011111011101111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803E000"</A>000000000803E000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN64</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3E000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3E001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3E040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Ennn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scan in 64bit mode - Continues Scanning - non-blocking scan</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000803F000"</A>000000000803F000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SCAN64CONTSCAN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>nn3F000 - write and/or read of 64 bit scan buffer - no shift <BR>nn3F001 - nn3803F - write of 01 - 63 bits left aligned into the scan buffer(masking), shifting  01-63 cycles and read 64 bit <BR>nn3F040 - write an/or read of 64 bit scan buffer - shift 64 bit - order Write Shift Read <BR>nn3Fnnn - write max 64 bit, shift nnn cycles, read max 64 bit <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.CC.SCANPCB.SCANDATA_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan64contscan_reg</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - after masking - OLD XFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040000"</A>0000000008040000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.XSTOP_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_XSTOP: any xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SYSTEM_XSTOP: system_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_FIR_XSTOP_ON_TRIG: dbg_fir_xstop_on_trig</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN05: pci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN06: pci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN07: pci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN09: pbpci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN10: pbpci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN11: pbpci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - after masking - OLD RFIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040001"</A>0000000008040001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.RECOV</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.RECOV_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_RECOV: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3R: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN05: pci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN06: pci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN07: pci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN09: pbpci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN10: pbpci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN11: pbpci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040002"</A>0000000008040002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SPATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.SPATTN_MASKED_REG_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_SPATTN: any_spattn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3S: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_IN35: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040003"</A>0000000008040003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.LOCAL_XSTOP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.LXSTOP_MASKED_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_LOCAL_XSTOP: any local xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3L: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_IN15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Register - after masking</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040004"</A>0000000008040004 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.HOSTATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.HOSTATTN_MASKED_REG_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_HOSTATTN: any host attn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED2H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3H: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN06: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN09: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN15: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN16: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN17: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN18: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN19: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN20: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN21: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN22: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN23: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN24: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN25: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN26: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN27: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN28: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN29: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN30: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN31: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN32: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN33: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN34: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN35: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN36: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN37: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN38: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN39: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN40: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN41: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN42: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN43: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN44: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN45: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN46: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN47: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN48: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN49: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN50: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN51: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN52: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_IN53: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040010"</A>0000000008040010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.XSTOP_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Error Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040011"</A>0000000008040011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.RECOV_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.RECOV_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040012"</A>0000000008040012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SPATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.SPATTN_REG_Q_INST.LATC.L2(1:35) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Register - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040013"</A>0000000008040013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.LOCAL_XSTOP_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.LXSTOP_REG_Q_INST.LATC.L2(1:15) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention - Type4 - Unmasked incoming Errors - Debug only</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040014"</A>0000000008040014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.HOSTATTN_UNMASKED</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.HOSTATTN_REG_Q_INST.LATC.L2(1:53) [00000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_UNMASKED_IN:</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WOF Who is on First of the Recovable Errors Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040021"</A>0000000008040021 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.WOF_YES.RECOV_WOF_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ANY_WOF: any_recov</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED1W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_ANY_LOCAL_XSTOP: any_local_xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED3W: RESERVED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_PERV: perv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN05: pci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN06: pci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN07: pci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN09: pbpci_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN010: pbpci_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN011: pbpci_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN012: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN013: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN014: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN015: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN016: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN017: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN018: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN019: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN020: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN021: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN022: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN023: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN024: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN025: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN026: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN027: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN028: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN029: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN030: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN031: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN032: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN033: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN034: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN035: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN036: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN037: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN038: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN039: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN040: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN041: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN042: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN043: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN044: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN045: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN046: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN047: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN048: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN049: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN050: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN051: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN052: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WOF_IN053: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>XSTOP Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040040"</A>0000000008040040 (SCOM)<BR>
<A NAME="0000000008040050"</A>0000000008040050 (SCOM1)<BR>
<A NAME="0000000008040060"</A>0000000008040060 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.XSTOP_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK_UNUSED: Unused XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK01: XSTOP Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK02: XSTOP Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK03: XSTOP Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK04: XSTOP Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK05: XSTOP Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK06: XSTOP Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK07: XSTOP Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK08: XSTOP Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK09: XSTOP Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK10: XSTOP Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK11: XSTOP Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK12: XSTOP Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK13: XSTOP Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK14: XSTOP Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK15: XSTOP Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK16: XSTOP Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK17: XSTOP Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK18: XSTOP Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK19: XSTOP Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK20: XSTOP Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK21: XSTOP Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK22: XSTOP Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK23: XSTOP Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK24: XSTOP Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK25: XSTOP Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK26: XSTOP Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK27: XSTOP Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK28: XSTOP Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK29: XSTOP Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK30: XSTOP Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK31: XSTOP Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK32: XSTOP Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK33: XSTOP Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK34: XSTOP Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK35: XSTOP Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK36: XSTOP Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK37: XSTOP Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK38: XSTOP Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK39: XSTOP Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK40: XSTOP Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK41: XSTOP Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK42: XSTOP Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK43: XSTOP Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK44: XSTOP Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK45: XSTOP Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK46: XSTOP Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK47: XSTOP Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK48: XSTOP Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK49: XSTOP Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK50: XSTOP Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK51: XSTOP Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK52: XSTOP Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_MASK53: XSTOP Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RECOV Mask - OLD FIR_MASK</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040041"</A>0000000008040041 (SCOM)<BR>
<A NAME="0000000008040051"</A>0000000008040051 (SCOM1)<BR>
<A NAME="0000000008040061"</A>0000000008040061 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.RECOV_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.RECOV_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK_UNUSED: Unused RECOV Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK01: RECOV Mask for bit1 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK02: RECOV Mask for bit2 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK03: RECOV Mask for bit3 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK04: RECOV Mask for bit4 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK05: RECOV Mask for bit5 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK06: RECOV Mask for bit6 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK07: RECOV Mask for bit7 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK08: RECOV Mask for bit8 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK09: RECOV Mask for bit9 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK010: RECOV Mask for bit10 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK011: RECOV Mask for bit11 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK012: RECOV Mask for bit12 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK013: RECOV Mask for bit13 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK014: RECOV Mask for bit14 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK015: RECOV Mask for bit15 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK016: RECOV Mask for bit16 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK017: RECOV Mask for bit17 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK018: RECOV Mask for bit18 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK019: RECOV Mask for bit19 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK020: RECOV Mask for bit20 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK021: RECOV Mask for bit21 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK022: RECOV Mask for bit22 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK023: RECOV Mask for bit23 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK024: RECOV Mask for bit24 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK025: RECOV Mask for bit25 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK026: RECOV Mask for bit26 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK027: RECOV Mask for bit27 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK028: RECOV Mask for bit28 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK029: RECOV Mask for bit29 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK030: RECOV Mask for bit30 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK031: RECOV Mask for bit31 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK032: RECOV Mask for bit32 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK033: RECOV Mask for bit33 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK034: RECOV Mask for bit34 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK035: RECOV Mask for bit35 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK036: RECOV Mask for bit36 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK037: RECOV Mask for bit37 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK038: RECOV Mask for bit38 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK039: RECOV Mask for bit39 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK040: RECOV Mask for bit40 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK041: RECOV Mask for bit41 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK042: RECOV Mask for bit42 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK043: RECOV Mask for bit43 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK044: RECOV Mask for bit44 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK045: RECOV Mask for bit45 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK046: RECOV Mask for bit46 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK047: RECOV Mask for bit47 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK048: RECOV Mask for bit48 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK049: RECOV Mask for bit49 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK050: RECOV Mask for bit50 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK051: RECOV Mask for bit51 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK052: RECOV Mask for bit52 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RECOV_MASK053: RECOV Mask for bit53 - 0=firing 1=blocked - OLD FIR_MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040042"</A>0000000008040042 (SCOM)<BR>
<A NAME="0000000008040052"</A>0000000008040052 (SCOM1)<BR>
<A NAME="0000000008040062"</A>0000000008040062 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.SPATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.SPATTN_MASK_Q_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK_UNUSED: Unused SPATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK01: SPATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK02: SPATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK03: SPATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK04: SPATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK05: SPATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK06: SPATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK07: SPATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK08: SPATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK09: SPATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK10: SPATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK11: SPATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK12: SPATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK13: SPATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK14: SPATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK15: SPATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK16: SPATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK17: SPATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK18: SPATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK19: SPATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK20: SPATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK21: SPATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK22: SPATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK23: SPATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK24: SPATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK25: SPATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK26: SPATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK27: SPATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK28: SPATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK29: SPATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK30: SPATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK31: SPATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK32: SPATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK33: SPATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK34: SPATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPATTN_MASK35: SPATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local XSTOP Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040043"</A>0000000008040043 (SCOM)<BR>
<A NAME="0000000008040053"</A>0000000008040053 (SCOM1)<BR>
<A NAME="0000000008040063"</A>0000000008040063 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.LOCAL_XSTOP_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.LXSTOP_MASK_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK_UNUSED: Unused Local XSTOP Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK01: Local XSTOP Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK02: Local XSTOP Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK03: Local XSTOP Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK04: Local XSTOP Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK05: Local XSTOP Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK06: Local XSTOP Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK07: Local XSTOP Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK08: Local XSTOP Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK09: Local XSTOP Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK10: Local XSTOP Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK11: Local XSTOP Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK12: Local XSTOP Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK13: Local XSTOP Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK14: Local XSTOP Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_XSTOP_MASK15: Local XSTOP Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Host Attention Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040044"</A>0000000008040044 (SCOM)<BR>
<A NAME="0000000008040054"</A>0000000008040054 (SCOM1)<BR>
<A NAME="0000000008040064"</A>0000000008040064 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.HOSTATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.HOSTATTN_MASK_Q_INST.LATC.L2(0:53) [000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK_UNUSED: Unused HOSTATTN Mask bit0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK01: HOSTATTN Mask for bit1 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK02: HOSTATTN Mask for bit2 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK03: HOSTATTN Mask for bit3 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK04: HOSTATTN Mask for bit4 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK05: HOSTATTN Mask for bit5 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK06: HOSTATTN Mask for bit6 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK07: HOSTATTN Mask for bit7 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK08: HOSTATTN Mask for bit8 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK09: HOSTATTN Mask for bit9 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK10: HOSTATTN Mask for bit10 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK11: HOSTATTN Mask for bit11 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK12: HOSTATTN Mask for bit12 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK13: HOSTATTN Mask for bit13 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK14: HOSTATTN Mask for bit14 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK15: HOSTATTN Mask for bit15 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK16: HOSTATTN Mask for bit16 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK17: HOSTATTN Mask for bit17 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK18: HOSTATTN Mask for bit18 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK19: HOSTATTN Mask for bit19 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK20: HOSTATTN Mask for bit20 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK21: HOSTATTN Mask for bit21 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK22: HOSTATTN Mask for bit22 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK23: HOSTATTN Mask for bit23 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK24: HOSTATTN Mask for bit24 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK25: HOSTATTN Mask for bit25 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK26: HOSTATTN Mask for bit26 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK27: HOSTATTN Mask for bit27 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK28: HOSTATTN Mask for bit28 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK29: HOSTATTN Mask for bit29 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK30: HOSTATTN Mask for bit30 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK31: HOSTATTN Mask for bit31 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK32: HOSTATTN Mask for bit32 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK33: HOSTATTN Mask for bit33 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK34: HOSTATTN Mask for bit34 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK35: HOSTATTN Mask for bit35 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK36: HOSTATTN Mask for bit36 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK37: HOSTATTN Mask for bit37 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK38: HOSTATTN Mask for bit38 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK39: HOSTATTN Mask for bit39 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK40: HOSTATTN Mask for bit40 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK41: HOSTATTN Mask for bit41 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK42: HOSTATTN Mask for bit42 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK43: HOSTATTN Mask for bit43 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK44: HOSTATTN Mask for bit44 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK45: HOSTATTN Mask for bit45 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK46: HOSTATTN Mask for bit46 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK47: HOSTATTN Mask for bit47 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK48: HOSTATTN Mask for bit48 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK49: HOSTATTN Mask for bit49 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK50: HOSTATTN Mask for bit50 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK51: HOSTATTN Mask for bit51 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK52: HOSTATTN Mask for bit52 - 0=firing 1=blocked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOSTATTN_MASK53: HOSTATTN Mask for bit53 - 0=firing 1=blocked</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Any Local Error Mask - to PCB (old SUMMARY MASK)</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040080"</A>0000000008040080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.ANY_LOCAL_ERR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.ANY_LOCAL_ERR_MASK_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_XSTOP_TO_PCB: mask XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_RECOV_TO_PCB: mask RECOV to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SPATTN_TO_PCB: mask SPATTN to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LOCAL_XSTOP_TO_PCB: mask LOCAL XSTOP to pcb - 1=blocking</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_HOSTATTN_TO_PCB: mask HOSTATTN to pcb - 1=blocking</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask1 Reg - to CC XSTOP1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040081"</A>0000000008040081 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK1_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask2 Reg - to CC XSTOP2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040082"</A>0000000008040082 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK2_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED20: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNUSED22: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK2_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask3 Reg - to CC XSTOP3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040083"</A>0000000008040083 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK3_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP010: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP011: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP012: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP013: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP014: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP015: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask4 Reg - to CC XSTOP4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040084"</A>0000000008040084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK4_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK4_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Clockstop on XSTOP Mask5 Reg - to CC XSTOP5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040085"</A>0000000008040085 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.CLKSTOP_ON_XSTOP_MASK5_Q_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_XSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_RECOV_ERR: any recov triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SPATTN_ERR: any spattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_LXSTOP_ERR: any xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_HOSTATTN_ERR: any hostattn triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_ERR: system xstop triggers clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_SYS_XSTOP_STAGED_ERR: oob7 -system xstop staged triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_DBG_TRIG_ERR: dbg triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED08: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED09: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED10: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNUSED11: Unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP01: Local XSTOP bit 1 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP02: Local XSTOP bit 2 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP03: Local XSTOP bit 3 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP04: Local XSTOP bit 4 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP05: Local XSTOP bit 5 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP06: Local XSTOP bit 6 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP07: Local XSTOP bit 7 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP08: Local XSTOP bit 8 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP09: Local XSTOP bit 9 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP10: Local XSTOP bit 10 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP11: Local XSTOP bit 11 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP12: Local XSTOP bit 12 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP13: Local XSTOP bit 13 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP14: Local XSTOP bit 14 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLKSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP15: Local XSTOP bit 15 triggers Clockstop using ClockControl XSTOP5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040088"</A>0000000008040088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.COMP.MODE_REG_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_XSTOP: XSTOP will lock XSTOP register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_RECOV: XSTOP will lock RECOV register - default = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_SPATTN: XSTOP will lock SPATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_LXSTOP: XSTOP will lock LXSTOP register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XSTOP_LOCK_HOSTATTN: XSTOP will lock HOSTATTN register - default = 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG05: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_IOPB_ERR: disable_iopb_err XSTOP trigger to IO/PB</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG07: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG08: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DIRECT_ERROR: mask direct error XSTOP trigger to Core</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG10: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG11: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG12: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG13: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG14: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_REG15: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040100"</A>0000000008040100 (SCOM)<BR>
<A NAME="0000000008040101"</A>0000000008040101 (SCOM1)<BR>
<A NAME="0000000008040102"</A>0000000008040102 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.LOCAL_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CFIR: CFIR - Parity or PCB access error <BR>TYPE:RECOV CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CPLT_CTRL: CPLT_CTRL - PCB access error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_PCB: CC - PCB access error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_CC_OTHERS: CC - Clock Control Error <BR>TYPE:RECOV READ STATUS:nn03000F CLEAR:write 0 to nn03000F <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN04: PSC - PSCOM access error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN05: PSC - internal or ring interface error <BR>TYPE:RECOV READ STATUS:nn010001 CLEAR:write 0 to nn010001 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN06: THERM - pwr_comp_err, skitter_comp_err, scan_init_version_reg_parity_err_out , count_state_err_out <BR>TYPE:RECOV - MASK afterwards READ STATUS:nn050013 CLEAR:only scan0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN07: THERM - pcb error <BR>TYPE:RECOV CLEAR:by next PCB req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN08: THERMTRIP - Critical temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN09: THERMTRIP - Fatal temperature indicator <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN10: VOLTTRIP - Voltage sense error <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN11: DBG - scom parity fail <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN12: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN13: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN14: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN15: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN16: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN17: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN18: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN19: reserved <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN20: Trace00 - scom parity err <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN21: Trace01 - scom parity err - Unused in Axon,PCI <BR>TYPE:RECOV CLEAR:by next SCOM req <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN22: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN23: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN24: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN25: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN26: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN27: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN28: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN29: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN30: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN31: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN32: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN33: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN34: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN35: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN36: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN37: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN38: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN39: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN40: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN41: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN42: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN43: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN44: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN45: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN46: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN47: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN48: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN49: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN50: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN51: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN52: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN53: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN54: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN55: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN56: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN57: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN58: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN59: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN60: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN61: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_IN62: unused <BR>TYPE:MASKED (unused) CLEAR:only LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_ERROR_EXT_LOCAL_XSTOP: ext_local_xstop <BR>TYPE:MASKED (unused) CLEAR: <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Mask</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040103"</A>0000000008040103 (SCOM)<BR>
<A NAME="0000000008040104"</A>0000000008040104 (SCOM1)<BR>
<A NAME="0000000008040105"</A>0000000008040105 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.LOCAL_FIR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK00: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK01: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK02: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK03: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK04: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK05: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK06: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK07: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK08: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK09: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK10: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK11: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK12: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK13: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK14: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK15: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK16: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK17: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK18: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK19: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK20: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK21: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK22: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK23: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK24: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK25: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK26: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK27: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK28: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK29: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK30: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK31: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK32: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK33: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK34: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK35: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK36: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK37: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK38: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK39: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK40: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK41: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK42: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK43: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK44: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK45: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK46: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK47: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK48: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK49: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK50: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK51: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK52: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK53: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK54: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK55: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK56: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK57: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK58: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK59: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK60: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK61: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK62: MASK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LFIR_MASK63: MASK</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040106"</A>0000000008040106 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN00: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN01: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN02: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN03: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN04: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN05: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN06: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN07: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN08: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN09: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN10: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN11: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN12: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN13: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN14: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN15: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN16: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN17: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN18: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN19: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN20: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN21: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN22: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN23: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN24: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN25: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN26: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN27: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN28: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN29: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN30: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN31: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN32: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN33: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN34: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN35: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN36: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN37: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN38: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN39: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN40: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN41: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN42: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN43: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN44: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN45: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN46: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN47: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN48: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN49: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN50: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN51: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN52: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN53: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN54: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN55: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN56: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN57: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN58: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN59: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN60: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN61: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN62: ACTION0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0_IN63: ACTION0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040107"</A>0000000008040107 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN00: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN01: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN02: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN03: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN04: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN05: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN06: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN07: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN08: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN09: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN10: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN11: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN12: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN13: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN14: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN15: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN16: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN17: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN18: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN19: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN20: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN21: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN22: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN23: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN24: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN25: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN26: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN27: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN28: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN29: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN30: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN31: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN32: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN33: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN34: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN35: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN36: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN37: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN38: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN39: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN40: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN41: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN42: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN43: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN44: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN45: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN46: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN47: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN48: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN49: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN50: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN51: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN52: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN53: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN54: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN55: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN56: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN57: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN58: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN59: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN60: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN61: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN62: ACTION1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1_IN63: ACTION1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR WOF</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040108"</A>0000000008040108 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.LOCAL_FIR_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN00: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN01: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN02: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN03: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN04: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN05: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN06: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN07: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN08: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN09: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN10: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN11: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN12: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN13: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN14: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN15: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN16: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN17: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN18: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN19: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN20: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN21: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN22: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN23: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN24: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN25: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN26: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN27: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN28: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN29: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN30: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN31: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN32: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN33: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN34: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN35: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN36: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN37: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN38: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN39: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN40: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN41: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN42: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN43: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN44: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN45: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN46: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN47: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN48: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN49: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN50: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN51: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN52: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN53: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN54: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN55: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN56: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN57: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN58: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN59: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN60: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN61: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN62: WOF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW_WCLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_WOF_IN63: WOF</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Local FIR Action2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008040109"</A>0000000008040109 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.FIR.LFIR.LOCALFIR.FIR.DO_ACTION2.FIR_ACTION2.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN00: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN01: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN02: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN03: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN04: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN05: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN06: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN07: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN08: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN09: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN10: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN11: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN12: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN13: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN14: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN15: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN16: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN17: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN18: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN19: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN20: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN21: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN22: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN23: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN24: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN25: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN26: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN27: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN28: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN29: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN30: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN31: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN32: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN33: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN34: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN35: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN36: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN37: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN38: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN39: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN40: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN41: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN42: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN43: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN44: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN45: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN46: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN47: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN48: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN49: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN50: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN51: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN52: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN53: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN54: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN55: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN56: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN57: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN58: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN59: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN60: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN61: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN62: ACTION2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION2_IN63: ACTION2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop1 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050000"</A>0000000008050000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(0:47) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_0_RESULT: Calibrated DTS Result of sensor with id 0. <BR> EQ x50000: CORE0 ISU <BR> EQ x50020: CORE2 ISU <BR> N0,N1,PAUE,PAUW: DTS0 <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_2_RESULT: Calibrated DTS Result of sensor with id 2. <BR> EQ x50000: CORE0 L3 <BR> EQ x50020: CORE2 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop2 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050001"</A>0000000008050001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(48:95) [000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_4_RESULT: Calibrated DTS Result of sensor with id 4. <BR> EQ x50001: CORE1 ISU <BR> EQ x50021: CORE3 ISU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_5_RESULT: Calibrated DTS Result of sensor with id 5. <BR> EQ x50001: CORE1 VSU <BR> EQ x50021: CORE3 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_6_RESULT: Calibrated DTS Result of sensor with id 6. <BR> EQ x50001: CORE1 L3 <BR> EQ x50021: CORE3 L3 <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Thermal Sensor loop3 Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050002"</A>0000000008050002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(96:111) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_8_RESULT: Calibrated DTS Result of sensor with id 8. <BR> EQ x50002: Racetrack <BR> EQ x50022: n/a <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>DTS Trace Results</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050003"</A>0000000008050003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.DTS_TRC_RESULT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.THRESH.COMP.DTS_RESULT_REGQ_INT_INST.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_1_RESULT: Calibrated DTS Result of sensor with id 1. <BR> EQ x50000: CORE0 VSU <BR> EQ x50020: CORE2 VSU <BR> N0,N1,PAUE,PAUW: n/a <BR> AXON,PCI,TP: n/a <BR> 0-11 sensor result, 12-13 trip, 14 spare, 15 valid . <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPM & DTS enables and cntl's</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000805000F"</A>000000000805000F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.THERM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.THERM_MODEREG_LT_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(3:5) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.THERM_DTS_ENABLE_INTQ_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DIS_CPM_BUBBLE_CORR: critical path result bubble correction active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_FORCE_THRES_ACT: force tpc_therm_thres_mac clock gating off and activates clocks</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_TRIP_ENA: therm_thres_trip compare enables <BR> 1xx: trip0 - warning <BR> x1x: trip1 - critical <BR> xx1: trip2 - fatal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_SAMPLE_ENA: 0: no dts sampling, 1: dts sampling is enabled and below counter compare match can occur.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_SAMPLE_PULSE_CNT: A 16 MHz sample pulse is feed into an 18 Bit counter, <BR> with the therm_sample_pulse_cnt it is possible to select a highorder bit of the counter <BR> to enable a resolutions of sampling dtss between 2.5 us and 80 ms. <BR> An edge detection circuit detects the rising edge of the selected counter bit and this triggers a dts sample <BR> 0000: 16 ms <BR> 0001: 8 ms <BR> 0010: 4 ms <BR> 0011: 2 ms <BR> 0100: 1 ms <BR> 0101: 0.5 ms <BR> 0110: 250 us <BR> 0111: 125 us <BR> 1000: 62 .5us <BR> 1001: 31.3 us <BR> 1010: 15.6 us <BR> 1011: 7.8 us <BR> 1100: 3.9 us <BR> 1101: 2 us <BR> 1110: 1 us <BR> 1111: 0.5 us <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_MODE_ENA: forces max or min mode in threshold unit: <BR> 00: is off <BR> 11: is ilegal <BR> 10: max mode <BR> 01: min mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_MODE: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DTS_TRIGGER_SEL: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_THRES_OVERFLOW_MASK: 0 - therm_overflow_err will be enabled <BR> 1 - therm_overflow_err will be disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_MODE_UNUSED: unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_READ_SEL: selects which dts result will be provided with pcb read addr_v(3): <BR> 0000: DTS 0 <BR> 0001: DTS 1 <BR> 0010: DTS 2 <BR> 0100: DTS 4 <BR> 0101: DTS 5 <BR> 0110: DTS 6 <BR> 1000: DTS 8 <BR> 1111: Worst Case Sensor <BR> <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L1: loop1 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 0 <BR> 1xxx: DTS 0 available <BR> x1xx: DTS 1 available <BR> xx1x: DTS 2 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L2: loop2 dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 4 <BR> 1xxx: DTS 4 available <BR> x1xx: DTS 5 available <BR> xx1x: DTS 6 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_DTS_ENABLE_L3: dts enables: <BR> If there is only a single DTS enabled, it has to be the first DTS in a loop - here DTS 8 <BR> 1xxx: DTS 8 available <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050010"</A>0000000008050010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_MODEREG_LT_8_INST.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_HOLD_SAMPLE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_V_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE: forces skitter to hold current sample</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SKITTER_STICKINESS: if '0' accumulation mode, '1' samples new value each cycle and resets sticky value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_MODE_UNUSED1: unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_DBGTRIG_SEL: bit0: hold_on_trigger0 <BR> bit1: _on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_RESET_TRIG_SEL: bit0: reset_sticky_on_trigger0 <BR> bit1: reset_sticky_on_trigger1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_SAMPLE_GUTS: selects guts to measure: <BR> 00: guts1 <BR> 01: guts2 <BR> 10: guts3 <BR> 11: guts4 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:43</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_HOLD_SAMPLE_WITH_TRIGGER: forces skitter to hold current sample on dbg trigger, this has highest priority</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER_DATA_V_LT: if '1' the data requested by a skitter force read register has finished and data is present in skitter data register in the collector macro. The data be read by any combination of V25/V26/V27 pcb reads</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050011"</A>0000000008050011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.INJECT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.INJECT_REG_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_TRIP: 00: no injection <BR> 01: warning trip level injection <BR> 10: crtical trip level injection <BR> 11: fatal trip level injection <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THERM_INJECT_MODE: 00: no injection <BR> 01: injection on the next dts sample <BR> 10: solid injection for the next dts samples till bit setting changes <BR> 11: not used <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control / Force Reset Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050012"</A>0000000008050012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.CONTROL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.F_SHIFT_SENSOR [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_trip_history</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_pulse_cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_rd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_reset_cpm_wr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_sample_dts_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l1results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l2results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_thres_l3results</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_measure_volt_interruptible</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_reset_measure_volt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>force_shift_sensor</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thermal Error Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050013"</A>0000000008050013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.ERR_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=24><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(8:10) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.CERR0.HOLD_LATCH_INST.HOLD.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.COUNT_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.RUN_STATE_LT_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.SHIFT_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.SHIFT_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.READ_STATE_LT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.WRITE_STATE_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.SAMPLE_DTS_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.MEASURE_VOLT_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.READ_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.COMP.WRITE_CPM_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PWR_STATUS(15) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>serial_shiftcnt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>therm_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_forcereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scan_init_version_reg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>volt_modereg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>skitter_clksrcreg_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_state_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thres_therm_overflow_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_parity_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shifter_valid_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>timeout_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>f_skitter_err_hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pcb_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>count_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>shift_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_state_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sample_dts_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>measure_volt_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>read_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_cpm_lt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Force Read Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050014"</A>0000000008050014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_FORCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_FORCEREG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>F_SKITTER_READ: Forces the read of that particular skitter</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Clock src control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050016"</A>0000000008050016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_CLKSRCREG_LT_36_INST.LATC.L2(36:37) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_CLKSRC: selects clock to measure: <BR> 000: local mesh clock <BR> 001: external pin skitter_c1_1_in <BR> 010: local d1clk only if d_mode = 1 <BR> 011: external pin skitter_c1_2_in <BR> 100: local lclk only if d_mode = 1 <BR> 101: external pin skitter_c1_3_in <BR> 110: unused <BR> 111: external pin skitter_c1_4_in <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKITTER0_DELAY_SELECT: To select delay to be added <BR> between clock source mux <BR> and inverter chain(base line <BR> delay is 12.2psec) of skitter0. <BR> 00 - No delay <BR> 01 - 0.6psec <BR> 10 - 1.8psec <BR> 11 - 5 psec <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit0:63</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000008050019"</A>0000000008050019 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit32:95</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000805001A"</A>000000000805001A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(32:95) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Skitter Data Register Read Bit64:127</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000805001B"</A>000000000805001B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.SKIT.SKITTER_DATA_LT_INST.LATC.L2(64:127) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timestamp Counter Read</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000000805001C"</A>000000000805001C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPPCI.PCI.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_COUNT_REG_LT_INST.LATC.L2(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPPCI.PCI.EPS.THERM.WSUB.PWR.PCB.TIMESTAMP_OVERFLOW_ERR_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_VALUE: Time stamp counter value during DTS trace mode. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMESTAMP_COUNTER_OVERFLOW_ERR: Over flow error bit of the time stamp counter value during DTS trace mode. <BR></small></TD></TR>
</TABLE>
<BR>




<A NAME="listing"><strong>Address listing</strong></A><BR>
Back to <A HREF="#top">top</A><BR>
<A HREF="#0000000008000000">0000000008000000 TPPCI.PCI.CPLT_CTRL0</A><BR>
<A HREF="#0000000008000010">0000000008000010 TPPCI.PCI.CPLT_CTRL0</A><BR>
<A HREF="#0000000008000020">0000000008000020 TPPCI.PCI.CPLT_CTRL0</A><BR>
<A HREF="#0000000008000001">0000000008000001 TPPCI.PCI.CPLT_CTRL1</A><BR>
<A HREF="#0000000008000011">0000000008000011 TPPCI.PCI.CPLT_CTRL1</A><BR>
<A HREF="#0000000008000021">0000000008000021 TPPCI.PCI.CPLT_CTRL1</A><BR>
<A HREF="#0000000008000002">0000000008000002 TPPCI.PCI.CPLT_CTRL2</A><BR>
<A HREF="#0000000008000012">0000000008000012 TPPCI.PCI.CPLT_CTRL2</A><BR>
<A HREF="#0000000008000022">0000000008000022 TPPCI.PCI.CPLT_CTRL2</A><BR>
<A HREF="#0000000008000003">0000000008000003 TPPCI.PCI.CPLT_CTRL3</A><BR>
<A HREF="#0000000008000013">0000000008000013 TPPCI.PCI.CPLT_CTRL3</A><BR>
<A HREF="#0000000008000023">0000000008000023 TPPCI.PCI.CPLT_CTRL3</A><BR>
<A HREF="#0000000008000004">0000000008000004 TPPCI.PCI.CPLT_CTRL4</A><BR>
<A HREF="#0000000008000014">0000000008000014 TPPCI.PCI.CPLT_CTRL4</A><BR>
<A HREF="#0000000008000024">0000000008000024 TPPCI.PCI.CPLT_CTRL4</A><BR>
<A HREF="#0000000008000005">0000000008000005 TPPCI.PCI.CPLT_CTRL5</A><BR>
<A HREF="#0000000008000015">0000000008000015 TPPCI.PCI.CPLT_CTRL5</A><BR>
<A HREF="#0000000008000025">0000000008000025 TPPCI.PCI.CPLT_CTRL5</A><BR>
<A HREF="#0000000008000008">0000000008000008 TPPCI.PCI.CPLT_CONF0</A><BR>
<A HREF="#0000000008000018">0000000008000018 TPPCI.PCI.CPLT_CONF0</A><BR>
<A HREF="#0000000008000028">0000000008000028 TPPCI.PCI.CPLT_CONF0</A><BR>
<A HREF="#0000000008000009">0000000008000009 TPPCI.PCI.CPLT_CONF1</A><BR>
<A HREF="#0000000008000019">0000000008000019 TPPCI.PCI.CPLT_CONF1</A><BR>
<A HREF="#0000000008000029">0000000008000029 TPPCI.PCI.CPLT_CONF1</A><BR>
<A HREF="#0000000008000100">0000000008000100 TPPCI.PCI.CPLT_STAT0</A><BR>
<A HREF="#0000000008000101">0000000008000101 TPPCI.PCI.CPLT_MASK0</A><BR>
<A HREF="#00000000080003FE">00000000080003FE TPPCI.PCI.CTRL_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000080003FF">00000000080003FF TPPCI.PCI.CTRL_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000008010000">0000000008010000 TPPCI.PCI.EPS.PSC.PSC.PSCOM_MODE_REG</A><BR>
<A HREF="#0000000008010001">0000000008010001 TPPCI.PCI.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG</A><BR>
<A HREF="#0000000008010002">0000000008010002 TPPCI.PCI.EPS.PSC.PSC.PSCOM_ERROR_MASK</A><BR>
<A HREF="#0000000008010003">0000000008010003 TPPCI.PCI.EPS.PSC.PSC.ADDR_TRAP_REG</A><BR>
<A HREF="#0000000008010005">0000000008010005 TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_ENABLE_REG</A><BR>
<A HREF="#0000000008010006">0000000008010006 TPPCI.PCI.EPS.PSC.PSC.WRITE_PROTECT_RINGS_REG</A><BR>
<A HREF="#0000000008010007">0000000008010007 TPPCI.PCI.EPS.PSC.PSC.ATOMIC_LOCK_MASK_LATCH_REG</A><BR>
<A HREF="#0000000008010008">0000000008010008 TPPCI.PCI.EPS.PSC.PSC.RING_FENCE_MASK_LATCH_REG</A><BR>
<A HREF="#0000000008010400">0000000008010400 TPPCI.PCI.TRA0.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000008010401">0000000008010401 TPPCI.PCI.TRA0.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000008010402">0000000008010402 TPPCI.PCI.TRA0.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000008010403">0000000008010403 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000008010404">0000000008010404 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000008010405">0000000008010405 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000008010406">0000000008010406 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000008010407">0000000008010407 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000008010408">0000000008010408 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000008010409">0000000008010409 TPPCI.PCI.TRA0.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#00000000080107C0">00000000080107C0 TPPCI.PCI.EPS.DBG.DBG_MODE_REG</A><BR>
<A HREF="#00000000080107C1">00000000080107C1 TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_1</A><BR>
<A HREF="#00000000080107C2">00000000080107C2 TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_2</A><BR>
<A HREF="#00000000080107C3">00000000080107C3 TPPCI.PCI.EPS.DBG.DBG_INST1_COND_REG_3</A><BR>
<A HREF="#00000000080107C4">00000000080107C4 TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_1</A><BR>
<A HREF="#00000000080107C5">00000000080107C5 TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_2</A><BR>
<A HREF="#00000000080107C6">00000000080107C6 TPPCI.PCI.EPS.DBG.DBG_INST2_COND_REG_3</A><BR>
<A HREF="#00000000080107CD">00000000080107CD TPPCI.PCI.EPS.DBG.DBG_TRACE_REG_0</A><BR>
<A HREF="#00000000080107CE">00000000080107CE TPPCI.PCI.EPS.DBG.DBG_TRACE_REG_1</A><BR>
<A HREF="#00000000080107CF">00000000080107CF TPPCI.PCI.EPS.DBG.DBG_TRACE_MODE_REG_2</A><BR>
<A HREF="#00000000080107D0">00000000080107D0 TPPCI.PCI.EPS.DBG.DEBUG_TRACE_CONTROL</A><BR>
<A HREF="#00000000080107D1">00000000080107D1 TPPCI.PCI.EPS.DBG.XTRA_TRACE_MODE</A><BR>
<A HREF="#0000000008010800">0000000008010800 PEAIB.REGS.PBAIBHWCFG_REG</A><BR>
<A HREF="#0000000008010801">0000000008010801 PEAIB.REGS.PBAIBHWOVR_REG</A><BR>
<A HREF="#0000000008010802">0000000008010802 PEAIB.REGS.PRDSTKOVR_REG</A><BR>
<A HREF="#0000000008010840">0000000008010840 PEAIB.REGS.STACK#0.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010841">0000000008010841 PEAIB.REGS.STACK#0.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010842">0000000008010842 PEAIB.REGS.STACK#0.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010843">0000000008010843 PEAIB.REGS.STACK#0.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010844">0000000008010844 PEAIB.REGS.STACK#0.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010845">0000000008010845 PEAIB.REGS.STACK#0.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010846">0000000008010846 PEAIB.REGS.STACK#0.REGS.PFIRACTION0_REG</A><BR>
<A HREF="#0000000008010847">0000000008010847 PEAIB.REGS.STACK#0.REGS.PFIRACTION1_REG</A><BR>
<A HREF="#0000000008010848">0000000008010848 PEAIB.REGS.STACK#0.REGS.PFIRWOF_REG</A><BR>
<A HREF="#000000000801084A">000000000801084A PEAIB.REGS.STACK#0.REGS.PHBRESET_REG</A><BR>
<A HREF="#000000000801084B">000000000801084B PEAIB.REGS.STACK#0.REGS.PBAIB_CERR_RPT_REG</A><BR>
<A HREF="#000000000801084C">000000000801084C PEAIB.REGS.STACK#0.REGS.RESERVED1_REG</A><BR>
<A HREF="#000000000801084D">000000000801084D PEAIB.REGS.STACK#0.REGS.PBAIBTXCCR_REG</A><BR>
<A HREF="#000000000801084E">000000000801084E PEAIB.REGS.STACK#0.REGS.PBAIBTXDCR_REG</A><BR>
<A HREF="#0000000008010880">0000000008010880 PEAIB.REGS.STACK#1.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010881">0000000008010881 PEAIB.REGS.STACK#1.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010882">0000000008010882 PEAIB.REGS.STACK#1.REGS.PFIR_REG</A><BR>
<A HREF="#0000000008010883">0000000008010883 PEAIB.REGS.STACK#1.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010884">0000000008010884 PEAIB.REGS.STACK#1.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010885">0000000008010885 PEAIB.REGS.STACK#1.REGS.PFIRMASK_REG</A><BR>
<A HREF="#0000000008010886">0000000008010886 PEAIB.REGS.STACK#1.REGS.PFIRACTION0_REG</A><BR>
<A HREF="#0000000008010887">0000000008010887 PEAIB.REGS.STACK#1.REGS.PFIRACTION1_REG</A><BR>
<A HREF="#0000000008010888">0000000008010888 PEAIB.REGS.STACK#1.REGS.PFIRWOF_REG</A><BR>
<A HREF="#000000000801088A">000000000801088A PEAIB.REGS.STACK#1.REGS.PHBRESET_REG</A><BR>
<A HREF="#000000000801088B">000000000801088B PEAIB.REGS.STACK#1.REGS.PBAIB_CERR_RPT_REG</A><BR>
<A HREF="#000000000801088C">000000000801088C PEAIB.REGS.STACK#1.REGS.RESERVED1_REG</A><BR>
<A HREF="#000000000801088D">000000000801088D PEAIB.REGS.STACK#1.REGS.PBAIBTXCCR_REG</A><BR>
<A HREF="#000000000801088E">000000000801088E PEAIB.REGS.STACK#1.REGS.PBAIBTXDCR_REG</A><BR>
<A HREF="#00000000080108C0">00000000080108C0 PEAIB.REGS.STACK#2.REGS.PFIR_REG</A><BR>
<A HREF="#00000000080108C1">00000000080108C1 PEAIB.REGS.STACK#2.REGS.PFIR_REG</A><BR>
<A HREF="#00000000080108C2">00000000080108C2 PEAIB.REGS.STACK#2.REGS.PFIR_REG</A><BR>
<A HREF="#00000000080108C3">00000000080108C3 PEAIB.REGS.STACK#2.REGS.PFIRMASK_REG</A><BR>
<A HREF="#00000000080108C4">00000000080108C4 PEAIB.REGS.STACK#2.REGS.PFIRMASK_REG</A><BR>
<A HREF="#00000000080108C5">00000000080108C5 PEAIB.REGS.STACK#2.REGS.PFIRMASK_REG</A><BR>
<A HREF="#00000000080108C6">00000000080108C6 PEAIB.REGS.STACK#2.REGS.PFIRACTION0_REG</A><BR>
<A HREF="#00000000080108C7">00000000080108C7 PEAIB.REGS.STACK#2.REGS.PFIRACTION1_REG</A><BR>
<A HREF="#00000000080108C8">00000000080108C8 PEAIB.REGS.STACK#2.REGS.PFIRWOF_REG</A><BR>
<A HREF="#00000000080108CA">00000000080108CA PEAIB.REGS.STACK#2.REGS.PHBRESET_REG</A><BR>
<A HREF="#00000000080108CB">00000000080108CB PEAIB.REGS.STACK#2.REGS.PBAIB_CERR_RPT_REG</A><BR>
<A HREF="#00000000080108CC">00000000080108CC PEAIB.REGS.STACK#2.REGS.RESERVED1_REG</A><BR>
<A HREF="#00000000080108CD">00000000080108CD PEAIB.REGS.STACK#2.REGS.PBAIBTXCCR_REG</A><BR>
<A HREF="#00000000080108CE">00000000080108CE PEAIB.REGS.STACK#2.REGS.PBAIBTXDCR_REG</A><BR>
<A HREF="#0000000008010900">0000000008010900 PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</A><BR>
<A HREF="#0000000008010902">0000000008010902 PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</A><BR>
<A HREF="#0000000008010904">0000000008010904 PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_EXCL</A><BR>
<A HREF="#0000000008010905">0000000008010905 PEPHB0.ETUX16.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</A><BR>
<A HREF="#0000000008010906">0000000008010906 PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_INCL_CMP</A><BR>
<A HREF="#0000000008010907">0000000008010907 PEPHB0.ETUX16.PHB5_SCOM_UV_SEC_INCL_MSK</A><BR>
<A HREF="#0000000008010908">0000000008010908 PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000008010909">0000000008010909 PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801090A">000000000801090A PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000107F40C00">0000000107F40C00 PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF30C08">00000000FFF30C08 PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF30C10">00000000FFF30C10 PEPHB0.ETUX16.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801090B">000000000801090B PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801090C">000000000801090C PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801090D">000000000801090D PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#0000000107F40C18">0000000107F40C18 PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF30C20">00000000FFF30C20 PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF30C28">00000000FFF30C28 PEPHB0.ETUX16.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801090E">000000000801090E PEPHB0.ETUX16.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#0000000107F40C30">0000000107F40C30 PEPHB0.ETUX16.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#000000000801090F">000000000801090F PEPHB0.ETUX16.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000107F40C38">0000000107F40C38 PEPHB0.ETUX16.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000008010910">0000000008010910 PEPHB0.ETUX16.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000107F40C40">0000000107F40C40 PEPHB0.ETUX16.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000008010913">0000000008010913 PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</A><BR>
<A HREF="#0000000008010915">0000000008010915 PEPHB0.ETUX16.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</A><BR>
<A HREF="#0000000008010917">0000000008010917 PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_CONFIG</A><BR>
<A HREF="#0000000008010918">0000000008010918 PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</A><BR>
<A HREF="#0000000008010919">0000000008010919 PEPHB0.ETUX16.RSB.RSB.REGS.PHB5_PMON_COUNTERS</A><BR>
<A HREF="#0000000008010940">0000000008010940 PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</A><BR>
<A HREF="#0000000008010942">0000000008010942 PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</A><BR>
<A HREF="#0000000008010944">0000000008010944 PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_EXCL</A><BR>
<A HREF="#0000000008010945">0000000008010945 PEPHB1.ETUX08.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</A><BR>
<A HREF="#0000000008010946">0000000008010946 PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_INCL_CMP</A><BR>
<A HREF="#0000000008010947">0000000008010947 PEPHB1.ETUX08.PHB5_SCOM_UV_SEC_INCL_MSK</A><BR>
<A HREF="#0000000008010948">0000000008010948 PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000008010949">0000000008010949 PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801094A">000000000801094A PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000107F50C00">0000000107F50C00 PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF40C08">00000000FFF40C08 PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF40C10">00000000FFF40C10 PEPHB1.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801094B">000000000801094B PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801094C">000000000801094C PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801094D">000000000801094D PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#0000000107F50C18">0000000107F50C18 PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF40C20">00000000FFF40C20 PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF40C28">00000000FFF40C28 PEPHB1.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801094E">000000000801094E PEPHB1.ETUX08.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#0000000107F50C30">0000000107F50C30 PEPHB1.ETUX08.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#000000000801094F">000000000801094F PEPHB1.ETUX08.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000107F50C38">0000000107F50C38 PEPHB1.ETUX08.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000008010950">0000000008010950 PEPHB1.ETUX08.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000107F50C40">0000000107F50C40 PEPHB1.ETUX08.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000008010953">0000000008010953 PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</A><BR>
<A HREF="#0000000008010955">0000000008010955 PEPHB1.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</A><BR>
<A HREF="#0000000008010957">0000000008010957 PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_CONFIG</A><BR>
<A HREF="#0000000008010958">0000000008010958 PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</A><BR>
<A HREF="#0000000008010959">0000000008010959 PEPHB1.ETUX08.RSB.RSB.REGS.PHB5_PMON_COUNTERS</A><BR>
<A HREF="#0000000008010980">0000000008010980 PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_HVIAR</A><BR>
<A HREF="#0000000008010982">0000000008010982 PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PHB5_SCOM_UVIAR</A><BR>
<A HREF="#0000000008010984">0000000008010984 PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_EXCL</A><BR>
<A HREF="#0000000008010985">0000000008010985 PEPHB2.ETUX08.RSB.RSB.REGS.REGS_UVI.PHB5_SCOM_UV_OFFSET_CNTL</A><BR>
<A HREF="#0000000008010986">0000000008010986 PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_INCL_CMP</A><BR>
<A HREF="#0000000008010987">0000000008010987 PEPHB2.ETUX08.PHB5_SCOM_UV_SEC_INCL_MSK</A><BR>
<A HREF="#0000000008010988">0000000008010988 PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000008010989">0000000008010989 PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801098A">000000000801098A PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#0000000107F60C00">0000000107F60C00 PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF50C08">00000000FFF50C08 PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#00000000FFF50C10">00000000FFF50C10 PEPHB2.ETUX08.RSB.RSB.REGS.FIR_REG</A><BR>
<A HREF="#000000000801098B">000000000801098B PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801098C">000000000801098C PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801098D">000000000801098D PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#0000000107F60C18">0000000107F60C18 PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF50C20">00000000FFF50C20 PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#00000000FFF50C28">00000000FFF50C28 PEPHB2.ETUX08.RSB.RSB.REGS.MASK_REG</A><BR>
<A HREF="#000000000801098E">000000000801098E PEPHB2.ETUX08.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#0000000107F60C30">0000000107F60C30 PEPHB2.ETUX08.RSB.RSB.REGS.ACT0_REG</A><BR>
<A HREF="#000000000801098F">000000000801098F PEPHB2.ETUX08.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000107F60C38">0000000107F60C38 PEPHB2.ETUX08.RSB.RSB.REGS.ACTION1_REG</A><BR>
<A HREF="#0000000008010990">0000000008010990 PEPHB2.ETUX08.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000107F60C40">0000000107F60C40 PEPHB2.ETUX08.RSB.RSB.REGS.WOF_REG</A><BR>
<A HREF="#0000000008010993">0000000008010993 PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PASR</A><BR>
<A HREF="#0000000008010995">0000000008010995 PEPHB2.ETUX08.RSB.RSB.SCOM.SSR.PLB.PLAP.PCI_DLR_LAP.DLR_PAST</A><BR>
<A HREF="#0000000008010997">0000000008010997 PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_CONFIG</A><BR>
<A HREF="#0000000008010998">0000000008010998 PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_EVENT_SEL</A><BR>
<A HREF="#0000000008010999">0000000008010999 PEPHB2.ETUX08.RSB.RSB.REGS.PHB5_PMON_COUNTERS</A><BR>
<A HREF="#0000000008011100">0000000008011100 PCIIOPP.TOP0.IOPFIR</A><BR>
<A HREF="#0000000008011101">0000000008011101 PCIIOPP.TOP0.IOPFIR</A><BR>
<A HREF="#0000000008011102">0000000008011102 PCIIOPP.TOP0.IOPFIR</A><BR>
<A HREF="#0000000008011103">0000000008011103 PCIIOPP.TOP0.IOPFIRMASK</A><BR>
<A HREF="#0000000008011104">0000000008011104 PCIIOPP.TOP0.IOPFIRMASK</A><BR>
<A HREF="#0000000008011105">0000000008011105 PCIIOPP.TOP0.IOPFIRMASK</A><BR>
<A HREF="#0000000008011106">0000000008011106 PCIIOPP.TOP0.IOPFIRACT0</A><BR>
<A HREF="#0000000008011107">0000000008011107 PCIIOPP.TOP0.IOPFIRACT1</A><BR>
<A HREF="#000000000801110A">000000000801110A PCIIOPP.TOP0.IXRADR0</A><BR>
<A HREF="#000000000801110B">000000000801110B PCIIOPP.TOP0.IXRADR1</A><BR>
<A HREF="#000000000801110C">000000000801110C PCIIOPP.TOP0.IXDATA0</A><BR>
<A HREF="#000000000801110D">000000000801110D PCIIOPP.TOP0.IXDATA1</A><BR>
<A HREF="#000000000801110E">000000000801110E PCIIOPP.TOP0.IXMODE</A><BR>
<A HREF="#000000000801110F">000000000801110F PCIIOPP.TOP0.IXERRPT</A><BR>
<A HREF="#0000000008011110">0000000008011110 PCIIOPP.TOP0.IXCS</A><BR>
<A HREF="#0000000008011114">0000000008011114 PCIIOPP.TOP0.PIPEDOUTCTL0</A><BR>
<A HREF="#0000000008011115">0000000008011115 PCIIOPP.TOP0.PIPEDOUTCTL1</A><BR>
<A HREF="#0000000008011116">0000000008011116 PCIIOPP.TOP0.PIPEDOUTCTL2</A><BR>
<A HREF="#0000000008011117">0000000008011117 PCIIOPP.TOP0.PIPEDOUTCTL3</A><BR>
<A HREF="#0000000008011118">0000000008011118 PCIIOPP.TOP0.PIPEDOUTCTL4</A><BR>
<A HREF="#0000000008011119">0000000008011119 PCIIOPP.TOP0.PIPEDINCTL0</A><BR>
<A HREF="#000000000801111A">000000000801111A PCIIOPP.TOP0.PIPEDINCTL1</A><BR>
<A HREF="#000000000801111B">000000000801111B PCIIOPP.TOP0.PIPEDINCTL2</A><BR>
<A HREF="#000000000801111C">000000000801111C PCIIOPP.TOP0.PIPEDINCTL3</A><BR>
<A HREF="#000000000801111D">000000000801111D PCIIOPP.TOP0.PIPEDINCTL4</A><BR>
<A HREF="#0000000008011500">0000000008011500 PCIIOPP.TOP1.IOPFIR</A><BR>
<A HREF="#0000000008011501">0000000008011501 PCIIOPP.TOP1.IOPFIR</A><BR>
<A HREF="#0000000008011502">0000000008011502 PCIIOPP.TOP1.IOPFIR</A><BR>
<A HREF="#0000000008011503">0000000008011503 PCIIOPP.TOP1.IOPFIRMASK</A><BR>
<A HREF="#0000000008011504">0000000008011504 PCIIOPP.TOP1.IOPFIRMASK</A><BR>
<A HREF="#0000000008011505">0000000008011505 PCIIOPP.TOP1.IOPFIRMASK</A><BR>
<A HREF="#0000000008011506">0000000008011506 PCIIOPP.TOP1.IOPFIRACT0</A><BR>
<A HREF="#0000000008011507">0000000008011507 PCIIOPP.TOP1.IOPFIRACT1</A><BR>
<A HREF="#000000000801150A">000000000801150A PCIIOPP.TOP1.IXRADR0</A><BR>
<A HREF="#000000000801150B">000000000801150B PCIIOPP.TOP1.IXRADR1</A><BR>
<A HREF="#000000000801150C">000000000801150C PCIIOPP.TOP1.IXDATA0</A><BR>
<A HREF="#000000000801150D">000000000801150D PCIIOPP.TOP1.IXDATA1</A><BR>
<A HREF="#000000000801150E">000000000801150E PCIIOPP.TOP1.IXMODE</A><BR>
<A HREF="#000000000801150F">000000000801150F PCIIOPP.TOP1.IXERRPT</A><BR>
<A HREF="#0000000008011510">0000000008011510 PCIIOPP.TOP1.IXCS</A><BR>
<A HREF="#0000000008011514">0000000008011514 PCIIOPP.TOP1.PIPEDOUTCTL0</A><BR>
<A HREF="#0000000008011515">0000000008011515 PCIIOPP.TOP1.PIPEDOUTCTL1</A><BR>
<A HREF="#0000000008011516">0000000008011516 PCIIOPP.TOP1.PIPEDOUTCTL2</A><BR>
<A HREF="#0000000008011517">0000000008011517 PCIIOPP.TOP1.PIPEDOUTCTL3</A><BR>
<A HREF="#0000000008011518">0000000008011518 PCIIOPP.TOP1.PIPEDOUTCTL4</A><BR>
<A HREF="#0000000008011519">0000000008011519 PCIIOPP.TOP1.PIPEDINCTL0</A><BR>
<A HREF="#000000000801151A">000000000801151A PCIIOPP.TOP1.PIPEDINCTL1</A><BR>
<A HREF="#000000000801151B">000000000801151B PCIIOPP.TOP1.PIPEDINCTL2</A><BR>
<A HREF="#000000000801151C">000000000801151C PCIIOPP.TOP1.PIPEDINCTL3</A><BR>
<A HREF="#000000000801151D">000000000801151D PCIIOPP.TOP1.PIPEDINCTL4</A><BR>
<A HREF="#0000000008030000">0000000008030000 TPPCI.PCI.SYNC_CONFIG</A><BR>
<A HREF="#0000000008030001">0000000008030001 TPPCI.PCI.OPCG_ALIGN</A><BR>
<A HREF="#0000000008030002">0000000008030002 TPPCI.PCI.OPCG_REG0</A><BR>
<A HREF="#0000000008030003">0000000008030003 TPPCI.PCI.OPCG_REG1</A><BR>
<A HREF="#0000000008030004">0000000008030004 TPPCI.PCI.OPCG_REG2</A><BR>
<A HREF="#0000000008030005">0000000008030005 TPPCI.PCI.SCAN_REGION_TYPE</A><BR>
<A HREF="#0000000008030006">0000000008030006 TPPCI.PCI.CLK_REGION</A><BR>
<A HREF="#0000000008030008">0000000008030008 TPPCI.PCI.CLOCK_STAT_SL</A><BR>
<A HREF="#0000000008030009">0000000008030009 TPPCI.PCI.CLOCK_STAT_NSL</A><BR>
<A HREF="#000000000803000A">000000000803000A TPPCI.PCI.CLOCK_STAT_ARY</A><BR>
<A HREF="#000000000803000B">000000000803000B TPPCI.PCI.BIST</A><BR>
<A HREF="#000000000803000C">000000000803000C TPPCI.PCI.XSTOP1</A><BR>
<A HREF="#000000000803000D">000000000803000D TPPCI.PCI.XSTOP2</A><BR>
<A HREF="#000000000803000E">000000000803000E TPPCI.PCI.XSTOP3</A><BR>
<A HREF="#000000000803000F">000000000803000F TPPCI.PCI.ERROR_STATUS</A><BR>
<A HREF="#0000000008030010">0000000008030010 TPPCI.PCI.OPCG_CAPT1</A><BR>
<A HREF="#0000000008030011">0000000008030011 TPPCI.PCI.OPCG_CAPT2</A><BR>
<A HREF="#0000000008030012">0000000008030012 TPPCI.PCI.OPCG_CAPT3</A><BR>
<A HREF="#0000000008030013">0000000008030013 TPPCI.PCI.DBG_CBS_CC</A><BR>
<A HREF="#0000000008030014">0000000008030014 TPPCI.PCI.XSTOP4</A><BR>
<A HREF="#0000000008030015">0000000008030015 TPPCI.PCI.XSTOP5</A><BR>
<A HREF="#0000000008030016">0000000008030016 TPPCI.PCI.REGION_CCFLUSH_STATUS</A><BR>
<A HREF="#0000000008030020">0000000008030020 TPPCI.PCI.PCB_OPCG_GO</A><BR>
<A HREF="#0000000008030028">0000000008030028 TPPCI.PCI.PHASE_COUNTER_RESET</A><BR>
<A HREF="#0000000008030030">0000000008030030 TPPCI.PCI.PCB_OPCG_STOP</A><BR>
<A HREF="#00000000080303FE">00000000080303FE TPPCI.PCI.CC_PROTECT_MODE_REG</A><BR>
<A HREF="#00000000080303FF">00000000080303FF TPPCI.PCI.CC_ATOMIC_LOCK_REG</A><BR>
<A HREF="#0000000008038000">0000000008038000 TPPCI.PCI.SCAN32</A><BR>
<A HREF="#0000000008039000">0000000008039000 TPPCI.PCI.SCAN_LONG_ROTATE</A><BR>
<A HREF="#000000000803A000">000000000803A000 TPPCI.PCI.SCAN_UPDATEDR</A><BR>
<A HREF="#000000000803B000">000000000803B000 TPPCI.PCI.SCAN_UPDATEDR_LONG</A><BR>
<A HREF="#000000000803C000">000000000803C000 TPPCI.PCI.SCAN_CAPTUREDR</A><BR>
<A HREF="#000000000803D000">000000000803D000 TPPCI.PCI.SCAN_CAPTUREDR_LONG</A><BR>
<A HREF="#000000000803E000">000000000803E000 TPPCI.PCI.SCAN64</A><BR>
<A HREF="#000000000803F000">000000000803F000 TPPCI.PCI.SCAN64CONTSCAN</A><BR>
<A HREF="#0000000008040000">0000000008040000 TPPCI.PCI.XSTOP</A><BR>
<A HREF="#0000000008040001">0000000008040001 TPPCI.PCI.RECOV</A><BR>
<A HREF="#0000000008040002">0000000008040002 TPPCI.PCI.SPATTN</A><BR>
<A HREF="#0000000008040003">0000000008040003 TPPCI.PCI.LOCAL_XSTOP</A><BR>
<A HREF="#0000000008040004">0000000008040004 TPPCI.PCI.HOSTATTN</A><BR>
<A HREF="#0000000008040010">0000000008040010 TPPCI.PCI.XSTOP_UNMASKED</A><BR>
<A HREF="#0000000008040011">0000000008040011 TPPCI.PCI.RECOV_UNMASKED</A><BR>
<A HREF="#0000000008040012">0000000008040012 TPPCI.PCI.SPATTN_UNMASKED</A><BR>
<A HREF="#0000000008040013">0000000008040013 TPPCI.PCI.LOCAL_XSTOP_UNMASKED</A><BR>
<A HREF="#0000000008040014">0000000008040014 TPPCI.PCI.HOSTATTN_UNMASKED</A><BR>
<A HREF="#0000000008040021">0000000008040021 TPPCI.PCI.WOF</A><BR>
<A HREF="#0000000008040040">0000000008040040 TPPCI.PCI.XSTOP_MASK</A><BR>
<A HREF="#0000000008040050">0000000008040050 TPPCI.PCI.XSTOP_MASK</A><BR>
<A HREF="#0000000008040060">0000000008040060 TPPCI.PCI.XSTOP_MASK</A><BR>
<A HREF="#0000000008040041">0000000008040041 TPPCI.PCI.RECOV_MASK</A><BR>
<A HREF="#0000000008040051">0000000008040051 TPPCI.PCI.RECOV_MASK</A><BR>
<A HREF="#0000000008040061">0000000008040061 TPPCI.PCI.RECOV_MASK</A><BR>
<A HREF="#0000000008040042">0000000008040042 TPPCI.PCI.SPATTN_MASK</A><BR>
<A HREF="#0000000008040052">0000000008040052 TPPCI.PCI.SPATTN_MASK</A><BR>
<A HREF="#0000000008040062">0000000008040062 TPPCI.PCI.SPATTN_MASK</A><BR>
<A HREF="#0000000008040043">0000000008040043 TPPCI.PCI.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000008040053">0000000008040053 TPPCI.PCI.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000008040063">0000000008040063 TPPCI.PCI.LOCAL_XSTOP_MASK</A><BR>
<A HREF="#0000000008040044">0000000008040044 TPPCI.PCI.HOSTATTN_MASK</A><BR>
<A HREF="#0000000008040054">0000000008040054 TPPCI.PCI.HOSTATTN_MASK</A><BR>
<A HREF="#0000000008040064">0000000008040064 TPPCI.PCI.HOSTATTN_MASK</A><BR>
<A HREF="#0000000008040080">0000000008040080 TPPCI.PCI.EPS.FIR.ANY_LOCAL_ERR_MASK</A><BR>
<A HREF="#0000000008040081">0000000008040081 TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK1</A><BR>
<A HREF="#0000000008040082">0000000008040082 TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK2</A><BR>
<A HREF="#0000000008040083">0000000008040083 TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK3</A><BR>
<A HREF="#0000000008040084">0000000008040084 TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK4</A><BR>
<A HREF="#0000000008040085">0000000008040085 TPPCI.PCI.EPS.FIR.CLKSTOP_ON_XSTOP_MASK5</A><BR>
<A HREF="#0000000008040088">0000000008040088 TPPCI.PCI.EPS.FIR.MODE_REG</A><BR>
<A HREF="#0000000008040100">0000000008040100 TPPCI.PCI.LOCAL_FIR</A><BR>
<A HREF="#0000000008040101">0000000008040101 TPPCI.PCI.LOCAL_FIR</A><BR>
<A HREF="#0000000008040102">0000000008040102 TPPCI.PCI.LOCAL_FIR</A><BR>
<A HREF="#0000000008040103">0000000008040103 TPPCI.PCI.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000008040104">0000000008040104 TPPCI.PCI.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000008040105">0000000008040105 TPPCI.PCI.EPS.FIR.LOCAL_FIR_MASK</A><BR>
<A HREF="#0000000008040106">0000000008040106 TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION0</A><BR>
<A HREF="#0000000008040107">0000000008040107 TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION1</A><BR>
<A HREF="#0000000008040108">0000000008040108 TPPCI.PCI.EPS.FIR.LOCAL_FIR_WOF</A><BR>
<A HREF="#0000000008040109">0000000008040109 TPPCI.PCI.EPS.FIR.LOCAL_FIR_ACTION2</A><BR>
<A HREF="#0000000008050000">0000000008050000 TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT0</A><BR>
<A HREF="#0000000008050001">0000000008050001 TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT1</A><BR>
<A HREF="#0000000008050002">0000000008050002 TPPCI.PCI.EPS.THERM.WSUB.DTS_RESULT2</A><BR>
<A HREF="#0000000008050003">0000000008050003 TPPCI.PCI.EPS.THERM.WSUB.DTS_TRC_RESULT</A><BR>
<A HREF="#000000000805000F">000000000805000F TPPCI.PCI.EPS.THERM.WSUB.THERM_MODE_REG</A><BR>
<A HREF="#0000000008050010">0000000008050010 TPPCI.PCI.EPS.THERM.WSUB.SKITTER_MODE_REG</A><BR>
<A HREF="#0000000008050011">0000000008050011 TPPCI.PCI.EPS.THERM.WSUB.INJECT_REG</A><BR>
<A HREF="#0000000008050012">0000000008050012 TPPCI.PCI.EPS.THERM.WSUB.CONTROL_REG</A><BR>
<A HREF="#0000000008050013">0000000008050013 TPPCI.PCI.EPS.THERM.WSUB.ERR_STATUS_REG</A><BR>
<A HREF="#0000000008050014">0000000008050014 TPPCI.PCI.EPS.THERM.WSUB.SKITTER_FORCE_REG</A><BR>
<A HREF="#0000000008050016">0000000008050016 TPPCI.PCI.EPS.THERM.WSUB.SKITTER_CLKSRC_REG</A><BR>
<A HREF="#0000000008050019">0000000008050019 TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA0</A><BR>
<A HREF="#000000000805001A">000000000805001A TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA1</A><BR>
<A HREF="#000000000805001B">000000000805001B TPPCI.PCI.EPS.THERM.WSUB.SKITTER_DATA2</A><BR>
<A HREF="#000000000805001C">000000000805001C TPPCI.PCI.EPS.THERM.WSUB.TIMESTAMP_COUNTER_READ</A><BR>
Back to <A HREF="#top">top</A><BR>
</BODY>
</HTML>
