//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_fusion_9558691967149515329_kernel0

.visible .entry Fused_Cast_fusion_9558691967149515329_kernel0(
	.param .u64 Fused_Cast_fusion_9558691967149515329_kernel0_param_0,
	.param .u64 Fused_Cast_fusion_9558691967149515329_kernel0_param_1
)
{
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [Fused_Cast_fusion_9558691967149515329_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Cast_fusion_9558691967149515329_kernel0_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 12;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r3, 2;
	add.s32 	%r5, %r4, %r2;
	mul.wide.s32 	%rd4, %r5, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r5, 2;
	add.s64 	%rd8, %rd6, %rd7;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f8;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f7;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f6;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f5;}

	// inline asm
	st.global.v4.u16 	[%rd8], {%rs1, %rs2, %rs3, %rs4};
	ret;
}


