# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../source/vhdl/integer_test.vhd" \

# Do not sort compile order
nosort
