[2025-09-17 11:43:13] START suite=qualcomm_srv trace=srv415_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv415_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2647454 heartbeat IPC: 3.777 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5056238 heartbeat IPC: 4.151 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5056238 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5056238 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13743316 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22147669 heartbeat IPC: 1.19 cumulative IPC: 1.17 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30554630 heartbeat IPC: 1.189 cumulative IPC: 1.177 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39029614 heartbeat IPC: 1.18 cumulative IPC: 1.177 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 47774112 heartbeat IPC: 1.144 cumulative IPC: 1.17 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 56172082 heartbeat IPC: 1.191 cumulative IPC: 1.174 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 64726563 heartbeat IPC: 1.169 cumulative IPC: 1.173 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 73304563 heartbeat IPC: 1.166 cumulative IPC: 1.172 (Simulation time: 00 hr 10 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv415_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 82094389 heartbeat IPC: 1.138 cumulative IPC: 1.168 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85352810 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85352810 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv415_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000002 cycles: 85352810
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 14.96 Average ROB Occupancy at Mispredict: 27.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2772
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 12.58
BRANCH_DIRECT_CALL: 0.7089
BRANCH_INDIRECT_CALL: 0.5165
BRANCH_RETURN: 0.4598


====Backend Stall Breakdown====
ROB_STALL: 184772
LQ_STALL: 0
SQ_STALL: 542377


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 89.21583
REPLAY_LOAD: 71.517044
NON_REPLAY_LOAD: 19.026434

== Total ==
ADDR_TRANS: 12401
REPLAY_LOAD: 12587
NON_REPLAY_LOAD: 159784

== Counts ==
ADDR_TRANS: 139
REPLAY_LOAD: 176
NON_REPLAY_LOAD: 8398

cpu0->cpu0_STLB TOTAL        ACCESS:    1778018 HIT:    1772911 MISS:       5107 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1778018 HIT:    1772911 MISS:       5107 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 207.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7749637 HIT:    6762149 MISS:     987488 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6284021 HIT:    5458890 MISS:     825131 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538021 HIT:     395030 MISS:     142991 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     918002 HIT:     907273 MISS:      10729 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9593 HIT:        956 MISS:       8637 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14470203 HIT:    8073552 MISS:    6396651 MSHR_MERGE:    1534203
cpu0->cpu0_L1I LOAD         ACCESS:   14470203 HIT:    8073552 MISS:    6396651 MSHR_MERGE:    1534203
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29898382 HIT:   26538321 MISS:    3360061 MSHR_MERGE:    1390845
cpu0->cpu0_L1D LOAD         ACCESS:   16850167 HIT:   15080360 MISS:    1769807 MSHR_MERGE:     348232
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13037546 HIT:   11456905 MISS:    1580641 MSHR_MERGE:    1042593
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10669 HIT:       1056 MISS:       9613 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12092838 HIT:   10350286 MISS:    1742552 MSHR_MERGE:     878583
cpu0->cpu0_ITLB LOAD         ACCESS:   12092838 HIT:   10350286 MISS:    1742552 MSHR_MERGE:     878583
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.128 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28288699 HIT:   27068645 MISS:    1220054 MSHR_MERGE:     306004
cpu0->cpu0_DTLB LOAD         ACCESS:   28288699 HIT:   27068645 MISS:    1220054 MSHR_MERGE:     306004
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.052 cycles
cpu0->LLC TOTAL        ACCESS:    1187999 HIT:    1116875 MISS:      71124 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     825131 HIT:     797791 MISS:      27340 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     142991 HIT:     103953 MISS:      39038 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     211240 HIT:     210946 MISS:        294 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8637 HIT:       4185 MISS:       4452 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4245
  ROW_BUFFER_MISS:      66583
  AVG DBUS CONGESTED CYCLE: 3.625
Channel 0 WQ ROW_BUFFER_HIT:       1697
  ROW_BUFFER_MISS:      33644
  FULL:          0
Channel 0 REFRESHES ISSUED:       7113

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538847       417485        76316         5028
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          155          405          253
  STLB miss resolved @ L2C                0          112          184          561          192
  STLB miss resolved @ LLC                0          215          409         2227          928
  STLB miss resolved @ MEM                0            6          310         2170         2430

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156953        54922      1151937       118619          602
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          111          189           64
  STLB miss resolved @ L2C                0           79           74           83           10
  STLB miss resolved @ LLC                0           86          164          558          102
  STLB miss resolved @ MEM                0            1           53          274          175
[2025-09-17 11:55:37] END   suite=qualcomm_srv trace=srv415_ap (rc=0)
