1. setup your account (icdesign group) which can login IC security zone

2. Use NoMachine to login

3. download the RTL of se1000 w/ the following command
   source /ic/eda_tools/bin/git-env-init.csh
   git clone icgit@seicgit:/ic/git/se1000.git
   git checkout dev_top

4. complile the tb w/ the following command
   module load se1000
   se1000/>  source set_env.csh
   se1000/verif/basic_soc_sim_ap/execution_tb/> make compile

5. run tb with svi at se1000/verif/basic_soc_sim_ap/execution_tb/
   image_boot.bin is svi/howto/vdkrom
   image_test.bin is "howto/bin4vcs.sh arch/arm64/boot/hvep.bin"
      It is 64k.bin+hvep.bin, hvep is loaded at 0x10000
   make run             #run the simulation
   make run all_cpu=1   #run the simulation w/ all CPU
   make run fsdb=1      #run the simulation and dump the waveform

6. debug the waveform with Verdi
   bsub -Is verdi -q -nologo -dbdir simv.daidir
   open test.fsdb in verdi
   signal:
      se1000_inst/u_ap_ss/acem0_w*
      se1000_inst/u_ap_ss/acem0_aw*
      se1000_inst/u_ap_ss/acem0_r*
      se1000_inst/u_ap_ss/acem0_ar*
      se1000_inst/u_ap_ss/u_cluster/g_core[0]/g_little/u_ananke_core/u_vcpu/
        u_cpu/u_ananke_dpu/u_dpu_dp/pc_instr0_iss_i

   If you run Verdi seperatedly:
   Run Verdi->Import Design->From Daidir->simv.daidir
