Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: prueba_visualizacion.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prueba_visualizacion.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prueba_visualizacion"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : prueba_visualizacion
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd" in Library work.
Architecture a_decodmorsea7s of Entity decodmorsea7s is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd" in Library work.
Architecture a_mux4x8 of Entity mux4x8 is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd" in Library work.
Architecture a_refresco of Entity refresco is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd" in Library work.
Entity <rdesp_disp> compiled.
Entity <rdesp_disp> (Architecture <a_rdesp_disp>) compiled.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd" in Library work.
Architecture a_visualizacion of Entity visualizacion is up to date.
Compiling vhdl file "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/prueba_visualizacion.vhd" in Library work.
Architecture a_prueba_visualizacion of Entity prueba_visualizacion is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <prueba_visualizacion> in library <work> (architecture <a_prueba_visualizacion>).

Analyzing hierarchy for entity <visualizacion> in library <work> (architecture <a_visualizacion>).

Analyzing hierarchy for entity <decodmorsea7s> in library <work> (architecture <a_decodmorsea7s>).

Analyzing hierarchy for entity <MUX4x8> in library <work> (architecture <a_mux4x8>).

Analyzing hierarchy for entity <refresco> in library <work> (architecture <a_refresco>).

Analyzing hierarchy for entity <rdesp_disp> in library <work> (architecture <a_rdesp_disp>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <prueba_visualizacion> in library <work> (Architecture <a_prueba_visualizacion>).
Entity <prueba_visualizacion> analyzed. Unit <prueba_visualizacion> generated.

Analyzing Entity <visualizacion> in library <work> (Architecture <a_visualizacion>).
Entity <visualizacion> analyzed. Unit <visualizacion> generated.

Analyzing Entity <decodmorsea7s> in library <work> (Architecture <a_decodmorsea7s>).
Entity <decodmorsea7s> analyzed. Unit <decodmorsea7s> generated.

Analyzing Entity <MUX4x8> in library <work> (Architecture <a_mux4x8>).
Entity <MUX4x8> analyzed. Unit <MUX4x8> generated.

Analyzing Entity <refresco> in library <work> (Architecture <a_refresco>).
Entity <refresco> analyzed. Unit <refresco> generated.

Analyzing Entity <rdesp_disp> in library <work> (Architecture <a_rdesp_disp>).
Entity <rdesp_disp> analyzed. Unit <rdesp_disp> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decodmorsea7s>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/decodmorsea7s.vhd".
Unit <decodmorsea7s> synthesized.


Synthesizing Unit <MUX4x8>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/MUX4x8.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <MUX4x8> synthesized.


Synthesizing Unit <refresco>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/refresco.vhd".
    Found 4x4-bit ROM for signal <AN>.
    Found 2-bit up counter for signal <SS>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <refresco> synthesized.


Synthesizing Unit <rdesp_disp>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/rdesp_disp.vhd".
    Found 8-bit register for signal <QS0>.
    Found 8-bit register for signal <QS1>.
    Found 8-bit register for signal <QS2>.
    Found 8-bit register for signal <QS3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rdesp_disp> synthesized.


Synthesizing Unit <visualizacion>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/visualizacion.vhd".
Unit <visualizacion> synthesized.


Synthesizing Unit <prueba_visualizacion>.
    Related source file is "C:/Users/alumno/Desktop/nostraCeltini/Celt2018/prueba_visualizacion.vhd".
    Found finite state machine <FSM_0> for signal <ST>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | s_clk                     (rising_edge)        |
    | Power Up State     | espera                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64x8-bit ROM for signal <S_E0$mux0000>.
    Found 16-bit up counter for signal <cont>.
    Found 16-bit up counter for signal <contador>.
    Found 8-bit up counter for signal <dir>.
    Found 1-bit register for signal <s_clk>.
    Found 1-bit register for signal <S_EN>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <prueba_visualizacion> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x4-bit ROM                                           : 1
 64x8-bit ROM                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 8-bit register                                        : 4
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ST/FSM> on signal <ST[1:2]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 valida     | 01
 incrementa | 10
 espera     | 00
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x4-bit ROM                                           : 1
 64x8-bit ROM                                          : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <prueba_visualizacion> ...

Optimizing unit <rdesp_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block prueba_visualizacion, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : prueba_visualizacion.ngr
Top Level Output File Name         : prueba_visualizacion
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 273
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 37
#      LUT2                        : 12
#      LUT2_D                      : 1
#      LUT3                        : 26
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 80
#      LUT4_L                      : 5
#      MUXCY                       : 42
#      MUXF5                       : 21
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 78
#      FD                          : 3
#      FDE                         : 41
#      FDR                         : 17
#      FDRE                        : 16
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       93  out of    960     9%  
 Number of Slice Flip Flops:             78  out of   1920     4%  
 Number of 4 input LUTs:                168  out of   1920     8%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 17    |
s_clk1                             | BUFG                   | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.384ns (Maximum Frequency: 228.087MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.215ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.384ns (frequency: 228.087MHz)
  Total number of paths / destination ports: 409 / 34
-------------------------------------------------------------------------
Delay:               4.384ns (Levels of Logic = 2)
  Source:            cont_2 (FF)
  Destination:       cont_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cont_2 to cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cont_2 (cont_2)
     LUT4:I0->O            1   0.612   0.426  s_clk_cmp_eq000022 (s_clk_cmp_eq000022)
     LUT4:I1->O           17   0.612   0.893  s_clk_cmp_eq000070 (s_clk_cmp_eq0000)
     FDR:R                     0.795          cont_0
    ----------------------------------------
    Total                      4.384ns (2.533ns logic, 1.851ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_clk1'
  Clock period: 4.303ns (frequency: 232.401MHz)
  Total number of paths / destination ports: 694 / 134
-------------------------------------------------------------------------
Delay:               4.303ns (Levels of Logic = 3)
  Source:            ST_FSM_FFd1 (FF)
  Destination:       contador_0 (FF)
  Source Clock:      s_clk1 rising
  Destination Clock: s_clk1 rising

  Data Path: ST_FSM_FFd1 to contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.514   0.796  ST_FSM_FFd1 (ST_FSM_FFd1)
     LUT4:I3->O            1   0.612   0.000  ST_FSM_FFd2-In1_wg_lut<3> (ST_FSM_FFd2-In1_wg_lut<3>)
     MUXCY:S->O            1   0.404   0.000  ST_FSM_FFd2-In1_wg_cy<3> (ST_FSM_FFd2-In1_wg_cy<3>)
     MUXCY:CI->O          17   0.289   0.893  ST_FSM_FFd2-In1_wg_cy<4> (ST_FSM_FFd2-In)
     FDRE:R                    0.795          contador_0
    ----------------------------------------
    Total                      4.303ns (2.614ns logic, 1.689ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_clk1'
  Total number of paths / destination ports: 1828 / 11
-------------------------------------------------------------------------
Offset:              11.215ns (Levels of Logic = 7)
  Source:            U4/U3/SS_0 (FF)
  Destination:       SEG7<2> (PAD)
  Source Clock:      s_clk1 rising

  Data Path: U4/U3/SS_0 to SEG7<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.514   1.141  U4/U3/SS_0 (U4/U3/SS_0)
     LUT3:I0->O            1   0.612   0.000  U4/U2/Mmux_Y_31 (U4/U2/Mmux_Y_31)
     MUXF5:I1->O          25   0.278   1.223  U4/U2/Mmux_Y_2_f5_0 (U4/s_mux<1>)
     LUT4:I0->O            1   0.612   0.360  U4/U1/SEGMENTOS<5>1_SW0 (N0)
     LUT4:I3->O            3   0.612   0.603  U4/U1/SEGMENTOS<5>1 (N7)
     LUT4:I0->O            1   0.612   0.509  U4/U1/SEGMENTOS<2>2811 (N4)
     LUT4:I0->O            1   0.612   0.357  U4/U1/SEGMENTOS<2>100 (SEG7_2_OBUF)
     OBUF:I->O                 3.169          SEG7_2_OBUF (SEG7<2>)
    ----------------------------------------
    Total                     11.215ns (7.021ns logic, 4.194ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 264840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

