--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_btn   |    3.964(R)|      SLOW  |   -1.362(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |         8.989(R)|      SLOW  |         4.794(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
digit<1>    |         8.839(R)|      SLOW  |         4.695(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
digit<2>    |         9.065(R)|      SLOW  |         4.804(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
digit<3>    |         9.565(R)|      SLOW  |         5.190(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<0>      |        10.740(R)|      SLOW  |         5.040(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<1>      |        10.774(R)|      SLOW  |         5.057(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<2>      |        10.610(R)|      SLOW  |         5.007(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<3>      |        10.598(R)|      SLOW  |         5.145(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<4>      |        10.229(R)|      SLOW  |         4.795(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<5>      |        10.643(R)|      SLOW  |         5.027(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
seg<6>      |        10.836(R)|      SLOW  |         5.311(R)|      FAST  |clk_50mhz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    1.896|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec  4 09:22:56 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



