<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="PEX Reduce TICER" />
<meta name="abstract" content="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency." />
<meta name="description" content="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id63a51bc9-acb5-40de-b11b-31f7dc7178d9" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>PEX Reduce TICER</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="PEX Reduce TICER" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">PEX Reduce TICER</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Parasitic
extraction</p>
<p class="shortdesc">Specifies to perform reduction
of distributed RC extraction data in a way that has little impact on
circuit characteristics (such as delay) up to a specified frequency. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p"><a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a> is the preferred method for performing
digital reduction. It combines the effects of both PEX Reduce TICER
and <a class="xref fm:HeadingOnly" href="Command_PexReduceCc_id15095a64.html#id15095a64-01fc-4806-90bc-63d1a5a0c7f0__Command_PexReduceCc_id15095a64.xml#id15095a64-01fc-4806-90bc-63d1a5a0c7f0" title="Performs reduction of coupled capacitance on a net basis.">PEX Reduce CC</a> statements.</p>
</div>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX REDUCE TICER</span> <span class="keyword ParameterName RequiredReplaceable">frequency</span> [<span class="keyword ParameterName Optional">PORTMERGE</span> [<span class="keyword ParameterName OptionalReplaceable">range</span>]] [<span class="keyword ParameterName Optional">MAXDEG</span> <span class="keyword ParameterName OptionalReplaceable">degree</span>] [<span class="keyword ParameterName Optional">GLOBAL</span>]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id42c5b333-f85d-4cee-91f7-a4df5854d379"><span class="keyword ParameterName RequiredReplaceable">frequency</span></dt>
<dd class="dd ArgumentDescription"><p class="p">The required <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
is a user-defined calculated number in hertz, expressed using scientific
notation. For example: </p>
<pre class="pre codeblock"><code>PEX REDUCE TICER 40e9</code></pre><p class="p">The <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
controls which nodes in the circuit the tool can select for subsequent
elimination; specifically, the tool selects nodes with time constants
less than the <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter. </p>
<ul class="ul"><li class="li" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id222dc4ce-ec86-48bd-86f5-9e5bb92a4bb6"><p class="p">Setting the <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
to a higher value results in larger (more R and C elements) interconnect
circuits having a wider bandwidth of accuracy. </p>
</li>
<li class="li" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id98b523c9-d424-491f-ad69-6c9ac333f41a"><p class="p">Setting the <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
to a lower value results in more compression and an earlier roll-off
in accuracy. </p>
</li>
</ul>
<p class="p">Calculate the <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
using the following formula:</p>
<div class="p"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/PEX/pex_reduce_ticer_freq_eq.png" /></div><br /></div>
<p class="p">where</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idb082e299-2bd3-497e-9e80-363a1cd2cdce"><p class="p Opt"><span class="keyword ParameterName OptionalReplaceable">tradeoff_value</span> —
a number between 4 and 10. A larger <span class="keyword ParameterName OptionalReplaceable">tradeoff_value</span> results
in a higher frequency parameter value and, consequently, more accurate
and less aggressive reduction. </p>
</li>
<li class="li ArgOption" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id4b168114-c75d-4f08-9eee-eb59bea0870d"><p class="p Opt"><span class="keyword ParameterName OptionalReplaceable">transition_time_minimum</span> —
the shortest rise or fall time expected in the design. In general,
you can estimate this value using 1/5 of the design’s switching
delay. </p>
</li>
</ul>
<p class="p">TICER reduction preserves the
frequency response of an RC interconnect circuit from dc up to <span class="keyword ParameterName RequiredReplaceable">frequency</span>.
Consequently, the <span class="keyword ParameterName RequiredReplaceable">frequency</span> parameter
controls trading off compression with accuracy. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id60ebddae-65a8-4b53-931a-282bdd6a251f"><span class="keyword ParameterName Optional">PORTMERGE</span> [<span class="keyword ParameterName OptionalReplaceable">range</span>] </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that enables
a more aggressive form of TICER reduction. This form combines ports
whenever the change in timing is less than <span class="keyword ParameterName OptionalReplaceable">range</span>.
The default <span class="keyword ParameterName OptionalReplaceable">range</span> (timing tolerance)
is such that the impact on the time constants of ports is equivalent
to that set by <span class="keyword ParameterName RequiredReplaceable">frequency</span> for
nodes.</p>
<p class="p">The <span class="keyword ParameterName OptionalReplaceable">range</span> parameter
is specified in a derived time unit equal to R units times C units.
For example, if R is in ohms and C is in picofarads, the derived
time unit is picoseconds. The default value of range uses the following
formula:</p>
<div class="p"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/PEX/pex_reduce_ticer_range_eq.png" /></div><br /></div>
<p class="p">For example, if <span class="keyword ParameterName RequiredReplaceable">frequency</span> is
25 GHz (25 x10<span class="ph FontProperty LiteralSuperScript">9</span> cycles/second),
the inverse is 4 x 10<span class="ph FontProperty LiteralSuperScript">-11</span> seconds/cycle
and the default range is 5 picoseconds, or one-eighth of this value.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__ida4eb0fc4-0465-4911-85a9-5cbe53e1709c"><span class="keyword ParameterName Optional">MAXDEG</span> <span class="keyword ParameterName OptionalReplaceable">degree</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set that
specifies the maximum degree of candidate node elimination for TICER
reduction. The node <span class="keyword ParameterName OptionalReplaceable">degree </span>value
is an integer from 2 to 12 that represents the number of parasitic
resistors connected to a node. The default is 2.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__ida6ab1e6b-1070-4107-920d-4ea16a45f5a4"><span class="keyword ParameterName Optional">GLOBAL</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies to apply
full design netlist reduction using the TICER algorithm instead
of net-by-net reduction. Use only with Calibre xACT. This keyword cannot
be used in the Calibre xACT digital flow.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Specifies to perform parasitic
element reduction of distributed RC extraction data such that there
is very little change in the time delay up to the specified frequency.
If this statement is not specified, the default TICER frequency
used for analog reduction for Calibre xRC is 40e9 and the default
frequency for Calibre xACT and Calibre xACT 3D is 1e13.</p>
<p class="p">This specification statement
activates electrically-based reduction. The reduction compresses nets
into electrically equivalent ones although the topology may be entirely
different. That is, the reduced netlist may not map pin-for-pin
or element-for-element to the original netlist. Reduction does not
preserve exact resistance values, RLOCATION, RWIDTH, or RLAYER.</p>
<p class="p">Basic TICER does not move or
alter ports. Port merging enables TICER to achieve more reduction
than it might otherwise by combining certain ports that normally
would be kept separate. In practice, many circuits—especially local
networks—are “port bound” in the sense that they have relatively
many ports and relatively few internal nodes. Often basic TICER cannot
reduce these nets much because it can only eliminate internal nodes.
With port merging, TICER can eliminate ports as well by transferring
the ports onto neighboring nodes. This gives TICER reduction greater
flexibility and allows it to achieve more reduction.</p>
<p class="p">If <a class="xref fm:HeadingOnly" href="Command_PexExtractTemperature_id53de98c4.html#id53de98c4-8aec-4ab3-99b7-c8553433255d__Command_PexExtractTemperature_id53de98c4.xml#id53de98c4-8aec-4ab3-99b7-c8553433255d" title="Specifies a temperature dependency for the extracted resistance.">PEX Extract Temperature</a> and <a class="xref fm:HeadingOnly" href="Command_PexNetlist_id05acb92b.html#id05acb92b-8cb9-4d85-a730-4a02d196ec28__Command_PexNetlist_id05acb92b.xml#id05acb92b-8cb9-4d85-a730-4a02d196ec28" title="Generates a netlist with parasitic elements and places it in the specified file. Used for all extracted netlist creation except ADMS format and non-parasitic format.">PEX Netlist</a> … TCOEFF are both also present
in the SVRF rule file, PEX Reduce TICER performs temperature-based
reduction as described in PEX Extract Temperature. The temperature
coefficients are calculated and reported for each reduced element,
and the parasitic resistors are given as nominal values (that is,
the values at the nominal temperature). The netlists include TC1
and TC2 for each resistor that depends on temperature.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">When
using TICER to reduce a netlist that includes temperature sensitivity,
the final netlist will contain extracted capacitors with slightly
changed values due to temperature coefficients. This is a consequence
of the reduction process. For more details, see “<a class="xref Link" href="../../xrc_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', '99TICER and Temperature Sensitivity Effects', 'xrc_user'); return false;">TICER and Temperature Sensitivity Effects</a>” in the <cite class="cite">Calibre xRC User’s Manual</cite>.</p>
</div>
<p class="p">Using <a class="xref fm:HeadingOnly" href="Command_PexNetlist_id05acb92b.html#id05acb92b-8cb9-4d85-a730-4a02d196ec28__Command_PexNetlist_id05acb92b.xml#id05acb92b-8cb9-4d85-a730-4a02d196ec28" title="Generates a netlist with parasitic elements and places it in the specified file. Used for all extracted netlist creation except ADMS format and non-parasitic format.">PEX Netlist</a> RLAYER, RLENGTH, RTHICKNESS, RLOCATION
or RWIDTH with PEX Reduce TICER generates a warning message and
RLAYER, RLENGTH, RTHICKNESS, RLOCATION, or RWIDTH are ignored. </p>
<p class="p">For example, using PEX Netlist
RTHICKNESS together with PEX Reduce TICER outputs the following
warning message and RTHICKNESS is ignored:</p>
<pre class="pre codeblock"><code>RULES: PEX NETLIST "netlist.dist" DSPF 1e-6 LAYOUTNAMES GROUND VSS LOCATION RTHICKNESS 
RULES: PEX REDUCE TICER 1e-12
WARNING: For asic mode, turning on PEX REDUCE DIGITAL by default
WARNING: RTHICKNESS not supported with PEX REDUCE DIGITAL
WARNING: RTHICKNESS not supported with PEX REDUCE TICER</code></pre><p class="p">In Calibre xRC, reduction occurs
during netlist generation. The resulting netlists contain smaller parasitic
models than they would otherwise.</p>
<p class="p">The primary advantages of reduction
are:</p>
<ul class="ul"><li class="li" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idc2242b2f-ddad-43d5-b160-95cc88068a75"><p class="p">Makes the reports easier
to read.</p>
</li>
<li class="li" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id934a9b5f-dede-429f-aa28-a207d7b16ff0"><p class="p">Results in smaller netlists,
thus faster simulations.</p>
</li>
<li class="li" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idc461ae5a-57e0-4060-bca0-68cbdbc24928"><p class="p">Requires fewer memory resources
(uses less RAM and reduces swap space allocations).</p>
</li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">It is
especially important when using PORTMERGE to choose a correct setting
for the TICER frequency. If there are too many low-value resistors
in the netlist, omit PORTMERGE from the PEX Reduce TICER statement
or use a higher TICER frequency, for example, 1e25.</p>
</div>
<p class="p">High degree
TICER (HD-TICER) is an extension for TICER reduction used to eliminate
nodes of degree higher than two. The MAXDEG option is applied during
the reduction process to decide if a node should be reduced; it
eliminates eligible nodes of a degree equal to or less than the <span class="keyword ParameterName OptionalReplaceable">degree </span>value.</p>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idde609b56-7fbf-4721-a14c-e270096bc582"><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">The networks in the following figure
show the change in a multi-fingered transistor due to port merging.
Because multi-fingered devices usually have roughly as many ports
as internal nodes, basic TICER cannot provide much reduction. Port
merging connects multiple ports to the same node.</p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idd193a418-cf93-48c2-a8aa-25b0fc149f24"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Example Circuit Reduced
With TICER PORTMERGE</span><br /><div class="imagecenter"><img class="image imagecenter" height="158" src="../graphics/TICER_PORTMERGE_3.gif" width="436" /></div><br /></div>
<p class="p">As shown in the preceding figure,
the multi-fingered transistor’s parasitic network, representing only
the interconnect, is 9 nodes separated by parasitic resistors. Where
the fingers pass into individual transistors, there are ports connecting
to device models of a transistor. The internal nodes are also the
connection point for the intrinsic parasitic capacitance.</p>
<p class="p">After reduction with the PORTMERGE
option, the internal nodes on the top three fingers have been merged
but the bottom finger remains separate because the change on timing
was greater than <span class="keyword ParameterName OptionalReplaceable">range</span>.
Capacitance on the remaining nodes is greater, including the capacitance
of the merged nodes.</p>
</div>
<div class="section Subsection" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id2d8e2c80-0dd9-4933-938d-98f5794aee7b"><h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">The following figure shows a layout
composed of two metal layers with a 3x3 via array between port connections
A and B. </p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id068a36e3-266a-4bd2-bb29-5bd732b93a59"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Example Layout Showing
3×3 Via Array</span><br /><div class="imagecenter"><img class="image imagecenter" height="123" src="../graphics/ticerlayout.gif" width="367" /></div><br /></div>
<p class="p">After extraction, in addition to
the parasitic resistors between neighboring vias on the same metal
and parasitic capacitance from metals to ground as shown in the
following figure, a parasitic resistor is formed at each via. Such
a network of resistors that forms a mesh of nodes on the same net
that is externally connected to a limited number of ports is a good
candidate for HD- TICER reduction.</p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idad744e53-8815-4f25-8f46-00deeae58a99"><span class="figcap"><span class="fig--title-label">Figure 3. </span>Network Before Reduction </span><br /><div class="imagecenter"><img class="image imagecenter" height="99" src="../graphics/ticer_network_b4reduction.gif" width="325" /></div><br /></div>
<p class="p">Specifying a node <span class="keyword ParameterName OptionalReplaceable">degree</span> value
of 10 and frequency to a reasonable value depending on the design
operation can effectively reduce this network. To eliminate nodes
in the via array, add the following line to your rule file:</p>
<pre class="pre codeblock"><code>PEX REDUCE TICER 40e9 MAXDEG 10</code></pre><p class="p">Note that although the maximum node
order in this example is less than 10, it is recommended that you
set MAXDEG to a higher value because a single node reduction raises
the order of neighboring nodes. </p>
<p class="p">The following figure shows the results
after reduction with the MAXDEG option. </p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id50699e04-2e23-4e48-a255-ac59479d8195"><span class="figcap"><span class="fig--title-label">Figure 4. </span>Network After Reduction
With MAXDEG 10</span><br /><div class="imagecenter"><img class="image imagecenter" height="91" src="../graphics/ticer_maxdegnetwork_reduction.gif" width="318" /></div><br /></div>
</div>
<div class="section Subsection" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__idbeb6f4da-8615-42d0-994e-3412c1363704"><h2 class="title Subheading sectiontitle">Example
3</h2><p class="p">The following figure shows a portion
of a circuit network with netA and netB. </p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id474dbd14-bb43-46c9-b057-fe5d7a9d7feb"><span class="figcap"><span class="fig--title-label">Figure 5. </span>Network
Sample Before Reduction Using the GLOBAL Keyword</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:130" src="../graphics/PEX/pexreduceTICERglobal_before.gif" /></div><br /></div>
<p class="p">To apply global TICER reduction in your Calibre xACT direct netlisting
flow, include the following statement in your rule file:</p>
<pre class="pre codeblock"><code>PEX REDUCE TICER 40e9 GLOBAL</code></pre><p class="p">The following figure shows the results
after reduction with the GLOBAL option. </p>
<div class="fig fignone" id="id63a51bc9-acb5-40de-b11b-31f7dc7178d9__id069d4e95-8fa5-442a-969c-9f89ad3653ea"><span class="figcap"><span class="fig--title-label">Figure 6. </span>Network
Sample After Reduction Using the GLOBAL Keyword</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:130" src="../graphics/PEX/pexreduceTICERglobal_after.gif" /></div><br /></div>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_PexCommands_id5a637066.html" title="The commands in this section start with “PEX.”">PEX … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "PEX Reduce TICER"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_PexReduceTicer_id63a51bc9.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>