Analysis & Synthesis report for mips_de1
Sun Apr 11 01:03:37 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|altsyncram_d1k2:altsyncram1
 16. Source assignments for rom:rom0|altsyncram:rom_rtl_0|altsyncram_42n1:auto_generated
 17. Parameter Settings for User Entity Instance: counter:comb_3
 18. Parameter Settings for User Entity Instance: rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: rom:rom0|altsyncram:rom_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "sseg:s5"
 22. Port Connectivity Checks: "rom:rom0|alt_rom:ar0"
 23. In-System Memory Content Editor Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 11 01:03:37 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; mips_de1                                    ;
; Top-level Entity Name           ; picoMIPS4test                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 454                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 768                                         ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; picoMIPS4test      ; mips_de1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Auto Resource Sharing                                                           ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; ../mips_insp/rom.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/rom.sv                                                                  ;             ;
; ../mips_insp/rf.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/rf.sv                                                                   ;             ;
; ../mips_insp/pc.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/pc.sv                                                                   ;             ;
; ../mips_insp/ovf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/ovf.sv                                                                  ;             ;
; ../mips_insp/edge_detect.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/edge_detect.sv                                                          ;             ;
; ../mips_insp/dec.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/dec.sv                                                                  ;             ;
; ../mips_insp/core.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/core.sv                                                                 ;             ;
; ../mips_insp/common.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/common.sv                                                               ;             ;
; ../mips_insp/alu.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_insp/alu.sv                                                                  ;             ;
; sseg.v                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_quart_de1/sseg.v                                                             ;             ;
; prog_test.mif                                                      ; yes             ; User Memory Initialization File              ; C:/Users/Byron/Desktop/mips_quart_de1/prog_test.mif                                                      ;             ;
; alt_rom.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v                                                          ;             ;
; counter.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_quart_de1/counter.sv                                                         ;             ;
; DE1_SOC_golden_top.v                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_1li1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf                                             ;             ;
; db/altsyncram_d1k2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_d1k2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld0b47db4c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
; db/altsyncram_42n1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_42n1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 371    ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 496    ;
;     -- 7 input functions                    ; 1      ;
;     -- 6 input functions                    ; 183    ;
;     -- 5 input functions                    ; 99     ;
;     -- 4 input functions                    ; 76     ;
;     -- <=3 input functions                  ; 137    ;
;                                             ;        ;
; Dedicated logic registers                   ; 454    ;
;                                             ;        ;
; I/O pins                                    ; 67     ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 768    ;
;                                             ;        ;
; Total DSP Blocks                            ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; comb~0 ;
; Maximum fan-out                             ; 284    ;
; Total fan-out                               ; 4356   ;
; Average fan-out                             ; 3.81   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |picoMIPS4test                                                                                                                          ; 496 (2)             ; 454 (0)                   ; 768               ; 1          ; 67   ; 0            ; |picoMIPS4test                                                                                                                                                                                                                                                                                                                                            ; picoMIPS4test                     ; work         ;
;    |core:c0|                                                                                                                            ; 274 (94)            ; 259 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |picoMIPS4test|core:c0                                                                                                                                                                                                                                                                                                                                    ; core                              ; work         ;
;       |alu:alu0|                                                                                                                        ; 31 (31)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |picoMIPS4test|core:c0|alu:alu0                                                                                                                                                                                                                                                                                                                           ; alu                               ; work         ;
;       |dec:dec0|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|core:c0|dec:dec0                                                                                                                                                                                                                                                                                                                           ; dec                               ; work         ;
;       |edge_detect:ed0|                                                                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|core:c0|edge_detect:ed0                                                                                                                                                                                                                                                                                                                    ; edge_detect                       ; work         ;
;       |pc:pc0|                                                                                                                          ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|core:c0|pc:pc0                                                                                                                                                                                                                                                                                                                             ; pc                                ; work         ;
;       |rf:rf0|                                                                                                                          ; 123 (123)           ; 248 (248)                 ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|core:c0|rf:rf0                                                                                                                                                                                                                                                                                                                             ; rf                                ; work         ;
;    |counter:comb_3|                                                                                                                     ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|counter:comb_3                                                                                                                                                                                                                                                                                                                             ; counter                           ; work         ;
;    |rom:rom0|                                                                                                                           ; 70 (26)             ; 84 (29)                   ; 768               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0                                                                                                                                                                                                                                                                                                                                   ; rom                               ; work         ;
;       |alt_rom:ar0|                                                                                                                     ; 44 (0)              ; 55 (0)                    ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0                                                                                                                                                                                                                                                                                                                       ; alt_rom                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 44 (0)              ; 55 (0)                    ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_1li1:auto_generated|                                                                                            ; 44 (0)              ; 55 (0)                    ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_1li1                   ; work         ;
;                |altsyncram_d1k2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|altsyncram_d1k2:altsyncram1                                                                                                                                                                                                                            ; altsyncram_d1k2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 44 (26)             ; 55 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |altsyncram:rom_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|altsyncram:rom_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_42n1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |picoMIPS4test|rom:rom0|altsyncram:rom_rtl_0|altsyncram_42n1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_42n1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (57)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sseg:s0|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sseg:s0                                                                                                                                                                                                                                                                                                                                    ; sseg                              ; work         ;
;    |sseg:s1|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sseg:s1                                                                                                                                                                                                                                                                                                                                    ; sseg                              ; work         ;
;    |sseg:s2|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sseg:s2                                                                                                                                                                                                                                                                                                                                    ; sseg                              ; work         ;
;    |sseg:s3|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sseg:s3                                                                                                                                                                                                                                                                                                                                    ; sseg                              ; work         ;
;    |sseg:s4|                                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |picoMIPS4test|sseg:s4                                                                                                                                                                                                                                                                                                                                    ; sseg                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|altsyncram_d1k2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 24           ; 16           ; 24           ; 384  ; ../prog_test.mif ;
; rom:rom0|altsyncram:rom_rtl_0|altsyncram_42n1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384  ; prog_test.mif    ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 9x9               ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |picoMIPS4test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |picoMIPS4test|rom:rom0|alt_rom:ar0                                                                                                                                                                                                                                                ; alt_rom.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; core:c0|rf:rf0|regs[0][0]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][1]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][2]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][3]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][4]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][5]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][6]             ; Stuck at GND due to stuck port data_in ;
; core:c0|rf:rf0|regs[0][7]             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 454   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 381   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rom:rom0|rom~16                                                                                                                                                                                                                                                                                                                 ; 1       ;
; rom:rom0|rom~23                                                                                                                                                                                                                                                                                                                 ; 2       ;
; rom:rom0|rom~19                                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 5                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |picoMIPS4test|rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |picoMIPS4test|core:c0|alu:alu0|Selector2                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |picoMIPS4test|core:c0|pc:pc0|Selector0                                                                                                                                                         ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |picoMIPS4test|core:c0|rf:rf0|Mux3                                                                                                                                                              ;
; 33:1               ; 4 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |picoMIPS4test|core:c0|comb                                                                                                                                                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |picoMIPS4test|core:c0|comb                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|altsyncram_d1k2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for rom:rom0|altsyncram:rom_rtl_0|altsyncram_42n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:comb_3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 24                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ../prog_test.mif     ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_1li1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:rom0|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 24                   ; Untyped            ;
; WIDTHAD_A                          ; 4                    ; Untyped            ;
; NUMWORDS_A                         ; 16                   ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 24                   ; Untyped            ;
; WIDTHAD_B                          ; 4                    ; Untyped            ;
; NUMWORDS_B                         ; 16                   ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; prog_test.mif        ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_42n1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 24                                                   ;
;     -- NUMWORDS_A                         ; 16                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; rom:rom0|altsyncram:rom_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 24                                                   ;
;     -- NUMWORDS_A                         ; 16                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 24                                                   ;
;     -- NUMWORDS_B                         ; 16                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "sseg:s5"        ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; hexDigit ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom0|alt_rom:ar0"                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "address[7..4]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; 0              ; PROG        ; 24    ; 16    ; Read/Write ; rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 367                         ;
;     CLR               ; 7                           ;
;     ENA               ; 273                         ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 24                          ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 412                         ;
;     arith             ; 45                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 1                           ;
;         5 data inputs ; 12                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 366                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 61                          ;
;         5 data inputs ; 68                          ;
;         6 data inputs ; 173                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 94                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 10.60                       ;
; Average LUT depth     ; 6.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 11 01:03:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_de1 -c mips_de1
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/rom.sv
    Info (12023): Found entity 1: rom File: C:/Users/Byron/Desktop/mips_insp/rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/rf.sv
    Info (12023): Found entity 1: rf File: C:/Users/Byron/Desktop/mips_insp/rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/Byron/Desktop/mips_insp/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/ovf.sv
    Info (12023): Found entity 1: ovf File: C:/Users/Byron/Desktop/mips_insp/ovf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/edge_detect.sv
    Info (12023): Found entity 1: edge_detect File: C:/Users/Byron/Desktop/mips_insp/edge_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/dec.sv
    Info (12023): Found entity 1: dec File: C:/Users/Byron/Desktop/mips_insp/dec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/core.sv
    Info (12023): Found entity 1: core File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /users/byron/desktop/mips_insp/common.sv
    Info (12022): Found design unit 1: pico (SystemVerilog) File: C:/Users/Byron/Desktop/mips_insp/common.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/byron/desktop/mips_insp/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Byron/Desktop/mips_insp/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sseg.v
    Info (12023): Found entity 1: sseg File: C:/Users/Byron/Desktop/mips_quart_de1/sseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alt_rom.v
    Info (12023): Found entity 1: alt_rom File: C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/Byron/Desktop/mips_quart_de1/counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rf_alt.v
    Info (12023): Found entity 1: rf_alt File: C:/Users/Byron/Desktop/mips_quart_de1/rf_alt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: picoMIPS4test File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at DE1_SOC_golden_top.v(25): instance has no name File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 25
Info (12127): Elaborating entity "picoMIPS4test" for the top level hierarchy
Info (12128): Elaborating entity "counter" for hierarchy "counter:comb_3" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 25
Warning (10230): Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (24) File: C:/Users/Byron/Desktop/mips_quart_de1/counter.sv Line: 8
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom0" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 26
Warning (10230): Verilog HDL assignment warning at rom.sv(17): truncated value with size 32 to match size of target (4) File: C:/Users/Byron/Desktop/mips_insp/rom.sv Line: 17
Info (12128): Elaborating entity "alt_rom" for hierarchy "rom:rom0|alt_rom:ar0" File: C:/Users/Byron/Desktop/mips_insp/rom.sv Line: 12
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component" File: C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component" File: C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v Line: 81
Info (12133): Instantiated megafunction "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../prog_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 16 memory words in side A specified but total number of address lines is 8 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 56
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 16 memory words in side A specified but total number of address lines is 8 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 59
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 16 memory words in side B specified but total number of address lines is 8 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1li1.tdf
    Info (12023): Found entity 1: altsyncram_1li1 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1li1" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1k2.tdf
    Info (12023): Found entity 1: altsyncram_d1k2 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_d1k2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d1k2" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|altsyncram_d1k2:altsyncram1" File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 34
Warning (113028): 245 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Byron/Desktop/mips_quart_de1/prog_test.mif Line: 1
    Warning (113027): Addresses ranging from 11 to 255 are not initialized File: C:/Users/Byron/Desktop/mips_quart_de1/prog_test.mif Line: 1
Critical Warning (127004): Memory depth (16) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/Byron/Desktop/mips_quart_de1/prog_test.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/Byron/Desktop/mips_quart_de1/alt_rom.v Line: 81
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 35
Info (12133): Instantiated megafunction "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_1li1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1347571527"
    Info (12134): Parameter "NUMWORDS" = "16"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rom:rom0|alt_rom:ar0|altsyncram:altsyncram_component|altsyncram_1li1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "core" for hierarchy "core:c0" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 27
Info (12128): Elaborating entity "edge_detect" for hierarchy "core:c0|edge_detect:ed0" File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 21
Info (12128): Elaborating entity "dec" for hierarchy "core:c0|dec:dec0" File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 22
Info (12128): Elaborating entity "pc" for hierarchy "core:c0|pc:pc0" File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 40
Info (12128): Elaborating entity "rf" for hierarchy "core:c0|rf:rf0" File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 41
Info (12128): Elaborating entity "alu" for hierarchy "core:c0|alu:alu0" File: C:/Users/Byron/Desktop/mips_insp/core.sv Line: 42
Info (12128): Elaborating entity "ovf" for hierarchy "core:c0|alu:alu0|ovf:ov0" File: C:/Users/Byron/Desktop/mips_insp/alu.sv Line: 19
Info (12128): Elaborating entity "sseg" for hierarchy "sseg:s0" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 31
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.11.01:03:27 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Byron/Desktop/mips_quart_de1/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer comb~0
Warning (276027): Inferred dual-clock RAM node "rom:rom0|rom_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:rom0|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to prog_test.mif
Info (12130): Elaborated megafunction instantiation "rom:rom0|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "rom:rom0|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "prog_test.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42n1.tdf
    Info (12023): Found entity 1: altsyncram_42n1 File: C:/Users/Byron/Desktop/mips_quart_de1/db/altsyncram_42n1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Byron/Desktop/mips_quart_de1/DE1_SOC_golden_top.v Line: 4
Info (21057): Implemented 954 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 833 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sun Apr 11 01:03:37 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:44


