{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 00:14:19 2018 " "Info: Processing started: Tue Oct 23 00:14:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regidtr -c registr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regidtr -c registr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DATA_OUT\[7\]~reg0 B\[3\] clk 8.998 ns register " "Info: tsu for register \"DATA_OUT\[7\]~reg0\" (data pin = \"B\[3\]\", clock pin = \"clk\") is 8.998 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.390 ns + Longest pin register " "Info: + Longest pin to register delay is 11.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns B\[3\] 1 PIN PIN_137 13 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_137; Fanout = 13; PIN Node = 'B\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.608 ns) + CELL(2.358 ns) 8.816 ns lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1~DATAOUT3 2 COMB DSPMULT_X16_Y8_N0 1 " "Info: 2: + IC(5.608 ns) + CELL(2.358 ns) = 8.816 ns; Loc. = DSPMULT_X16_Y8_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.966 ns" { B[3] lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91sp2/quartus/work2/registr/db/mult_o5t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 9.040 ns lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2~DATAOUT3 3 COMB DSPOUT_X16_Y8_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 9.040 ns; Loc. = DSPOUT_X16_Y8_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2~DATAOUT3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91sp2/quartus/work2/registr/db/mult_o5t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.414 ns) 10.683 ns DATA_OUT\[3\]~15 4 COMB LCCOMB_X10_Y4_N20 2 " "Info: 4: + IC(1.229 ns) + CELL(0.414 ns) = 10.683 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 2; COMB Node = 'DATA_OUT\[3\]~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.643 ns" { lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 DATA_OUT[3]~15 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.754 ns DATA_OUT\[4\]~17 5 COMB LCCOMB_X10_Y4_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 10.754 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 2; COMB Node = 'DATA_OUT\[4\]~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DATA_OUT[3]~15 DATA_OUT[4]~17 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.825 ns DATA_OUT\[5\]~19 6 COMB LCCOMB_X10_Y4_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.825 ns; Loc. = LCCOMB_X10_Y4_N24; Fanout = 2; COMB Node = 'DATA_OUT\[5\]~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DATA_OUT[4]~17 DATA_OUT[5]~19 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.896 ns DATA_OUT\[6\]~21 7 COMB LCCOMB_X10_Y4_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.896 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 1; COMB Node = 'DATA_OUT\[6\]~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { DATA_OUT[5]~19 DATA_OUT[6]~21 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.306 ns DATA_OUT\[7\]~22 8 COMB LCCOMB_X10_Y4_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 11.306 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'DATA_OUT\[7\]~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { DATA_OUT[6]~21 DATA_OUT[7]~22 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.390 ns DATA_OUT\[7\]~reg0 9 REG LCFF_X10_Y4_N29 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 11.390 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 1; REG Node = 'DATA_OUT\[7\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DATA_OUT[7]~22 DATA_OUT[7]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.553 ns ( 39.97 % ) " "Info: Total cell delay = 4.553 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.837 ns ( 60.03 % ) " "Info: Total interconnect delay = 6.837 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.390 ns" { B[3] lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 DATA_OUT[3]~15 DATA_OUT[4]~17 DATA_OUT[5]~19 DATA_OUT[6]~21 DATA_OUT[7]~22 DATA_OUT[7]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.390 ns" { B[3] {} B[3]~combout {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 {} DATA_OUT[3]~15 {} DATA_OUT[4]~17 {} DATA_OUT[5]~19 {} DATA_OUT[6]~21 {} DATA_OUT[7]~22 {} DATA_OUT[7]~reg0 {} } { 0.000ns 0.000ns 5.608ns 0.000ns 1.229ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 2.358ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns DATA_OUT\[7\]~reg0 3 REG LCFF_X10_Y4_N29 1 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 1; REG Node = 'DATA_OUT\[7\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.245 ns" { clk~clkctrl DATA_OUT[7]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[7]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.390 ns" { B[3] lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 DATA_OUT[3]~15 DATA_OUT[4]~17 DATA_OUT[5]~19 DATA_OUT[6]~21 DATA_OUT[7]~22 DATA_OUT[7]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.390 ns" { B[3] {} B[3]~combout {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1~DATAOUT3 {} lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2~DATAOUT3 {} DATA_OUT[3]~15 {} DATA_OUT[4]~17 {} DATA_OUT[5]~19 {} DATA_OUT[6]~21 {} DATA_OUT[7]~22 {} DATA_OUT[7]~reg0 {} } { 0.000ns 0.000ns 5.608ns 0.000ns 1.229ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 2.358ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[7]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[7]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DATA_OUT\[5\] DATA_OUT\[5\]~reg0 7.396 ns register " "Info: tco from clock \"clk\" to destination pin \"DATA_OUT\[5\]\" through register \"DATA_OUT\[5\]~reg0\" is 7.396 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.356 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns DATA_OUT\[5\]~reg0 3 REG LCFF_X10_Y4_N25 1 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X10_Y4_N25; Fanout = 1; REG Node = 'DATA_OUT\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.245 ns" { clk~clkctrl DATA_OUT[5]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[5]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.790 ns + Longest register pin " "Info: + Longest register to pin delay is 4.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_OUT\[5\]~reg0 1 REG LCFF_X10_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N25; Fanout = 1; REG Node = 'DATA_OUT\[5\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(2.798 ns) 4.790 ns DATA_OUT\[5\] 2 PIN PIN_122 0 " "Info: 2: + IC(1.992 ns) + CELL(2.798 ns) = 4.790 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'DATA_OUT\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.790 ns" { DATA_OUT[5]~reg0 DATA_OUT[5] } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 58.41 % ) " "Info: Total cell delay = 2.798 ns ( 58.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 41.59 % ) " "Info: Total interconnect delay = 1.992 ns ( 41.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.790 ns" { DATA_OUT[5]~reg0 DATA_OUT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.790 ns" { DATA_OUT[5]~reg0 {} DATA_OUT[5] {} } { 0.000ns 1.992ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[5]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[5]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.790 ns" { DATA_OUT[5]~reg0 DATA_OUT[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.790 ns" { DATA_OUT[5]~reg0 {} DATA_OUT[5] {} } { 0.000ns 1.992ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DATA_OUT\[1\]~reg0 C\[1\] clk 0.144 ns register " "Info: th for register \"DATA_OUT\[1\]~reg0\" (data pin = \"C\[1\]\", clock pin = \"clk\") is 0.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.356 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns DATA_OUT\[1\]~reg0 3 REG LCFF_X10_Y4_N17 1 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 1; REG Node = 'DATA_OUT\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.245 ns" { clk~clkctrl DATA_OUT[1]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.478 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns C\[1\] 1 PIN PIN_21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 2; PIN Node = 'C\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.416 ns) 2.394 ns DATA_OUT\[1\]~10 2 COMB LCCOMB_X10_Y4_N16 1 " "Info: 2: + IC(0.989 ns) + CELL(0.416 ns) = 2.394 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 1; COMB Node = 'DATA_OUT\[1\]~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.405 ns" { C[1] DATA_OUT[1]~10 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.478 ns DATA_OUT\[1\]~reg0 3 REG LCFF_X10_Y4_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.478 ns; Loc. = LCFF_X10_Y4_N17; Fanout = 1; REG Node = 'DATA_OUT\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DATA_OUT[1]~10 DATA_OUT[1]~reg0 } "NODE_NAME" } } { "registr.sv" "" { Text "C:/altera/91sp2/quartus/work2/registr/registr.sv" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.489 ns ( 60.09 % ) " "Info: Total cell delay = 1.489 ns ( 60.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 39.91 % ) " "Info: Total interconnect delay = 0.989 ns ( 39.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { C[1] DATA_OUT[1]~10 DATA_OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { C[1] {} C[1]~combout {} DATA_OUT[1]~10 {} DATA_OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.989ns 0.000ns } { 0.000ns 0.989ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.356 ns" { clk clk~clkctrl DATA_OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.356 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { C[1] DATA_OUT[1]~10 DATA_OUT[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { C[1] {} C[1]~combout {} DATA_OUT[1]~10 {} DATA_OUT[1]~reg0 {} } { 0.000ns 0.000ns 0.989ns 0.000ns } { 0.000ns 0.989ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 00:14:19 2018 " "Info: Processing ended: Tue Oct 23 00:14:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
