v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 52100 42700 1 0 0 vdc-1.sym
{
T 52800 43350 5 10 1 1 0 0 1
refdes=V15
T 52800 43550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52800 43750 5 10 0 0 0 0 1
footprint=none
T 52800 43150 5 10 1 1 0 0 1
value=DC 5V
}
C 52300 42300 1 0 0 gnd-1.sym
N 52400 42700 52400 42600 4
N 52400 43900 52400 44000 4
T 52500 40900 9 10 1 0 0 0 1
Flip-Flop D
T 54500 40100 9 10 1 0 0 0 1
Facundo J Ferrer
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54500 40400 9 10 1 0 0 0 1
1
T 50500 40400 9 10 1 0 0 0 1
i-flash-01.sch
C 40200 50200 1 0 0 spice-include-1.sym
{
T 40300 50500 5 10 0 1 0 0 1
device=include
T 40300 50600 5 10 1 1 0 0 1
refdes=A1
T 40800 50300 5 10 1 1 0 0 1
file=simul-comp.cmd
}
C 52200 44000 1 0 0 vcc-2.sym
C 52300 49700 1 0 0 vcc-2.sym
C 54300 48700 1 90 0 resistor-1.sym
{
T 53900 49000 5 10 0 0 90 0 1
device=RESISTOR
T 54000 48900 5 10 1 1 90 0 1
refdes=R1
T 54300 48700 5 10 1 1 0 0 1
value=100k
}
C 54400 45600 1 90 0 capacitor-1.sym
{
T 53700 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 53900 45800 5 10 1 1 90 0 1
refdes=C1
T 53500 45800 5 10 0 0 90 0 1
symversion=0.1
T 54400 45600 5 10 1 1 0 0 1
value=47pF
}
C 54100 45000 1 0 0 gnd-1.sym
N 54200 45300 54200 45600 4
N 54200 46500 54200 48700 4
N 54200 49700 54200 49600 4
N 52500 49700 52500 49100 4
C 51700 46000 1 0 0 i-decoder-001.sym
{
T 52975 49000 5 10 1 1 0 0 1
refdes=X1
T 53775 49400 5 10 0 0 0 0 1
device=deco-model
T 51700 46000 5 10 0 0 0 0 1
slot=1
T 51700 46000 5 10 0 0 0 0 1
file=model/i-decoder-001.sch.cir
T 51700 46000 5 10 0 0 0 0 1
model-name=deco01
}
C 55200 48700 1 90 0 resistor-1.sym
{
T 54800 49000 5 10 0 0 90 0 1
device=RESISTOR
T 54900 48900 5 10 1 1 90 0 1
refdes=R2
T 55200 48700 5 10 1 1 0 0 1
value=100k
}
C 56100 48700 1 90 0 resistor-1.sym
{
T 55700 49000 5 10 0 0 90 0 1
device=RESISTOR
T 55800 48900 5 10 1 1 90 0 1
refdes=R3
T 56100 48700 5 10 1 1 0 0 1
value=100k
}
N 52500 49700 56000 49700 4
N 56000 49700 56000 49600 4
N 55100 49600 55100 49700 4
C 55300 45600 1 90 0 capacitor-1.sym
{
T 54600 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 45800 5 10 1 1 90 0 1
refdes=C2
T 54400 45800 5 10 0 0 90 0 1
symversion=0.1
T 55300 45600 5 10 1 1 0 0 1
value=47pF
}
C 55000 45000 1 0 0 gnd-1.sym
N 55100 45300 55100 45600 4
N 55100 46500 55100 48700 4
C 56200 45600 1 90 0 capacitor-1.sym
{
T 55500 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 55700 45800 5 10 1 1 90 0 1
refdes=C3
T 55300 45800 5 10 0 0 90 0 1
symversion=0.1
T 56200 45600 5 10 1 1 0 0 1
value=47pF
}
C 55900 45000 1 0 0 gnd-1.sym
N 56000 45300 56000 45600 4
N 56000 46500 56000 48700 4
N 53400 48100 56000 48100 4
{
T 53400 48100 5 10 1 1 0 0 1
netname=msb
}
N 53400 47500 55100 47500 4
{
T 53400 47500 5 10 1 1 0 0 1
netname=ssb
}
N 53400 46900 54200 46900 4
{
T 53400 46900 5 10 1 1 0 0 1
netname=lsb
}
C 41000 48800 1 270 0 vpulse-1.sym
{
T 41600 47950 5 10 1 1 0 0 1
refdes=V2
T 42100 47950 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 10u 340u
T 41850 48100 5 10 0 0 270 0 1
device=vpulse
T 42050 48100 5 10 0 0 270 0 1
footprint=none
}
C 40400 48600 1 270 0 gnd-1.sym
N 40700 48500 41000 48500 4
C 43000 48600 1 180 0 input-1.sym
{
T 43000 48300 5 10 0 0 180 0 1
device=INPUT
T 42600 48500 5 10 1 1 0 0 1
netname=q2
T 43000 48600 5 10 0 0 0 0 1
net=q2:1
}
C 50900 48600 1 0 0 input-1.sym
{
T 50900 48900 5 10 0 0 0 0 1
device=INPUT
T 50900 48600 5 10 1 1 0 0 1
netname=q1
T 50900 48600 5 10 0 0 0 0 1
net=q1:1
}
C 41000 47900 1 270 0 vpulse-1.sym
{
T 41600 47050 5 10 1 1 0 0 1
refdes=V3
T 42100 47050 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 20u 340u
T 41850 47200 5 10 0 0 270 0 1
device=vpulse
T 42050 47200 5 10 0 0 270 0 1
footprint=none
}
C 40400 47700 1 270 0 gnd-1.sym
N 40700 47600 41000 47600 4
C 43000 47700 1 180 0 input-1.sym
{
T 43000 47400 5 10 0 0 180 0 1
device=INPUT
T 42600 47600 5 10 1 1 0 0 1
netname=q3
T 43000 47700 5 10 0 0 0 0 1
net=q3:1
}
C 41000 46900 1 270 0 vpulse-1.sym
{
T 41600 46050 5 10 1 1 0 0 1
refdes=V4
T 42100 46050 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 40u 340u
T 41850 46200 5 10 0 0 270 0 1
device=vpulse
T 42050 46200 5 10 0 0 270 0 1
footprint=none
}
C 40400 46700 1 270 0 gnd-1.sym
N 40700 46600 41000 46600 4
C 43000 46700 1 180 0 input-1.sym
{
T 43000 46400 5 10 0 0 180 0 1
device=INPUT
T 42600 46600 5 10 1 1 0 0 1
netname=q4
T 43000 46700 5 10 0 0 0 0 1
net=q4:1
}
C 41000 45900 1 270 0 vpulse-1.sym
{
T 41600 45050 5 10 1 1 0 0 1
refdes=V5
T 42100 45050 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 80u 340u
T 41850 45200 5 10 0 0 270 0 1
device=vpulse
T 42050 45200 5 10 0 0 270 0 1
footprint=none
}
C 40400 45700 1 270 0 gnd-1.sym
N 40700 45600 41000 45600 4
C 43000 45700 1 180 0 input-1.sym
{
T 43000 45400 5 10 0 0 180 0 1
device=INPUT
T 42600 45600 5 10 1 1 0 0 1
netname=q5
T 43000 45700 5 10 0 0 0 0 1
net=q5:1
}
C 41000 45000 1 270 0 vpulse-1.sym
{
T 41600 44150 5 10 1 1 0 0 1
refdes=V6
T 42100 44150 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 160u 340u
T 41850 44300 5 10 0 0 270 0 1
device=vpulse
T 42050 44300 5 10 0 0 270 0 1
footprint=none
}
C 40400 44800 1 270 0 gnd-1.sym
N 40700 44700 41000 44700 4
C 43000 44800 1 180 0 input-1.sym
{
T 43000 44500 5 10 0 0 180 0 1
device=INPUT
T 42600 44700 5 10 1 1 0 0 1
netname=q6
T 43000 44800 5 10 0 0 0 0 1
net=q6:1
}
C 41000 44000 1 270 0 vpulse-1.sym
{
T 41600 43150 5 10 1 1 0 0 1
refdes=V7
T 42100 43150 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 320u 340u
T 41850 43300 5 10 0 0 270 0 1
device=vpulse
T 42050 43300 5 10 0 0 270 0 1
footprint=none
}
C 40400 43800 1 270 0 gnd-1.sym
N 40700 43700 41000 43700 4
C 43000 43800 1 180 0 input-1.sym
{
T 43000 43500 5 10 0 0 180 0 1
device=INPUT
T 42600 43700 5 10 1 1 0 0 1
netname=q7
T 43000 43800 5 10 0 0 0 0 1
net=q7:1
}
C 41000 49800 1 270 0 vpulse-1.sym
{
T 41600 48950 5 10 1 1 0 0 1
refdes=V1
T 42100 48950 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 5u 340u
T 41850 49100 5 10 0 0 270 0 1
device=vpulse
T 42050 49100 5 10 0 0 270 0 1
footprint=none
}
C 40400 49600 1 270 0 gnd-1.sym
N 40700 49500 41000 49500 4
C 43000 49600 1 180 0 input-1.sym
{
T 43000 49300 5 10 0 0 180 0 1
device=INPUT
T 42600 49500 5 10 1 1 0 0 1
netname=q1
T 43000 49600 5 10 0 0 0 0 1
net=q1:1
}
C 45600 49700 1 270 0 vpulse-1.sym
{
T 46200 48850 5 10 1 1 0 0 1
refdes=V8
T 46700 48850 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 5u 340u
T 46450 49000 5 10 0 0 270 0 1
device=vpulse
T 46650 49000 5 10 0 0 270 0 1
footprint=none
}
C 45000 49500 1 270 0 gnd-1.sym
N 45300 49400 45600 49400 4
C 47600 49500 1 180 0 input-1.sym
{
T 47600 49200 5 10 0 0 180 0 1
device=INPUT
T 47200 49400 5 10 1 1 0 0 1
netname=nq1
T 47600 49500 5 10 0 0 0 0 1
net=nq1:1
}
C 45600 48800 1 270 0 vpulse-1.sym
{
T 46200 47950 5 10 1 1 0 0 1
refdes=V9
T 46700 47950 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 10u 340u
T 46450 48100 5 10 0 0 270 0 1
device=vpulse
T 46650 48100 5 10 0 0 270 0 1
footprint=none
}
C 45000 48600 1 270 0 gnd-1.sym
N 45300 48500 45600 48500 4
C 47600 48600 1 180 0 input-1.sym
{
T 47600 48300 5 10 0 0 180 0 1
device=INPUT
T 47200 48500 5 10 1 1 0 0 1
netname=nq2
T 47600 48600 5 10 0 0 0 0 1
net=nq2:1
}
C 45600 47800 1 270 0 vpulse-1.sym
{
T 46200 46950 5 10 1 1 0 0 1
refdes=V10
T 46700 46950 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 20u 340u
T 46450 47100 5 10 0 0 270 0 1
device=vpulse
T 46650 47100 5 10 0 0 270 0 1
footprint=none
}
C 45000 47600 1 270 0 gnd-1.sym
N 45300 47500 45600 47500 4
C 47600 47600 1 180 0 input-1.sym
{
T 47600 47300 5 10 0 0 180 0 1
device=INPUT
T 47200 47500 5 10 1 1 0 0 1
netname=nq3
T 47600 47600 5 10 0 0 0 0 1
net=nq3:1
}
C 45600 46800 1 270 0 vpulse-1.sym
{
T 46200 45950 5 10 1 1 0 0 1
refdes=V11
T 46700 45950 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 40u 340u
T 46450 46100 5 10 0 0 270 0 1
device=vpulse
T 46650 46100 5 10 0 0 270 0 1
footprint=none
}
C 45000 46600 1 270 0 gnd-1.sym
N 45300 46500 45600 46500 4
C 47600 46600 1 180 0 input-1.sym
{
T 47600 46300 5 10 0 0 180 0 1
device=INPUT
T 47200 46500 5 10 1 1 0 0 1
netname=nq4
T 47600 46600 5 10 0 0 0 0 1
net=nq4:1
}
C 45600 45900 1 270 0 vpulse-1.sym
{
T 46200 45050 5 10 1 1 0 0 1
refdes=V12
T 46700 45050 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 80u 340u
T 46450 45200 5 10 0 0 270 0 1
device=vpulse
T 46650 45200 5 10 0 0 270 0 1
footprint=none
}
C 45000 45700 1 270 0 gnd-1.sym
N 45300 45600 45600 45600 4
C 47600 45700 1 180 0 input-1.sym
{
T 47600 45400 5 10 0 0 180 0 1
device=INPUT
T 47200 45600 5 10 1 1 0 0 1
netname=nq5
T 47600 45700 5 10 0 0 0 0 1
net=nq5:1
}
C 45600 44900 1 270 0 vpulse-1.sym
{
T 46200 44050 5 10 1 1 0 0 1
refdes=V13
T 46700 44050 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 160u 340u
T 46450 44200 5 10 0 0 270 0 1
device=vpulse
T 46650 44200 5 10 0 0 270 0 1
footprint=none
}
C 45000 44700 1 270 0 gnd-1.sym
N 45300 44600 45600 44600 4
C 47600 44700 1 180 0 input-1.sym
{
T 47600 44400 5 10 0 0 180 0 1
device=INPUT
T 47200 44600 5 10 1 1 0 0 1
netname=nq6
T 47600 44700 5 10 0 0 0 0 1
net=nq6:1
}
C 45600 43900 1 270 0 vpulse-1.sym
{
T 46200 43050 5 10 1 1 0 0 1
refdes=V14
T 46700 43050 5 10 1 1 0 0 1
value=pulse 5 0 0 1u 1u 320u 340u
T 46450 43200 5 10 0 0 270 0 1
device=vpulse
T 46650 43200 5 10 0 0 270 0 1
footprint=none
}
C 45000 43700 1 270 0 gnd-1.sym
N 45300 43600 45600 43600 4
C 47600 43700 1 180 0 input-1.sym
{
T 47600 43400 5 10 0 0 180 0 1
device=INPUT
T 47200 43600 5 10 1 1 0 0 1
netname=nq7
T 47600 43700 5 10 0 0 0 0 1
net=nq7:1
}
C 50900 48400 1 0 0 input-1.sym
{
T 50900 48700 5 10 0 0 0 0 1
device=INPUT
T 50900 48400 5 10 1 1 0 0 1
netname=nq1
T 50200 48400 5 10 0 0 0 0 1
net=nq1:1
}
C 50900 48200 1 0 0 input-1.sym
{
T 50900 48500 5 10 0 0 0 0 1
device=INPUT
T 50900 48200 5 10 1 1 0 0 1
netname=q2
T 50900 48200 5 10 0 0 0 0 1
net=q2:1
}
C 50900 48000 1 0 0 input-1.sym
{
T 50900 48300 5 10 0 0 0 0 1
device=INPUT
T 50900 48000 5 10 1 1 0 0 1
netname=nq2
T 50900 48000 5 10 0 0 0 0 1
net=nq2:1
}
C 50900 47800 1 0 0 input-1.sym
{
T 50900 48100 5 10 0 0 0 0 1
device=INPUT
T 50900 47800 5 10 1 1 0 0 1
netname=q3
T 50900 47800 5 10 0 0 0 0 1
net=q3:1
}
C 50900 47600 1 0 0 input-1.sym
{
T 50900 47900 5 10 0 0 0 0 1
device=INPUT
T 50900 47600 5 10 1 1 0 0 1
netname=nq3
T 50900 47600 5 10 0 0 0 0 1
net=nq3:1
}
C 50900 47400 1 0 0 input-1.sym
{
T 50900 47700 5 10 0 0 0 0 1
device=INPUT
T 50900 47400 5 10 1 1 0 0 1
netname=q4
T 50900 47400 5 10 0 0 0 0 1
net=q4:1
}
C 50900 47200 1 0 0 input-1.sym
{
T 50900 47500 5 10 0 0 0 0 1
device=INPUT
T 50900 47200 5 10 1 1 0 0 1
netname=nq4
T 50900 47200 5 10 0 0 0 0 1
net=nq4:1
}
C 50900 47000 1 0 0 input-1.sym
{
T 50900 47300 5 10 0 0 0 0 1
device=INPUT
T 50900 47000 5 10 1 1 0 0 1
netname=q5
T 50900 47000 5 10 0 0 0 0 1
net=q5:1
}
C 50900 46800 1 0 0 input-1.sym
{
T 50900 47100 5 10 0 0 0 0 1
device=INPUT
T 50900 46800 5 10 1 1 0 0 1
netname=nq5
T 50900 46800 5 10 0 0 0 0 1
net=nq5:1
}
C 50900 46600 1 0 0 input-1.sym
{
T 50900 46900 5 10 0 0 0 0 1
device=INPUT
T 50900 46600 5 10 1 1 0 0 1
netname=q6
T 50900 46600 5 10 0 0 0 0 1
net=q6:1
}
C 50900 46400 1 0 0 input-1.sym
{
T 50900 46700 5 10 0 0 0 0 1
device=INPUT
T 50900 46400 5 10 1 1 0 0 1
netname=nq6
T 50900 46400 5 10 0 0 0 0 1
net=nq6:1
}
C 50900 46200 1 0 0 input-1.sym
{
T 50900 46500 5 10 0 0 0 0 1
device=INPUT
T 50900 46200 5 10 1 1 0 0 1
netname=q7
T 50900 46200 5 10 0 0 0 0 1
net=q7:1
}
C 50900 46000 1 0 0 input-1.sym
{
T 50900 46300 5 10 0 0 0 0 1
device=INPUT
T 50900 46000 5 10 1 1 0 0 1
netname=nq7
T 50900 46000 5 10 0 0 0 0 1
net=nq7:1
}
