Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:45:30 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -verbose -file clock_utilization.txt
| Design            : FB1_uA
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
| Design State      : Routed
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Clock Region Cell Placement per Global Clock: Region X7Y1
38. Clock Region Cell Placement per Global Clock: Region X8Y1
39. Clock Region Cell Placement per Global Clock: Region X3Y2
40. Clock Region Cell Placement per Global Clock: Region X4Y2
41. Clock Region Cell Placement per Global Clock: Region X5Y2
42. Clock Region Cell Placement per Global Clock: Region X6Y2
43. Clock Region Cell Placement per Global Clock: Region X7Y2
44. Clock Region Cell Placement per Global Clock: Region X8Y2
45. Clock Region Cell Placement per Global Clock: Region X3Y3
46. Clock Region Cell Placement per Global Clock: Region X4Y3
47. Clock Region Cell Placement per Global Clock: Region X5Y3
48. Clock Region Cell Placement per Global Clock: Region X6Y3
49. Clock Region Cell Placement per Global Clock: Region X7Y3
50. Clock Region Cell Placement per Global Clock: Region X0Y4
51. Clock Region Cell Placement per Global Clock: Region X1Y4
52. Clock Region Cell Placement per Global Clock: Region X2Y4
53. Clock Region Cell Placement per Global Clock: Region X3Y4
54. Clock Region Cell Placement per Global Clock: Region X4Y4
55. Clock Region Cell Placement per Global Clock: Region X5Y4
56. Clock Region Cell Placement per Global Clock: Region X7Y4
57. Clock Region Cell Placement per Global Clock: Region X7Y6
58. Clock Region Cell Placement per Global Clock: Region X8Y6
59. Clock Region Cell Placement per Global Clock: Region X3Y7
60. Clock Region Cell Placement per Global Clock: Region X4Y7
61. Clock Region Cell Placement per Global Clock: Region X5Y7
62. Clock Region Cell Placement per Global Clock: Region X6Y7
63. Clock Region Cell Placement per Global Clock: Region X7Y7
64. Clock Region Cell Placement per Global Clock: Region X8Y7
65. Clock Region Cell Placement per Global Clock: Region X6Y8
66. Clock Region Cell Placement per Global Clock: Region X7Y8
67. Clock Region Cell Placement per Global Clock: Region X8Y8
68. Clock Region Cell Placement per Global Clock: Region X3Y9
69. Clock Region Cell Placement per Global Clock: Region X4Y9
70. Clock Region Cell Placement per Global Clock: Region X5Y9
71. Clock Region Cell Placement per Global Clock: Region X6Y9
72. Clock Region Cell Placement per Global Clock: Region X7Y9
73. Clock Region Cell Placement per Global Clock: Region X8Y9
74. Clock Region Cell Placement per Global Clock: Region X3Y10
75. Clock Region Cell Placement per Global Clock: Region X4Y10
76. Clock Region Cell Placement per Global Clock: Region X5Y10
77. Clock Region Cell Placement per Global Clock: Region X6Y10
78. Clock Region Cell Placement per Global Clock: Region X7Y10
79. Clock Region Cell Placement per Global Clock: Region X8Y10
80. Clock Region Cell Placement per Global Clock: Region X3Y11
81. Clock Region Cell Placement per Global Clock: Region X4Y11
82. Clock Region Cell Placement per Global Clock: Region X5Y11
83. Clock Region Cell Placement per Global Clock: Region X6Y11
84. Clock Region Cell Placement per Global Clock: Region X7Y11
85. Clock Region Cell Placement per Global Clock: Region X8Y11
86. Clock Region Cell Placement per Global Clock: Region X7Y12
87. Clock Region Cell Placement per Global Clock: Region X7Y13
88. Clock Region Cell Placement per Global Clock: Region X7Y15
89. Clock Region Cell Placement per Global Clock: Region X8Y15
90. Clock Region Cell Placement per Global Clock: Region X7Y16
91. Clock Region Cell Placement per Global Clock: Region X8Y16

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   16 |       976 |   0 |            7 |      1 |
| BUFGCE_DIV |    0 |       160 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       320 |   0 |            0 |      0 |
| BUFG_GT    |   13 |       480 |   0 |            1 |      0 |
| MMCM       |    1 |        40 |   1 |            0 |      0 |
| PLL        |    5 |        80 |   5 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root    | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y164  | X7Y6         | X7Y7    |                   |                 7 |       13225 |               0 |        8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g1        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y160  | X7Y6         | X7Y6    |                   |                 1 |          10 |               0 |        8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g2        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y214 | X8Y8         | X8Y8    |                   |                 4 |        5119 |               0 |        5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g3        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y211 | X8Y8         | X8Y8    |                   |                 1 |           7 |               0 |        5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_sync_clk_0/O                                                                                                                                                                                                                                                      | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g4        | src2      | BUFGCE/O        | X7Y6       | BUFGCE_X1Y150  | X7Y6         | X7Y8(U) |                   |                21 |        4344 |               5 |       10.000 | haps_infra_clk_100       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                                                                      |
| g5        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y193 | X8Y8         | X8Y8    |                   |                 3 |        2829 |               0 |        5.333 | rxoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g6        | src4      | BUFGCE/O        | None       | BUFGCE_X1Y162  | X7Y6         | X8Y7    |                   |                 2 |        1885 |               0 |      100.000 | haps_infra_clk_10        | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g7        | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y158 | X8Y6         | X8Y6    |                   |                 2 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g8        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y28  | X8Y1         | X7Y5    |                   |                 4 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g9        | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y389 | X8Y16        | X7Y12   |                   |                 3 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g10       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y274 | X8Y11        | X7Y10   |                   |                 3 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g11       | src9      | BUFG_GT/O       | None       | BUFG_GT_X0Y156 | X8Y6         | X7Y6    |                   |                 3 |         775 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g12       | src10     | BUFG_GT/O       | None       | BUFG_GT_X0Y39  | X8Y1         | X7Y2    |                   |                 4 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g13       | src11     | BUFG_GT/O       | None       | BUFG_GT_X0Y386 | X8Y16        | X7Y15   |                   |                 3 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g14       | src12     | BUFG_GT/O       | None       | BUFG_GT_X0Y272 | X8Y11        | X8Y11   |                   |                 2 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g15       | src13     | BUFGCE/O        | None       | BUFGCE_X1Y153  | X7Y6         | X7Y8    |                   |                 7 |         610 |               0 |       20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g16       | src13     | BUFGCE/O        | None       | BUFGCE_X1Y161  | X7Y6         | X7Y6    |                   |                 1 |           4 |               0 |       20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g17       | src14     | BUFGCE/O        | X7Y1       | BUFGCE_X1Y32   | X7Y1         | X7Y1    |                   |                 1 |         272 |               0 |        3.333 | hstdm_txclkdiv2_local    | hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank60/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g18       | src15     | BUFGCE/O        | X7Y2       | BUFGCE_X1Y56   | X7Y2         | X7Y2    |                   |                 1 |         272 |               0 |        3.333 | hstdm_txclkdiv2_local_1  | hstdm_clkgen_1200_bank61/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank61/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g19       | src16     | BUFGCE/O        | X7Y3       | BUFGCE_X1Y80   | X7Y3         | X7Y3    |                   |                 1 |         272 |               0 |        3.333 | hstdm_txclkdiv2_local_2  | hstdm_clkgen_1200_bank62/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank62/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g20       | src17     | BUFGCE/O        | X7Y12      | BUFGCE_X1Y311  | X7Y12        | X7Y12   |                   |                 1 |         272 |               0 |        3.333 | hstdm_txclkdiv2_local_4  | hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank71/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g21       | src18     | BUFGCE/O        | None       | BUFGCE_X1Y240  | X7Y10        | X3Y6    |                   |                 8 |         210 |               0 |      500.000 | clk                      | clk_bufg/O                                                                                                                                                                                                                                                                                                                                                                              | clkz                                                                                                                                                                                                                                                                                                                                                                 |
| g22       | src19     | BUFGCE/O        | None       | BUFGCE_X1Y151  | X7Y6         | X8Y8    |                   |                 1 |         166 |               0 |        5.000 | haps_infra_clk_200       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g23       | src20     | BUFGCE/O        | X7Y10      | BUFGCE_X1Y248  | X7Y10        | X7Y10   |                   |                 1 |         136 |               0 |        3.333 | hstdm_txclkdiv2_local_3  | hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank69/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g24       | src21     | BUFGCE/O        | X7Y6       | BUFGCE_X1Y147  | X7Y6         | X7Y2    |                   |                 2 |          33 |               0 |     1000.000 | afpga_lock_clk           | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O                                                                                                                                                                                                                                                                                             | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                                                                           |
| g25       | src22     | BUFG_GT/O       | None       | BUFG_GT_X0Y213 | X8Y8         | X8Y8    |                   |                 1 |           3 |               0 |       10.000 | gt1_refclk               | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O                                                                                                                                                                                                                                                            | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g26       | src23     | BUFGCE/O        | None       | BUFGCE_X1Y155  | X7Y6         | X7Y8(U) | n/a               |                 1 |           0 |               1 |       10.000 | clkfbout_clk_wiz_0       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/O                                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                                                                       |
| g27       | src24     | BUFG_GT/O       | X8Y8       | BUFG_GT_X0Y205 | X8Y8         | X7Y6    | n/a               |                 1 |           0 |               1 |       10.000 | ref_clk_p                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O                                                                                                                                                                                                                                                                                                                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock             | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT1     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src0      | g1        | MMCME4_ADV/CLKOUT1     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src1      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src1      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src2      | g4        | MMCME4_ADV/CLKOUT2     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |              10.000 | haps_infra_clk_100       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src3      | g5        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           2 |               0 |               5.333 | rxoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src4      | g6        | MMCME4_ADV/CLKOUT6     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |             100.000 | haps_infra_clk_10        | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src5      | g7        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25 | X8Y6         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src6      | g8        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5  | X8Y1         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src7      | g9        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65 | X8Y16        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src8      | g10       | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45 | X8Y11        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src9      | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25 | X8Y6         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src10     | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5  | X8Y1         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src11     | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65 | X8Y16        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src12     | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45 | X8Y11        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src13     | g15       | MMCME4_ADV/CLKOUT4     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src13     | g16       | MMCME4_ADV/CLKOUT4     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src14     | g17       | PLLE4_ADV/CLKOUT1      | PLL_X1Y2            | PLL_X1Y2            | X7Y1         |           1 |               0 |               3.333 | hstdm_txclkdiv2_local    | hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src15     | g18       | PLLE4_ADV/CLKOUT1      | PLL_X1Y4            | PLL_X1Y4            | X7Y2         |           1 |               0 |               3.333 | hstdm_txclkdiv2_local_1  | hstdm_clkgen_1200_bank61/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank61/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src16     | g19       | PLLE4_ADV/CLKOUT1      | PLL_X1Y6            | PLL_X1Y6            | X7Y3         |           1 |               0 |               3.333 | hstdm_txclkdiv2_local_2  | hstdm_clkgen_1200_bank62/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank62/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src17     | g20       | PLLE4_ADV/CLKOUT1      | PLL_X1Y24           | PLL_X1Y24           | X7Y12        |           1 |               0 |               3.333 | hstdm_txclkdiv2_local_4  | hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank71/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src18     | g21       | IBUFCTRL/O             | IOB_X1Y548          | IOB_X1Y548          | X7Y10        |           1 |               0 |             500.000 | clk                      | clk_ibufgds/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_ibufgds/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| src19     | g22       | MMCME4_ADV/CLKOUT3     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |               5.000 | haps_infra_clk_200       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src20     | g23       | PLLE4_ADV/CLKOUT1      | PLL_X1Y20           | PLL_X1Y20           | X7Y10        |           1 |               0 |               3.333 | hstdm_txclkdiv2_local_3  | hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank69/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src21     | g24       | IBUFCTRL/O             | IOB_X1Y360          | IOB_X1Y360          | X7Y6         |           1 |               0 |            1000.000 | afpga_lock_clk           | AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | AFPGA_LOCK_CLK_I_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| src22     | g25       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X0Y8   | GTYE4_COMMON_X0Y8   | X8Y8         |           2 |               0 |              10.000 | gt1_refclk               | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| src23     | g26       | MMCME4_ADV/CLKFBOUT    | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |              10.000 | clkfbout_clk_wiz_0       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src24     | g27       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X0Y8   | GTYE4_COMMON_X0Y8   | X8Y8         |           2 |               0 |              10.000 | ref_clk_p                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y24 | GTYE4_CHANNEL_X0Y24/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y4  | GTYE4_CHANNEL_X0Y4/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y64 | GTYE4_CHANNEL_X0Y64/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y44 | GTYE4_CHANNEL_X0Y44/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 8        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y32 | GTYE4_CHANNEL_X0Y32/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[0] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] - Static -
| 9        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y33 | GTYE4_CHANNEL_X0Y33/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[1] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] - Static -
| 10       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[2] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] - Static -
| 11       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y35 | GTYE4_CHANNEL_X0Y35/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[3] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     4 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     8 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X8Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y7              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y8              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y9              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y9              |     5 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     6 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y14             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y15             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y15             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y16             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y16             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y16             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y19             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y1              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      4 |      24 |    285 |   47040 |      4 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y1              |      3 |      24 |     31 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y2              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      6 |      24 |    385 |   47040 |      5 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y2              |      3 |      24 |    241 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y3              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      6 |      24 |   2540 |   47040 |     69 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y3              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y4              |      1 |      24 |      1 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y4              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |      8 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      1 |      24 |      1 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y4              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y5              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y5              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y6              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      8 |      24 |   2363 |   47040 |     36 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y6              |      5 |      24 |    636 |   32640 |      0 |    4800 |      3 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y7              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      4 |      24 |   1841 |   47040 |      7 |    5280 |      1 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y7              |      5 |      24 |   2138 |   32640 |     12 |    4800 |     34 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y8              |      1 |      24 |     70 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y8              |      3 |      24 |   7067 |   47040 |     98 |    5280 |      8 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y8              |      8 |      24 |  12581 |   32640 |    119 |    4800 |     46 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y9              |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y9              |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y9              |      3 |      24 |     56 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y9              |      6 |      24 |   1993 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y9              |      5 |      24 |    145 |   32640 |      0 |    4800 |     10 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y10             |      2 |      24 |      5 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y10             |      6 |      24 |    170 |   45120 |      4 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y10             |      2 |      24 |    760 |   32640 |     13 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y11             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y11             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y11             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |     11 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y11             |      3 |      24 |   1709 |   32640 |     14 |    4800 |      4 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y12             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y12             |      2 |      24 |    286 |   47040 |      4 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y12             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y13             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y13             |      1 |      24 |      1 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y13             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y14             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y14             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y15             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y15             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y15             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y15             |      3 |      24 |      9 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y15             |      3 |      24 |   1825 |   32640 |     27 |    4800 |      4 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y16             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y16             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y16             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y16             |      3 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y16             |      3 |      24 |    637 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y17             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y17             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y17             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y18             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y18             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y18             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y19             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y19             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y19             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 |
+-----+----+----+----+----+----+----+----+----+----+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  3 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  3 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  2 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  0 |
| Y11 |  0 |  0 |  0 |  1 |  1 |  1 |  1 |  5 |  3 |
| Y10 |  0 |  0 |  0 |  1 |  1 |  1 |  2 |  7 |  2 |
| Y9  |  0 |  0 |  0 |  1 |  1 |  1 |  3 |  7 |  5 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  1 |  6 |  9 |
| Y7  |  0 |  0 |  0 |  1 |  1 |  1 |  1 |  8 |  6 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | 13 |  7 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  1 |  1 |  1 |  1 |  1 |  1 |  0 |  3 |  0 |
| Y3  |  0 |  0 |  0 |  1 |  1 |  1 |  1 |  6 |  0 |
| Y2  |  0 |  0 |  0 |  1 |  1 |  1 |  1 |  6 |  3 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  4 |  3 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X8Y1              |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X8Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |   11 |    24 | 45.83 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    6 |    24 | 25.00 |
| X8Y6              |    5 |    24 | 20.83 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |
| X8Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |
| X8Y8              |    6 |    24 | 25.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X8Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y10             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X8Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y11             |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y15             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X8Y15             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y16             |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X8Y16             |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g0        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y7     |       13216 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2 |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     5 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     6650 |  3390 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1827 |  1039 |                     1 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 303 |     2 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y6     |          10 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 10 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |        5115 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           17 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4181 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          920 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            1 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                    |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |           3 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 7 |                     2 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X7Y6              | haps_infra_clk_100 |      10.000 | {0.000 5.000} | X7Y8(U)  |        4332 |        0 |              5 |       12 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |  234 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        5 |  111 |                     1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        1 |    0 |                     3 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       21 |    0 |                     4 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        7 |  280 |                     5 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       21 |   71 |                     6 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  5 |     1983 |  118 |                     7 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 519 |    0 |                     7 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 331 |  236 |                     5 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        1 |    0 |                     3 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      125 |    0 |                     2 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       35 |  195 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       20 |   30 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X8Y8              | rxoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |        2821 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            6 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 2816 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            3 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X7Y6              | haps_infra_clk_10 |     100.000 | {0.000 50.000} | X8Y7     |        1885 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7 |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    1671 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 214 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X8Y6              |       |             |               | X8Y6     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1357 | (R) (D) 8 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X8Y1              |       |             |               | X7Y5     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1355 |      0 |                     2 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      5 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 3 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X8Y16             |       |             |               | X7Y12    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 10 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |    1351 |                     1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     4 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X8Y11             |       |             |               | X7Y10    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 659 |                     1 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      702 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     4 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X8Y6              |       |             |               | X7Y6     |         771 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       5 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 398 |  (D) 370 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X8Y1              |       |             |               | X7Y2     |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    705 |      0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 47 |     11 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  (D) 5 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+--------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X8Y16             |       |             |               | X7Y15    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 370 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 4 |      394 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X8Y11             |       |             |               | X8Y11    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8          | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 | (R) (D) 765 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y8     |         605 |        0 |              0 |        5 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-----+--------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6  | X7     | X8   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-----+--------+------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |   5 |      0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  51 |      0 |    9 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  70 |  (R) 0 |  468 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      2 |    5 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |  (D) 0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |   0 |      0 |    0 |                     0 |
+-----+----+----+----+----+----+----+-----+--------+------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y6     |           4 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g17       | BUFGCE/O        | X7Y1              | hstdm_txclkdiv2_local |       3.333 | {0.000 1.667} | X7Y1     |         272 |        0 |              0 |        0 | hstdm_clkgen_1200_bank60/txclkdiv2 |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 272 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g18       | BUFGCE/O        | X7Y2              | hstdm_txclkdiv2_local_1 |       3.333 | {0.000 1.667} | X7Y2     |         272 |        0 |              0 |        0 | hstdm_clkgen_1200_bank61/txclkdiv2 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 272 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g19       | BUFGCE/O        | X7Y3              | hstdm_txclkdiv2_local_2 |       3.333 | {0.000 1.667} | X7Y3     |         272 |        0 |              0 |        0 | hstdm_clkgen_1200_bank62/txclkdiv2 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 272 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g20       | BUFGCE/O        | X7Y12             | hstdm_txclkdiv2_local_4 |       3.333 | {0.000 1.667} | X7Y12    |         272 |        0 |              0 |        0 | hstdm_clkgen_1200_bank71/txclkdiv2 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 272 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net  |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
| g21       | BUFGCE/O        | X7Y10             | clk   |     500.000 | {0.000 250.000} | X3Y6     |         210 |        0 |              0 |        0 | clkz |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+----+----+----+---------+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4 | X5 | X6 | X7      | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+----+----+----+---------+----+-----------------------+
| Y19 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       1 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |  (D) 18 |  0 |                     1 |
| Y9  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       2 |  0 |                     2 |
| Y8  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      15 |  0 |                     4 |
| Y6  |  0 |  0 |  0 | (R) 0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y4  |  1 |  0 |  0 |     0 |  0 |  8 |  0 |       0 |  0 |                     2 |
| Y3  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |     127 |  0 |                     1 |
| Y2  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      38 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |       0 |  0 |                     0 |
+-----+----+----+----+-------+----+----+----+---------+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g22       | BUFGCE/O        | X7Y6              | haps_infra_clk_200 |       5.000 | {0.000 2.500} | X8Y8     |         166 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 166 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g23       | BUFGCE/O        | X7Y10             | hstdm_txclkdiv2_local_3 |       3.333 | {0.000 1.667} | X7Y10    |         136 |        0 |              0 |        0 | hstdm_clkgen_1200_bank69/txclkdiv2 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 136 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                        |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| g24       | BUFGCE/O        | X7Y6              | afpga_lock_clk |    1000.000 | {0.000 500.000} | X7Y2     |          33 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     32 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X8Y8              | gt1_refclk |      10.000 | {0.000 5.000} | X8Y8     |           3 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 3 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g26       | BUFGCE/O        | X7Y6              | clkfbout_clk_wiz_0 |      10.000 | {0.000 5.000} | X7Y8(U)  |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X8Y8              | ref_clk_p |      10.000 | {0.000 5.000} | X7Y6     |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1 |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


37. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          19 |               1 |  13 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12+      | 15    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g17       | 8     | BUFGCE/O        | X7Y1       |         272 |               0 | 272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank60/txclkdiv2                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X8Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          30 |               0 | 27 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 4     | BUFG_GT/O       | None       |           3 |               0 |  1 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 15    | BUFG_GT/O       | None       |           5 |               0 |  3 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


40. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          34 |               1 |  28 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 15    | BUFG_GT/O       | None       |          47 |               0 |  47 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g18       | 8     | BUFGCE/O        | X7Y2       |         272 |               0 | 272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank61/txclkdiv2                                                                                                                                                                                                                                                                               |
| g21       | 0     | BUFGCE/O        | None       |          38 |               0 |  38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
| g24       | 3     | BUFGCE/O        | X7Y6       |           1 |               0 |   0 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X8Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         195 |               0 | 195 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 4     | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 15    | BUFG_GT/O       | None       |          11 |               0 |  11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         124 |               1 |  115 |      7 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 4     | BUFG_GT/O       | None       |        1355 |               0 | 1335 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 15    | BUFG_GT/O       | None       |         705 |               0 |  697 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g19       | 8     | BUFGCE/O        | X7Y3       |         272 |               0 |  272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank62/txclkdiv2                                                                                                                                                                                                                                                                               |
| g21       | 0     | BUFGCE/O        | None       |         127 |               0 |  121 |      6 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
| g24       | 3     | BUFGCE/O        | X7Y6       |          32 |               0 |    0 |     32 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21       | 0     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21       | 0     | BUFGCE/O        | None       |           8 |               0 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g24+      | 3     | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |         303 |               0 |  294 |      9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4        | 6     | BUFGCE/O        | X7Y6       |         331 |               0 |  328 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g6+       | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g7        | 14    | BUFG_GT/O       | None       |        1357 |               0 | 1337 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11       | 12    | BUFG_GT/O       | None       |         398 |               0 |  390 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g15+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g22+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
| g24+      | 3     | BUFGCE/O        | X7Y6       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
| g1        | 16    | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g16       | 17    | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g26       | 11    | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g27       | 13    | BUFG_GT/O       | X8Y8       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X8Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |           2 |               0 |   0 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 22    | BUFG_GT/O       | None       |           1 |               0 |   0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                               |
| g4        | 6     | BUFGCE/O        | X7Y6       |         236 |               0 | 232 |      0 |    1 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g6+       | 18    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g7        | 14    | BUFG_GT/O       | None       |           8 |               0 |   6 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11       | 12    | BUFG_GT/O       | None       |         370 |               0 | 368 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g22+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1827 |               0 | 1819 |      7 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4+       | 6     | BUFGCE/O        | X7Y6       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11       | 12    | BUFG_GT/O       | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g15       | 9     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g21       | 0     | BUFGCE/O        | None       |          15 |               0 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
| g26+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g27+      | 13    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X8Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        1039 |               0 | 1010 |     12 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 22    | BUFG_GT/O       | None       |         920 |               0 |  908 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g5        | 1     | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g6        | 18    | BUFGCE/O        | None       |         214 |               0 |  212 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g15       | 9     | BUFGCE/O        | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g22+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X6Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g15       | 9     | BUFGCE/O        | None       |          70 |               0 | 70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        6650 |               0 | 6548 |     98 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4        | 6     | BUFGCE/O        | X7Y6       |         519 |               0 |  519 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g26+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g27+      | 13    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X8Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |        3390 |               0 | 3298 |     73 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 22    | BUFG_GT/O       | None       |        4181 |               0 | 4151 |     10 |   16 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g5        | 1     | BUFG_GT/O       | None       |        2816 |               0 | 2776 |     32 |    4 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g6        | 18    | BUFGCE/O        | None       |        1671 |               0 | 1665 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g15       | 9     | BUFGCE/O        | None       |         468 |               0 |  459 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g22       | 7     | BUFGCE/O        | None       |         166 |               0 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g3        | 19    | BUFG_GT/O       | None       |           7 |               0 |    3 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g25       | 21    | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g27+      | 13    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X6Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3        |
| g15       | 9     | BUFGCE/O        | None       |          51 |               0 | 51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4        | 6     | BUFGCE/O        | X7Y6       |        1983 |               0 | 1983 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g9        | 5     | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g10       | 10    | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g21       | 0     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X8Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFGCE/O        | None       |           5 |               0 |   0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 22    | BUFG_GT/O       | None       |          17 |               0 |  12 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g4        | 6     | BUFGCE/O        | X7Y6       |         118 |               0 | 118 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                                                                      |
| g5        | 1     | BUFG_GT/O       | None       |           6 |               0 |   6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 9     | BUFGCE/O        | None       |           9 |               0 |   9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X6Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
| g15       | 9     | BUFGCE/O        | None       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X7Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          20 |               1 |  14 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 4     | BUFG_GT/O       | None       |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g10+      | 10    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g21       | 0     | BUFGCE/O        | None       |          18 |               0 |  18 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
| g23       | 8     | BUFGCE/O        | X7Y10      |         136 |               0 | 136 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank69/txclkdiv2                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X8Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          71 |               0 |  69 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 10    | BUFG_GT/O       | None       |         702 |               0 | 691 |     11 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X6Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g21+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X7Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           7 |               0 |  7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g10+      | 10    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 8     | BUFG_GT/O       | None       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g21       | 0     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X8Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         280 |               0 | 276 |      1 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 10    | BUFG_GT/O       | None       |         659 |               0 | 648 |      7 |    2 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 8     | BUFG_GT/O       | None       |         765 |               0 | 755 |      6 |    2 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X7Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          20 |               1 |  14 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g20       | 23    | BUFGCE/O        | X7Y12      |         272 |               0 | 272 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank71/txclkdiv2                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X7Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X7Y15
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 2     | BUFG_GT/O       | None       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X8Y15
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         111 |               0 |  108 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 5     | BUFG_GT/O       | None       |        1351 |               0 | 1331 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 2     | BUFG_GT/O       | None       |         394 |               0 |  386 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X7Y16
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4+       | 6     | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 5     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X8Y16
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         234 |               0 | 231 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 5     | BUFG_GT/O       | None       |          10 |               0 |   8 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 2     | BUFG_GT/O       | None       |         370 |               0 | 368 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


