Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 23 13:42:49 2019
| Host         : DESKTOP-8E654SF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_top_timing_summary_routed.rpt -pb Pong_top_timing_summary_routed.pb -rpx Pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk_200Hz_reg/Q (HIGH)

 There are 410 register/latch pins with no clock driven by root clock pin: clk_60hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.695        0.000                      0                  162        0.077        0.000                      0                  162        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out2_clk_pixel    {0.000 100.412}      200.823         4.980           
  clk_out_clk_pixel     {0.000 4.630}        9.259           108.000         
  clkfbout_clk_pixel    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_pixel_1  {0.000 100.412}      200.823         4.980           
  clk_out_clk_pixel_1   {0.000 4.630}        9.259           108.000         
  clkfbout_clk_pixel_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out2_clk_pixel        195.009        0.000                      0                   65        0.498        0.000                      0                   65       12.537        0.000                       0                    35  
  clk_out_clk_pixel           3.695        0.000                      0                   97        0.261        0.000                      0                   97        4.130        0.000                       0                    67  
  clkfbout_clk_pixel                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_pixel_1      195.035        0.000                      0                   65        0.498        0.000                      0                   65       12.537        0.000                       0                    35  
  clk_out_clk_pixel_1         3.700        0.000                      0                   97        0.261        0.000                      0                   97        4.130        0.000                       0                    67  
  clkfbout_clk_pixel_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pixel_1  clk_out2_clk_pixel        195.009        0.000                      0                   65        0.174        0.000                      0                   65  
clk_out_clk_pixel_1   clk_out_clk_pixel           3.695        0.000                      0                   97        0.077        0.000                      0                   97  
clk_out2_clk_pixel    clk_out2_clk_pixel_1      195.009        0.000                      0                   65        0.174        0.000                      0                   65  
clk_out_clk_pixel     clk_out_clk_pixel_1         3.695        0.000                      0                   97        0.077        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pixel
  To Clock:  clk_out2_clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack      195.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[9]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.567ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.596ns (32.459%)  route 3.321ns (67.541%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 199.314 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.679     3.887    clear
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.011 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     4.011    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.511   199.314    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.559   199.873    
                         clock uncertainty           -0.324   199.549    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   199.578    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                        199.578    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                195.567    

Slack (MET) :             195.574ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.472ns (32.247%)  route 3.093ns (67.753%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.451     3.659    clear
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576   199.892    
                         clock uncertainty           -0.324   199.568    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.335   199.233    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        199.233    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                195.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.392ns (45.142%)  route 0.476ns (54.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.271 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    counter_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.403ns (45.828%)  route 0.476ns (54.172%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.282 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.282    counter_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.252ns (40.617%)  route 0.368ns (59.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.368    -0.094    counter_reg[30]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.017 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter_reg[28]_i_1_n_5
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.498    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.256ns (40.696%)  route 0.373ns (59.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.373    -0.084    counter_reg[4]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.031 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    counter_reg[4]_i_1_n_7
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.249ns (39.380%)  route 0.383ns (60.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.383    -0.079    counter_reg[27]
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.029 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.029    counter_reg[24]_i_1_n_4
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.498    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.431ns (47.500%)  route 0.476ns (52.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.256 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.256    counter_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.310 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.310    counter_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.487%)  route 0.401ns (61.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.401    -0.056    counter_reg[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.054 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.054    counter_reg[0]_i_2_n_6
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_200Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.134%)  route 0.452ns (70.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  clk_200Hz_reg/Q
                         net (fo=2, routed)           0.452    -0.006    clk_200Hz
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.039 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     0.039    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.508    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pixel
Waveform(ns):       { 0.000 100.412 }
Period(ns):         200.823
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.823     198.668    BUFGCTRL_X0Y17   clk_pixel_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.823     199.574    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X51Y96     clk_200Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y95     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y97     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y97     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.823     12.537     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X51Y96     clk_200Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y102    counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X51Y96     clk_200Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pixel
  To Clock:  clk_out_clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 HPixelCount_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.385ns (25.823%)  route 3.978ns (74.177%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 7.918 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.811    -0.729    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.478    -0.251 f  HPixelCount_reg[29]/Q
                         net (fo=23, routed)          1.125     0.875    HPixelCount_reg_n_0_[29]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.327     1.202 r  VPixelCount[31]_i_18/O
                         net (fo=2, routed)           0.587     1.789    VPixelCount[31]_i_18_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.332     2.121 f  clk_60hz_i_6/O
                         net (fo=1, routed)           1.398     3.518    clk_60hz_i_6_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.642 r  clk_60hz_i_4/O
                         net (fo=1, routed)           0.868     4.511    clk_60hz_i_4_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     4.635    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.679     7.918    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.568     8.486    
                         clock uncertainty           -0.185     8.301    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.029     8.330    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.966ns (19.037%)  route 4.108ns (80.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.777     4.343    VPixelCount
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205     8.098    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[22]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[23]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[27]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 VPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.090ns (22.558%)  route 3.742ns (77.442%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.809    -0.731    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.419    -0.312 f  VPixelCount_reg[3]/Q
                         net (fo=27, routed)          1.594     1.283    VPixelCount_reg_n_0_[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.299     1.582 r  VPixelCount[31]_i_26/O
                         net (fo=1, routed)           0.295     1.877    VPixelCount[31]_i_26_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  VPixelCount[31]_i_19/O
                         net (fo=2, routed)           0.526     2.528    VPixelCount[31]_i_19_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.652 f  VPixelCount[31]_i_10/O
                         net (fo=32, routed)          0.488     3.140    VPixelCount[31]_i_10_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.264 r  VPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.838     4.101    VPixelCount[0]_i_1_n_0
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)       -0.105     8.198    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.187    -0.180    HPixelCount_reg_n_0_[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.137 r  HPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    HPixelCount[0]
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.906    -0.767    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.133    -0.399    HPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 HPixelCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.703%)  route 0.398ns (63.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  HPixelCount_reg[14]/Q
                         net (fo=24, routed)          0.263    -0.128    HPixelCount_reg_n_0_[14]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.083 f  clk_60hz_i_3/O
                         net (fo=1, routed)           0.135     0.052    clk_60hz_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.097 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     0.097    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.501    -0.265    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091    -0.174    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 HPixelCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.518ns (54.794%)  route 0.427ns (45.206%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  HPixelCount_reg[11]/Q
                         net (fo=26, routed)          0.183    -0.182    HPixelCount_reg_n_0_[11]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.026 r  HPixelCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.026    HPixelCount_reg[12]_i_2_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.064 r  HPixelCount_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.245     0.309    HPixelCount_reg[16]_i_2_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.108     0.417 r  HPixelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     0.417    HPixelCount[14]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.092    -0.176    HPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.427ns (44.189%)  route 0.539ns (55.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.279    -0.089    HPixelCount_reg_n_0_[0]
    SLICE_X46Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.069 r  HPixelCount_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.260     0.330    HPixelCount_reg[4]_i_2_n_7
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.105     0.435 r  HPixelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    HPixelCount[1]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.091    -0.177    HPixelCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 VPixelCount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.359ns (50.931%)  route 0.346ns (49.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[16]/Q
                         net (fo=24, routed)          0.148    -0.243    VPixelCount_reg_n_0_[16]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  VPixelCount_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.198     0.063    VPixelCount_reg[16]_i_2_n_4
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.110     0.173 r  VPixelCount[16]_i_1/O
                         net (fo=1, routed)           0.000     0.173    VPixelCount[16]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.092    -0.440    VPixelCount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.405ns (39.664%)  route 0.616ns (60.336%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  HPixelCount_reg[1]/Q
                         net (fo=26, routed)          0.453     0.061    HPixelCount_reg_n_0_[1]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.211 r  HPixelCount_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.163     0.374    HPixelCount_reg[4]_i_2_n_6
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.114     0.488 r  HPixelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    HPixelCount[2]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.156    HPixelCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 VPixelCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.358ns (47.680%)  route 0.393ns (52.320%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[10]/Q
                         net (fo=25, routed)          0.190    -0.201    VPixelCount_reg_n_0_[10]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.091 r  VPixelCount_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.203     0.112    VPixelCount_reg[12]_i_2_n_6
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.107     0.219 r  VPixelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.219    VPixelCount[10]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091    -0.441    VPixelCount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 HPixelCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.359ns (47.621%)  route 0.395ns (52.379%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  HPixelCount_reg[15]/Q
                         net (fo=24, routed)          0.194    -0.194    HPixelCount_reg_n_0_[15]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.084 r  HPixelCount_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.201     0.117    HPixelCount_reg[16]_i_2_n_5
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.108     0.225 r  HPixelCount[15]_i_1/O
                         net (fo=1, routed)           0.000     0.225    HPixelCount[15]
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.092    -0.437    HPixelCount_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.403ns (52.140%)  route 0.370ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[3]/Q
                         net (fo=27, routed)          0.212    -0.188    HPixelCount_reg_n_0_[3]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.163    -0.025 r  HPixelCount_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.158     0.132    HPixelCount_reg[4]_i_2_n_5
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.112     0.244 r  HPixelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    HPixelCount[3]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.422    HPixelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 HPixelCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.438ns (55.287%)  route 0.354ns (44.713%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[7]/Q
                         net (fo=25, routed)          0.154    -0.246    HPixelCount_reg_n_0_[7]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.199    -0.047 r  HPixelCount_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.200     0.153    HPixelCount_reg[8]_i_2_n_4
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.111     0.264 r  HPixelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.264    HPixelCount[8]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.406    HPixelCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pixel
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk_pixel_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X50Y48     HPixelCount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X42Y49     HPixelCount_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X42Y49     HPixelCount_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X44Y48     HPixelCount_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X45Y49     HPixelCount_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X52Y48     HPixelCount_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X45Y49     HPixelCount_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X47Y47     HPixelCount_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y48     HPixelCount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y48     HPixelCount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pixel
  To Clock:  clkfbout_clk_pixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pixel
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk_pixel_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pixel_1
  To Clock:  clk_out2_clk_pixel_1

Setup :            0  Failing Endpoints,  Worst Slack      195.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.035ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.298   199.596    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.261    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        199.261    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.035    

Slack (MET) :             195.035ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.298   199.596    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.261    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        199.261    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.035    

Slack (MET) :             195.035ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.298   199.596    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.261    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        199.261    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.035    

Slack (MET) :             195.035ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.298   199.596    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.261    counter_reg[9]
  -------------------------------------------------------------------
                         required time                        199.261    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.035    

Slack (MET) :             195.523ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.298   199.620    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.285    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        199.285    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.523    

Slack (MET) :             195.523ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.298   199.620    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.285    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        199.285    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.523    

Slack (MET) :             195.523ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.298   199.620    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.285    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        199.285    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.523    

Slack (MET) :             195.523ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.298   199.620    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.285    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        199.285    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.523    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.596ns (32.459%)  route 3.321ns (67.541%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 199.314 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.679     3.887    clear
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.011 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     4.011    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.511   199.314    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.559   199.873    
                         clock uncertainty           -0.298   199.576    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   199.605    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                        199.605    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.600ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.472ns (32.247%)  route 3.093ns (67.753%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.591ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.451     3.659    clear
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576   199.892    
                         clock uncertainty           -0.298   199.595    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.335   199.260    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        199.260    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                195.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.392ns (45.142%)  route 0.476ns (54.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.271 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    counter_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.403ns (45.828%)  route 0.476ns (54.172%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.282 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.282    counter_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.252ns (40.617%)  route 0.368ns (59.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.368    -0.094    counter_reg[30]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.017 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter_reg[28]_i_1_n_5
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.498    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.256ns (40.696%)  route 0.373ns (59.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.373    -0.084    counter_reg[4]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.031 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    counter_reg[4]_i_1_n_7
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.249ns (39.380%)  route 0.383ns (60.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.383    -0.079    counter_reg[27]
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.029 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.029    counter_reg[24]_i_1_n_4
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.498    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.431ns (47.500%)  route 0.476ns (52.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.256 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.256    counter_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.310 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.310    counter_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.487%)  route 0.401ns (61.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.401    -0.056    counter_reg[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.054 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.054    counter_reg[0]_i_2_n_6
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_200Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.134%)  route 0.452ns (70.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  clk_200Hz_reg/Q
                         net (fo=2, routed)           0.452    -0.006    clk_200Hz
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.039 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     0.039    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.508    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pixel_1
Waveform(ns):       { 0.000 100.412 }
Period(ns):         200.823
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.823     198.668    BUFGCTRL_X0Y17   clk_pixel_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.823     199.574    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X51Y96     clk_200Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y95     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y97     counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y97     counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.823     199.823    SLICE_X48Y98     counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.823     12.537     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X51Y96     clk_200Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y102    counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X51Y96     clk_200Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y95     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y100    counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.412     99.912     SLICE_X48Y101    counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pixel_1
  To Clock:  clk_out_clk_pixel_1

Setup :            0  Failing Endpoints,  Worst Slack        3.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 HPixelCount_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.385ns (25.823%)  route 3.978ns (74.177%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 7.918 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.811    -0.729    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.478    -0.251 f  HPixelCount_reg[29]/Q
                         net (fo=23, routed)          1.125     0.875    HPixelCount_reg_n_0_[29]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.327     1.202 r  VPixelCount[31]_i_18/O
                         net (fo=2, routed)           0.587     1.789    VPixelCount[31]_i_18_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.332     2.121 f  clk_60hz_i_6/O
                         net (fo=1, routed)           1.398     3.518    clk_60hz_i_6_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.642 r  clk_60hz_i_4/O
                         net (fo=1, routed)           0.868     4.511    clk_60hz_i_4_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     4.635    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.679     7.918    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.568     8.486    
                         clock uncertainty           -0.180     8.306    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.029     8.335    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.966ns (19.037%)  route 4.108ns (80.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.777     4.343    VPixelCount
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.180     8.308    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205     8.103    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[11]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[22]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[23]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[27]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.180     8.307    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.102    VPixelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 VPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.090ns (22.558%)  route 3.742ns (77.442%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.809    -0.731    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.419    -0.312 f  VPixelCount_reg[3]/Q
                         net (fo=27, routed)          1.594     1.283    VPixelCount_reg_n_0_[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.299     1.582 r  VPixelCount[31]_i_26/O
                         net (fo=1, routed)           0.295     1.877    VPixelCount[31]_i_26_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  VPixelCount[31]_i_19/O
                         net (fo=2, routed)           0.526     2.528    VPixelCount[31]_i_19_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.652 f  VPixelCount[31]_i_10/O
                         net (fo=32, routed)          0.488     3.140    VPixelCount[31]_i_10_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.264 r  VPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.838     4.101    VPixelCount[0]_i_1_n_0
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.180     8.308    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)       -0.105     8.203    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.187    -0.180    HPixelCount_reg_n_0_[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.137 r  HPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    HPixelCount[0]
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.906    -0.767    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.133    -0.399    HPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 HPixelCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.703%)  route 0.398ns (63.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  HPixelCount_reg[14]/Q
                         net (fo=24, routed)          0.263    -0.128    HPixelCount_reg_n_0_[14]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.083 f  clk_60hz_i_3/O
                         net (fo=1, routed)           0.135     0.052    clk_60hz_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.097 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     0.097    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.501    -0.265    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091    -0.174    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 HPixelCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.518ns (54.794%)  route 0.427ns (45.206%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  HPixelCount_reg[11]/Q
                         net (fo=26, routed)          0.183    -0.182    HPixelCount_reg_n_0_[11]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.026 r  HPixelCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.026    HPixelCount_reg[12]_i_2_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.064 r  HPixelCount_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.245     0.309    HPixelCount_reg[16]_i_2_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.108     0.417 r  HPixelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     0.417    HPixelCount[14]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.092    -0.176    HPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.427ns (44.189%)  route 0.539ns (55.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.279    -0.089    HPixelCount_reg_n_0_[0]
    SLICE_X46Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.069 r  HPixelCount_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.260     0.330    HPixelCount_reg[4]_i_2_n_7
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.105     0.435 r  HPixelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    HPixelCount[1]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.091    -0.177    HPixelCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 VPixelCount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.359ns (50.931%)  route 0.346ns (49.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[16]/Q
                         net (fo=24, routed)          0.148    -0.243    VPixelCount_reg_n_0_[16]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  VPixelCount_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.198     0.063    VPixelCount_reg[16]_i_2_n_4
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.110     0.173 r  VPixelCount[16]_i_1/O
                         net (fo=1, routed)           0.000     0.173    VPixelCount[16]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.092    -0.440    VPixelCount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.405ns (39.664%)  route 0.616ns (60.336%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  HPixelCount_reg[1]/Q
                         net (fo=26, routed)          0.453     0.061    HPixelCount_reg_n_0_[1]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.211 r  HPixelCount_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.163     0.374    HPixelCount_reg[4]_i_2_n_6
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.114     0.488 r  HPixelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    HPixelCount[2]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.156    HPixelCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 VPixelCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.358ns (47.680%)  route 0.393ns (52.320%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[10]/Q
                         net (fo=25, routed)          0.190    -0.201    VPixelCount_reg_n_0_[10]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.091 r  VPixelCount_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.203     0.112    VPixelCount_reg[12]_i_2_n_6
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.107     0.219 r  VPixelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.219    VPixelCount[10]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091    -0.441    VPixelCount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 HPixelCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.359ns (47.621%)  route 0.395ns (52.379%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  HPixelCount_reg[15]/Q
                         net (fo=24, routed)          0.194    -0.194    HPixelCount_reg_n_0_[15]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.084 r  HPixelCount_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.201     0.117    HPixelCount_reg[16]_i_2_n_5
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.108     0.225 r  HPixelCount[15]_i_1/O
                         net (fo=1, routed)           0.000     0.225    HPixelCount[15]
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.092    -0.437    HPixelCount_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.403ns (52.140%)  route 0.370ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[3]/Q
                         net (fo=27, routed)          0.212    -0.188    HPixelCount_reg_n_0_[3]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.163    -0.025 r  HPixelCount_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.158     0.132    HPixelCount_reg[4]_i_2_n_5
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.112     0.244 r  HPixelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    HPixelCount[3]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.422    HPixelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 HPixelCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.438ns (55.287%)  route 0.354ns (44.713%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[7]/Q
                         net (fo=25, routed)          0.154    -0.246    HPixelCount_reg_n_0_[7]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.199    -0.047 r  HPixelCount_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.200     0.153    HPixelCount_reg[8]_i_2_n_4
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.111     0.264 r  HPixelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.264    HPixelCount[8]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.406    HPixelCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pixel_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk_pixel_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X50Y48     HPixelCount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X42Y49     HPixelCount_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X42Y49     HPixelCount_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X44Y48     HPixelCount_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X45Y49     HPixelCount_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X52Y48     HPixelCount_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X45Y49     HPixelCount_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X47Y47     HPixelCount_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X45Y49     HPixelCount_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X42Y49     HPixelCount_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X44Y48     HPixelCount_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y48     HPixelCount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     VPixelCount_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X50Y48     HPixelCount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pixel_1
  To Clock:  clkfbout_clk_pixel_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pixel_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk_pixel_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_pixel_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pixel_1
  To Clock:  clk_out2_clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack      195.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[9]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.567ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.596ns (32.459%)  route 3.321ns (67.541%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 199.314 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.679     3.887    clear
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.011 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     4.011    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.511   199.314    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.559   199.873    
                         clock uncertainty           -0.324   199.549    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   199.578    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                        199.578    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                195.567    

Slack (MET) :             195.574ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel rise@200.823ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.472ns (32.247%)  route 3.093ns (67.753%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.451     3.659    clear
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576   199.892    
                         clock uncertainty           -0.324   199.568    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.335   199.233    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        199.233    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                195.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.392ns (45.142%)  route 0.476ns (54.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.271 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    counter_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.403ns (45.828%)  route 0.476ns (54.172%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.282 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.282    counter_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.252ns (40.617%)  route 0.368ns (59.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.368    -0.094    counter_reg[30]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.017 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter_reg[28]_i_1_n_5
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.324    -0.279    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.174    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.256ns (40.696%)  route 0.373ns (59.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.373    -0.084    counter_reg[4]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.031 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    counter_reg[4]_i_1_n_7
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.324    -0.274    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.169    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.249ns (39.380%)  route 0.383ns (60.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.383    -0.079    counter_reg[27]
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.029 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.029    counter_reg[24]_i_1_n_4
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.324    -0.279    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.174    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.431ns (47.500%)  route 0.476ns (52.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.256 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.256    counter_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.310 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.310    counter_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.487%)  route 0.401ns (61.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.401    -0.056    counter_reg[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.054 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.054    counter_reg[0]_i_2_n_6
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.324    -0.274    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.169    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clk_200Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel rise@0.000ns - clk_out2_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.134%)  route 0.452ns (70.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  clk_200Hz_reg/Q
                         net (fo=2, routed)           0.452    -0.006    clk_200Hz
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.039 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     0.039    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.324    -0.275    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.184    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pixel_1
  To Clock:  clk_out_clk_pixel

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 HPixelCount_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.385ns (25.823%)  route 3.978ns (74.177%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 7.918 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.811    -0.729    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.478    -0.251 f  HPixelCount_reg[29]/Q
                         net (fo=23, routed)          1.125     0.875    HPixelCount_reg_n_0_[29]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.327     1.202 r  VPixelCount[31]_i_18/O
                         net (fo=2, routed)           0.587     1.789    VPixelCount[31]_i_18_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.332     2.121 f  clk_60hz_i_6/O
                         net (fo=1, routed)           1.398     3.518    clk_60hz_i_6_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.642 r  clk_60hz_i_4/O
                         net (fo=1, routed)           0.868     4.511    clk_60hz_i_4_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     4.635    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.679     7.918    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.568     8.486    
                         clock uncertainty           -0.185     8.301    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.029     8.330    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.966ns (19.037%)  route 4.108ns (80.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.777     4.343    VPixelCount
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205     8.098    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[22]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[23]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[27]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 VPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel rise@9.259ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.090ns (22.558%)  route 3.742ns (77.442%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.809    -0.731    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.419    -0.312 f  VPixelCount_reg[3]/Q
                         net (fo=27, routed)          1.594     1.283    VPixelCount_reg_n_0_[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.299     1.582 r  VPixelCount[31]_i_26/O
                         net (fo=1, routed)           0.295     1.877    VPixelCount[31]_i_26_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  VPixelCount[31]_i_19/O
                         net (fo=2, routed)           0.526     2.528    VPixelCount[31]_i_19_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.652 f  VPixelCount[31]_i_10/O
                         net (fo=32, routed)          0.488     3.140    VPixelCount[31]_i_10_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.264 r  VPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.838     4.101    VPixelCount[0]_i_1_n_0
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)       -0.105     8.198    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.187    -0.180    HPixelCount_reg_n_0_[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.137 r  HPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    HPixelCount[0]
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.906    -0.767    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
                         clock pessimism              0.236    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.133    -0.214    HPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 HPixelCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.703%)  route 0.398ns (63.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  HPixelCount_reg[14]/Q
                         net (fo=24, routed)          0.263    -0.128    HPixelCount_reg_n_0_[14]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.083 f  clk_60hz_i_3/O
                         net (fo=1, routed)           0.135     0.052    clk_60hz_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.097 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     0.097    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.501    -0.265    
                         clock uncertainty            0.185    -0.080    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     0.011    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 HPixelCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.518ns (54.794%)  route 0.427ns (45.206%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  HPixelCount_reg[11]/Q
                         net (fo=26, routed)          0.183    -0.182    HPixelCount_reg_n_0_[11]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.026 r  HPixelCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.026    HPixelCount_reg[12]_i_2_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.064 r  HPixelCount_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.245     0.309    HPixelCount_reg[16]_i_2_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.108     0.417 r  HPixelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     0.417    HPixelCount[14]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
                         clock pessimism              0.501    -0.268    
                         clock uncertainty            0.185    -0.083    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.092     0.009    HPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.427ns (44.189%)  route 0.539ns (55.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.279    -0.089    HPixelCount_reg_n_0_[0]
    SLICE_X46Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.069 r  HPixelCount_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.260     0.330    HPixelCount_reg[4]_i_2_n_7
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.105     0.435 r  HPixelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    HPixelCount[1]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
                         clock pessimism              0.501    -0.268    
                         clock uncertainty            0.185    -0.083    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.091     0.008    HPixelCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 VPixelCount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.359ns (50.931%)  route 0.346ns (49.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[16]/Q
                         net (fo=24, routed)          0.148    -0.243    VPixelCount_reg_n_0_[16]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  VPixelCount_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.198     0.063    VPixelCount_reg[16]_i_2_n_4
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.110     0.173 r  VPixelCount[16]_i_1/O
                         net (fo=1, routed)           0.000     0.173    VPixelCount[16]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.092    -0.255    VPixelCount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.405ns (39.664%)  route 0.616ns (60.336%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  HPixelCount_reg[1]/Q
                         net (fo=26, routed)          0.453     0.061    HPixelCount_reg_n_0_[1]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.211 r  HPixelCount_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.163     0.374    HPixelCount_reg[4]_i_2_n_6
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.114     0.488 r  HPixelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    HPixelCount[2]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.185    -0.078    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107     0.029    HPixelCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 VPixelCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.358ns (47.680%)  route 0.393ns (52.320%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[10]/Q
                         net (fo=25, routed)          0.190    -0.201    VPixelCount_reg_n_0_[10]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.091 r  VPixelCount_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.203     0.112    VPixelCount_reg[12]_i_2_n_6
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.107     0.219 r  VPixelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.219    VPixelCount[10]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091    -0.256    VPixelCount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 HPixelCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.359ns (47.621%)  route 0.395ns (52.379%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  HPixelCount_reg[15]/Q
                         net (fo=24, routed)          0.194    -0.194    HPixelCount_reg_n_0_[15]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.084 r  HPixelCount_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.201     0.117    HPixelCount_reg[16]_i_2_n_5
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.108     0.225 r  HPixelCount[15]_i_1/O
                         net (fo=1, routed)           0.000     0.225    HPixelCount[15]
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.185    -0.344    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.092    -0.252    HPixelCount_reg[15]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 HPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.403ns (52.140%)  route 0.370ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[3]/Q
                         net (fo=27, routed)          0.212    -0.188    HPixelCount_reg_n_0_[3]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.163    -0.025 r  HPixelCount_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.158     0.132    HPixelCount_reg[4]_i_2_n_5
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.112     0.244 r  HPixelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    HPixelCount[3]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.185    -0.344    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.237    HPixelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 HPixelCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel rise@0.000ns - clk_out_clk_pixel_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.438ns (55.287%)  route 0.354ns (44.713%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[7]/Q
                         net (fo=25, routed)          0.154    -0.246    HPixelCount_reg_n_0_[7]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.199    -0.047 r  HPixelCount_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.200     0.153    HPixelCount_reg[8]_i_2_n_4
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.111     0.264 r  HPixelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.264    HPixelCount[8]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.185    -0.328    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.221    HPixelCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pixel
  To Clock:  clk_out2_clk_pixel_1

Setup :            0  Failing Endpoints,  Worst Slack      195.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[11]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.009ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.472ns (28.689%)  route 3.659ns (71.312%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 199.317 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          2.017     4.225    clear
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.514   199.317    clk_5MHz
    SLICE_X48Y97         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.576   199.893    
                         clock uncertainty           -0.324   199.569    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.335   199.234    counter_reg[9]
  -------------------------------------------------------------------
                         required time                        199.234    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                195.009    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.497ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.472ns (31.542%)  route 3.195ns (68.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.553     3.761    clear
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.601   199.917    
                         clock uncertainty           -0.324   199.593    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.335   199.258    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        199.258    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                195.497    

Slack (MET) :             195.567ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.596ns (32.459%)  route 3.321ns (67.541%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 199.314 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.679     3.887    clear
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.011 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     4.011    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.511   199.314    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.559   199.873    
                         clock uncertainty           -0.324   199.549    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   199.578    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                        199.578    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                195.567    

Slack (MET) :             195.574ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.823ns  (clk_out2_clk_pixel_1 rise@200.823ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.472ns (32.247%)  route 3.093ns (67.753%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 199.316 - 200.823 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.634    -0.906    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  counter_reg[2]/Q
                         net (fo=2, routed)           1.641     1.191    counter_reg[2]
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.315 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000     1.315    counter[0]_i_33_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.865 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.865    counter_reg[0]_i_22_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.979 r  counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.979    counter_reg[0]_i_13_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.093 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.094    counter_reg[0]_i_3_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.451     3.659    clear
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                    200.823   200.823 r  
    E3                                                0.000   200.823 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.823    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   202.234 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   203.396    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   196.072 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   197.711    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   197.802 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          1.513   199.316    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.576   199.892    
                         clock uncertainty           -0.324   199.568    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.335   199.233    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        199.233    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                195.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.392ns (45.142%)  route 0.476ns (54.858%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.271 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.271    counter_reg[20]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.403ns (45.828%)  route 0.476ns (54.172%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.282 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.282    counter_reg[20]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.252ns (40.617%)  route 0.368ns (59.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.368    -0.094    counter_reg[30]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.017 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter_reg[28]_i_1_n_5
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y102        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.324    -0.279    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.174    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.256ns (40.696%)  route 0.373ns (59.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.373    -0.084    counter_reg[4]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.031 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    counter_reg[4]_i_1_n_7
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y96         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.324    -0.274    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.169    counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.249ns (39.380%)  route 0.383ns (60.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.383    -0.079    counter_reg[27]
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.029 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.029    counter_reg[24]_i_1_n_4
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.324    -0.279    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.174    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.428ns (47.326%)  route 0.476ns (52.674%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.307 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    counter_reg[20]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y100        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.431ns (47.500%)  route 0.476ns (52.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_5MHz
    SLICE_X48Y99         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.476     0.019    counter_reg[16]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     0.216 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.217    counter_reg[16]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.256 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.256    counter_reg[20]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.310 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.310    counter_reg[24]_i_1_n_7
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_5MHz
    SLICE_X48Y101        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.324    -0.008    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.097    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.487%)  route 0.401ns (61.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.401    -0.056    counter_reg[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.054 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.054    counter_reg[0]_i_2_n_6
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_5MHz
    SLICE_X48Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.324    -0.274    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.169    counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clk_200Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel  {rise@0.000ns fall@100.412ns period=200.823ns})
  Destination:            clk_200Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pixel_1  {rise@0.000ns fall@100.412ns period=200.823ns})
  Path Group:             clk_out2_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pixel_1 rise@0.000ns - clk_out2_clk_pixel rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.134%)  route 0.452ns (70.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.645ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  clk_200Hz_reg/Q
                         net (fo=2, routed)           0.452    -0.006    clk_200Hz
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.039 r  clk_200Hz_i_1/O
                         net (fo=1, routed)           0.000     0.039    clk_200Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out2_clk_pixel
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X51Y96         FDRE                                         r  clk_200Hz_reg/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.324    -0.275    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.184    clk_200Hz_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pixel
  To Clock:  clk_out_clk_pixel_1

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 HPixelCount_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.385ns (25.823%)  route 3.978ns (74.177%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 7.918 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.811    -0.729    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.478    -0.251 f  HPixelCount_reg[29]/Q
                         net (fo=23, routed)          1.125     0.875    HPixelCount_reg_n_0_[29]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.327     1.202 r  VPixelCount[31]_i_18/O
                         net (fo=2, routed)           0.587     1.789    VPixelCount[31]_i_18_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I0_O)        0.332     2.121 f  clk_60hz_i_6/O
                         net (fo=1, routed)           1.398     3.518    clk_60hz_i_6_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.642 r  clk_60hz_i_4/O
                         net (fo=1, routed)           0.868     4.511    clk_60hz_i_4_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     4.635    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.679     7.918    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.568     8.486    
                         clock uncertainty           -0.185     8.301    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.029     8.330    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.966ns (19.037%)  route 4.108ns (80.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.777     4.343    VPixelCount
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_CE)      -0.205     8.098    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[11]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[14]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[22]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[22]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[23]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[23]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[27]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[27]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[6]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 HPixelCount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.919 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.808    -0.732    pixel_clk
    SLICE_X47Y47         FDCE                                         r  HPixelCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.313 f  HPixelCount_reg[21]/Q
                         net (fo=23, routed)          1.184     0.872    HPixelCount_reg_n_0_[21]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.299     1.171 f  VPixelCount[31]_i_13/O
                         net (fo=2, routed)           0.598     1.769    VPixelCount[31]_i_13_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  VPixelCount[31]_i_3/O
                         net (fo=1, routed)           0.549     2.441    VPixelCount[31]_i_3_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.565 r  VPixelCount[31]_i_1/O
                         net (fo=65, routed)          1.478     4.043    VPixelCount
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.680     7.919    pixel_clk
    SLICE_X37Y35         FDCE                                         r  VPixelCount_reg[7]/C
                         clock pessimism              0.568     8.487    
                         clock uncertainty           -0.185     8.302    
    SLICE_X37Y35         FDCE (Setup_fdce_C_CE)      -0.205     8.097    VPixelCount_reg[7]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 VPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_pixel_1 rise@9.259ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.090ns (22.558%)  route 3.742ns (77.442%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 7.920 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.809    -0.731    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.419    -0.312 f  VPixelCount_reg[3]/Q
                         net (fo=27, routed)          1.594     1.283    VPixelCount_reg_n_0_[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.299     1.582 r  VPixelCount[31]_i_26/O
                         net (fo=1, routed)           0.295     1.877    VPixelCount[31]_i_26_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  VPixelCount[31]_i_19/O
                         net (fo=2, routed)           0.526     2.528    VPixelCount[31]_i_19_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.652 f  VPixelCount[31]_i_10/O
                         net (fo=32, routed)          0.488     3.140    VPixelCount[31]_i_10_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.124     3.264 r  VPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.838     4.101    VPixelCount[0]_i_1_n_0
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.681     7.920    pixel_clk
    SLICE_X32Y36         FDCE                                         r  VPixelCount_reg[0]/C
                         clock pessimism              0.568     8.488    
                         clock uncertainty           -0.185     8.303    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)       -0.105     8.198    VPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 f  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.187    -0.180    HPixelCount_reg_n_0_[0]
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.043    -0.137 r  HPixelCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    HPixelCount[0]
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.906    -0.767    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
                         clock pessimism              0.236    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.133    -0.214    HPixelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 HPixelCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            clk_60hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.703%)  route 0.398ns (63.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  HPixelCount_reg[14]/Q
                         net (fo=24, routed)          0.263    -0.128    HPixelCount_reg_n_0_[14]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.083 f  clk_60hz_i_3/O
                         net (fo=1, routed)           0.135     0.052    clk_60hz_i_3_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.097 r  clk_60hz_i_1/O
                         net (fo=1, routed)           0.000     0.097    clk_60hz_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X49Y48         FDRE                                         r  clk_60hz_reg/C
                         clock pessimism              0.501    -0.265    
                         clock uncertainty            0.185    -0.080    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     0.011    clk_60hz_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 HPixelCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.518ns (54.794%)  route 0.427ns (45.206%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X42Y49         FDCE                                         r  HPixelCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  HPixelCount_reg[11]/Q
                         net (fo=26, routed)          0.183    -0.182    HPixelCount_reg_n_0_[11]
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.026 r  HPixelCount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.026    HPixelCount_reg[12]_i_2_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.064 r  HPixelCount_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.245     0.309    HPixelCount_reg[16]_i_2_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.108     0.417 r  HPixelCount[14]_i_1/O
                         net (fo=1, routed)           0.000     0.417    HPixelCount[14]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[14]/C
                         clock pessimism              0.501    -0.268    
                         clock uncertainty            0.185    -0.083    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.092     0.009    HPixelCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 HPixelCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.427ns (44.189%)  route 0.539ns (55.811%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X50Y48         FDCE                                         r  HPixelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  HPixelCount_reg[0]/Q
                         net (fo=25, routed)          0.279    -0.089    HPixelCount_reg_n_0_[0]
    SLICE_X46Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.069 r  HPixelCount_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.260     0.330    HPixelCount_reg[4]_i_2_n_7
    SLICE_X52Y48         LUT2 (Prop_lut2_I0_O)        0.105     0.435 r  HPixelCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    HPixelCount[1]
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.905    -0.768    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
                         clock pessimism              0.501    -0.268    
                         clock uncertainty            0.185    -0.083    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.091     0.008    HPixelCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 VPixelCount_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.359ns (50.931%)  route 0.346ns (49.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[16]/Q
                         net (fo=24, routed)          0.148    -0.243    VPixelCount_reg_n_0_[16]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.135 r  VPixelCount_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.198     0.063    VPixelCount_reg[16]_i_2_n_4
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.110     0.173 r  VPixelCount[16]_i_1/O
                         net (fo=1, routed)           0.000     0.173    VPixelCount[16]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[16]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.092    -0.255    VPixelCount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.405ns (39.664%)  route 0.616ns (60.336%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.631    -0.533    pixel_clk
    SLICE_X52Y48         FDCE                                         r  HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  HPixelCount_reg[1]/Q
                         net (fo=26, routed)          0.453     0.061    HPixelCount_reg_n_0_[1]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.211 r  HPixelCount_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.163     0.374    HPixelCount_reg[4]_i_2_n_6
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.114     0.488 r  HPixelCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    HPixelCount[2]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[2]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.185    -0.078    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107     0.029    HPixelCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 VPixelCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VPixelCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.358ns (47.680%)  route 0.393ns (52.320%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.632    -0.532    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  VPixelCount_reg[10]/Q
                         net (fo=25, routed)          0.190    -0.201    VPixelCount_reg_n_0_[10]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.091 r  VPixelCount_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.203     0.112    VPixelCount_reg[12]_i_2_n_6
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.107     0.219 r  VPixelCount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.219    VPixelCount[10]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.908    -0.765    pixel_clk
    SLICE_X39Y38         FDCE                                         r  VPixelCount_reg[10]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091    -0.256    VPixelCount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 HPixelCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.359ns (47.621%)  route 0.395ns (52.379%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  HPixelCount_reg[15]/Q
                         net (fo=24, routed)          0.194    -0.194    HPixelCount_reg_n_0_[15]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.084 r  HPixelCount_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.201     0.117    HPixelCount_reg[16]_i_2_n_5
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.108     0.225 r  HPixelCount[15]_i_1/O
                         net (fo=1, routed)           0.000     0.225    HPixelCount[15]
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[15]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.185    -0.344    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.092    -0.252    HPixelCount_reg[15]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 HPixelCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.403ns (52.140%)  route 0.370ns (47.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[3]/Q
                         net (fo=27, routed)          0.212    -0.188    HPixelCount_reg_n_0_[3]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.163    -0.025 r  HPixelCount_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.158     0.132    HPixelCount_reg[4]_i_2_n_5
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.112     0.244 r  HPixelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    HPixelCount[3]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[3]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.185    -0.344    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.237    HPixelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 HPixelCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HPixelCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_pixel_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_pixel_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pixel_1 rise@0.000ns - clk_out_clk_pixel rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.438ns (55.287%)  route 0.354ns (44.713%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pixel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.635    -0.529    pixel_clk
    SLICE_X45Y49         FDCE                                         r  HPixelCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  HPixelCount_reg[7]/Q
                         net (fo=25, routed)          0.154    -0.246    HPixelCount_reg_n_0_[7]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.199    -0.047 r  HPixelCount_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.200     0.153    HPixelCount_reg[8]_i_2_n_4
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.111     0.264 r  HPixelCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.264    HPixelCount[8]
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pixel_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_pixel_1/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_pixel_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_pixel_1/inst/clk_in_clk_pixel
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_pixel_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pixel_1/inst/clk_out_clk_pixel
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_pixel_1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.910    -0.763    pixel_clk
    SLICE_X44Y48         FDCE                                         r  HPixelCount_reg[8]/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.185    -0.328    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.107    -0.221    HPixelCount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.485    





