#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 28 17:18:24 2024
# Process ID: 10961
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :4103.005 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :16825 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "ROB"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/axi_filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top ROB -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2563.562 ; gain = 303.691 ; free physical = 7619 ; free virtual = 14317
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:229]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_busy_64x1' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_busy_64x1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_64x53' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'fetch_64x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_busy_64x1.sv:63]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:49]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_1_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:374]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_1_REG_1_target_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:377]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_1_REG_1_T_NT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:385]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_2_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:391]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_2_REG_1_target_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:394]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_2_REG_1_T_NT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:402]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_3_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:408]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_3_REG_1_target_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:411]
WARNING: [Synth 8-6014] Unused sequential element commit_resolved_3_REG_1_T_NT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:419]
WARNING: [Synth 8-7129] Port R0_en in module fetch_64x53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module mem_64x17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module mem_busy_64x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W1_clk in module mem_busy_64x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W2_clk in module mem_busy_64x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W3_clk in module mem_busy_64x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port W4_clk in module mem_busy_64x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module mem_64x70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1_en in module mem_64x70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[6] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS1_valid in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[6] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS2_valid in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[20] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[19] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[18] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[17] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[16] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[15] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[14] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[13] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[12] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[11] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[10] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[9] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[8] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[7] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[6] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IMM[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_FUNCT3[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_FUNCT3[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_FUNCT3[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_packet_index[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_packet_index[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_ROB_index[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_MOB_index[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_MOB_index[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_MOB_index[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_MOB_index[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_instructionType[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_instructionType[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_instructionType[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_instructionType[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_instructionType[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_portID[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_portID[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS_type[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_RS_type[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_needs_ALU in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_needs_CSRs in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_SUBTRACT in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_MULTIPLY in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_IS_IMM in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_access_width[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_0_access_width[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[6] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS1_valid in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[6] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[5] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[4] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[3] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[2] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[1] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2[0] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_RS2_valid in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_IMM[20] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_IMM[19] in module ROB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_ROB_packet_bits_decoded_instruction_1_IMM[18] in module ROB is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2680.531 ; gain = 420.660 ; free physical = 7485 ; free virtual = 14183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2680.531 ; gain = 420.660 ; free physical = 7485 ; free virtual = 14183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2680.531 ; gain = 420.660 ; free physical = 7485 ; free virtual = 14183
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.531 ; gain = 0.000 ; free physical = 7490 ; free virtual = 14188
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.008 ; gain = 0.000 ; free physical = 7474 ; free virtual = 14181
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.008 ; gain = 0.000 ; free physical = 7474 ; free virtual = 14181
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.008 ; gain = 540.137 ; free physical = 7364 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.012 ; gain = 548.141 ; free physical = 7364 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.012 ; gain = 548.141 ; free physical = 7364 ; free virtual = 14070
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2808.012 ; gain = 548.141 ; free physical = 7363 ; free virtual = 14069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               53 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 10    
	                1 Bit    Registers := 322   
+---RAMs : 
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(64 X 53 bit)          RAMs := 5     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 89    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'fetch_prediction_bank_ext/test_reg' and it is trimmed from '53' to '33' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x53.sv:51]
INFO: [Synth 8-5784] Optimized 20 bits of RAM "fetch_resolved_banks_0_ext/Memory_reg" due to constant propagation. Old ram width 53 bits, new ram width 33 bits.
INFO: [Synth 8-5784] Optimized 20 bits of RAM "fetch_resolved_banks_1_ext/Memory_reg" due to constant propagation. Old ram width 53 bits, new ram width 33 bits.
INFO: [Synth 8-5784] Optimized 20 bits of RAM "fetch_resolved_banks_2_ext/Memory_reg" due to constant propagation. Old ram width 53 bits, new ram width 33 bits.
INFO: [Synth 8-5784] Optimized 20 bits of RAM "fetch_resolved_banks_3_ext/Memory_reg" due to constant propagation. Old ram width 53 bits, new ram width 33 bits.
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2808.012 ; gain = 548.141 ; free physical = 7454 ; free virtual = 14154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ROB         | fetch_prediction_bank_ext/Memory_reg  | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ROB         | fetch_resolved_banks_0_ext/Memory_reg | 64 x 53(READ_FIRST)    | W |   | 64 x 53(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ROB         | fetch_resolved_banks_1_ext/Memory_reg | 64 x 53(READ_FIRST)    | W |   | 64 x 53(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ROB         | fetch_resolved_banks_2_ext/Memory_reg | 64 x 53(READ_FIRST)    | W |   | 64 x 53(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ROB         | fetch_resolved_banks_3_ext/Memory_reg | 64 x 53(READ_FIRST)    | W |   | 64 x 53(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|ROB         | shared_mem/mem_ext/Memory_reg        | Implied   | 64 x 70              | RAM64M8 x 20  | 
|ROB         | ROB_entry_banks_0/mem_ext/Memory_reg | Implied   | 64 x 17              | RAM64M8 x 3   | 
|ROB         | ROB_entry_banks_1/mem_ext/Memory_reg | Implied   | 64 x 17              | RAM64M8 x 3   | 
|ROB         | ROB_entry_banks_2/mem_ext/Memory_reg | Implied   | 64 x 17              | RAM64M8 x 3   | 
|ROB         | ROB_entry_banks_3/mem_ext/Memory_reg | Implied   | 64 x 17              | RAM64M8 x 3   | 
+------------+--------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3221.629 ; gain = 961.758 ; free physical = 7116 ; free virtual = 13823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 126 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 17:19:05 2024...
