Cycle: 1
Core 0: Add immediate instruction executed, t0 = t0 + 100 = 100
Core 1: Add immediate instruction executed, s0 = zero + 0 = 0
Core 2: Add immediate instruction executed, t0 = t0 + 960 = 960
Core 3: Add immediate instruction executed, s0 = zero + 0 = 0
Core 4: Add immediate instruction executed, s1 = zero + 5 = 5
Core 5: Add immediate instruction executed, t0 = zero + 10 = 10
Core 6: Add immediate instruction executed, s0 = zero + 0 = 0
Core 7: Add immediate instruction executed, s0 = zero + 0 = 0
DRAM: Free

Cycle: 2
Core 0: Save word instruction generated for DRAM to memory address 100 from the register t0
Core 1: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 2: Add immediate instruction executed, t1 = t1 + 100 = 100
Core 3: Add immediate instruction executed, s1 = zero + 100 = 100
Core 4: Add immediate instruction executed, s0 = zero + 0 = 0
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 7: Load word instruction generated for DRAM from memory address 1000 to the register t0
DRAM: Free

Cycle: 3
Core 0: Forwarded save instruction at address 100 to load the value in register t1
Core 1: Add immediate instruction executed, s1 = zero + 0 = 0
Core 2: Save word instruction generated for DRAM to memory address 1024 from the register t0
Core 3: Add immediate instruction executed, s3 = zero + 0 = 0
Core 4: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 5: Finshed
Core 6: Add immediate instruction executed, s1 = zero + 0 = 0
Core 7: Add immediate instruction executed, s1 = zero + 0 = 0
DRAM: Free

Cycle: 4
Core 0: Add immediate instruction executed, t1 = t3 + 100 = 100
Core 1: Load word instruction generated for DRAM from memory address 3000 to the register t1
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1000 to the register t0
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 4
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 3000 to the register t1
Core 7: Load word instruction generated for DRAM from memory address 3000 to the register t1
DRAM: Free

Cycle: 5
Core 0: Stalled
Core 1: Add immediate instruction executed, s0 = s0 + 4 = 4
Core 2: Stalled
Core 3: Add immediate instruction executed, s2 = zero + 0 = 0
Core 4: Load word instruction generated for DRAM from memory address 3004 to the register t1
Core 5: Finshed
Core 6: Add immediate instruction executed, s0 = s0 + 4 = 4
Core 7: Add immediate instruction executed, s0 = s0 + 4 = 4
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 6
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 1004 to the register t2
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 4
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 8
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 1004 to the register t2
Core 7: Load word instruction generated for DRAM from memory address 1004 to the register t2
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 7
Core 0: Stalled
Core 1: Add immediate instruction executed, s1 = s1 + 4 = 4
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1004 to the register t2
Core 4: Load word instruction generated for DRAM from memory address 1008 to the register t2
Core 5: Finshed
Core 6: Add immediate instruction executed, s1 = s1 + 4 = 4
Core 7: Add immediate instruction executed, s1 = s1 + 4 = 4
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 8
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 3004 to the register t3
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 1
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 12
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 3004 to the register t3
Core 7: Load word instruction generated for DRAM from memory address 3004 to the register t3
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 9
Core 0: Stalled
Core 1: Add immediate instruction executed, s0 = s0 + 0 = 4
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Load word instruction generated for DRAM from memory address 3012 to the register t3
Core 5: Finshed
Core 6: Add immediate instruction executed, s0 = s0 + 0 = 4
Core 7: Add immediate instruction executed, s0 = s0 + 0 = 4
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 10
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 1012 to the register t4
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 8
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 16
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 1012 to the register t4
Core 7: Load word instruction generated for DRAM from memory address 1012 to the register t4
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 11
Core 0: Stalled
Core 1: Add immediate instruction executed, s1 = s1 + 4 = 8
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1008 to the register t2
Core 4: Load word instruction generated for DRAM from memory address 1016 to the register t4
Core 5: Finshed
Core 6: Add immediate instruction executed, s1 = s1 + 4 = 8
Core 7: Add immediate instruction executed, s1 = s1 + 4 = 8
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 12
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 3008 to the register t5
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 2
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 20
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 3008 to the register t5
Core 7: Load word instruction generated for DRAM from memory address 3008 to the register t5
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 13
Core 0: Stalled
Core 1: Add immediate instruction executed, s0 = s0 + 8 = 12
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Load word instruction generated for DRAM from memory address 3020 to the register t5
Core 5: Finshed
Core 6: Add immediate instruction executed, s0 = s0 + 8 = 12
Core 7: Add immediate instruction executed, s0 = s0 + 8 = 12
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 14
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 1012 to the register t6
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 12
Core 4: Add immediate instruction executed, s0 = s0 + 4 = 24
Core 5: Finshed
Core 6: Add immediate instruction executed, t8 = s0 + 0 = 12
Core 7: Add immediate instruction executed, t0 = s0 + 0 = 12
DRAM: Load request to register t0 from address 918504: Row 896 access --- Core 7

Cycle: 15
Core 0: Stalled
Core 1: Add immediate instruction executed, s1 = s1 + 0 = 8
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1012 to the register t2
Core 4: Load word instruction generated for DRAM from memory address 1024 to the register t6
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 1012 to the register t6
Core 7: Load word instruction generated for DRAM from memory address 1012 to the register t6
DRAM: Load request to register t0 from address 918504: Column 1000 access --- Core 7

Cycle: 16
Core 0: Stalled
Core 1: Load word instruction generated for DRAM from memory address 3012 to the register t7
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 3
Core 4: Load word instruction generated for DRAM from memory address 3024 to the register t7
Core 5: Finshed
Core 6: Add immediate instruction executed, s1 = s1 + 0 = 8
Core 7: Stalled
DRAM: Load request to register t0 from address 918504: Column 1000 access --- Core 7

Cycle: 17
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Load word instruction generated for DRAM from memory address 1024 to the register t8
Core 5: Finshed
Core 6: Load word instruction generated for DRAM from memory address 3012 to the register t7
Core 7: Add immediate instruction executed, s1 = s1 + 0 = 8
DRAM: Load request to register t4 from address 918516: Column 1012 access --- Core 7

Cycle: 18
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 16
Core 4: Load word instruction generated for DRAM from memory address 3024 to the register t9
Core 5: Finshed
Core 6: Stalled
Core 7: Load word instruction generated for DRAM from memory address 3012 to the register t7
DRAM: Load request to register t4 from address 918516: Column 1012 access --- Core 7

Cycle: 19
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1016 to the register t2
Core 4: Load word instruction generated for DRAM from memory address 1024 to the register t0
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t6 from address 918516: Column 1012 access --- Core 7

Cycle: 20
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 4
Core 4: Load word instruction generated for DRAM from memory address 1024 to the register t1
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t6 from address 918516: Column 1012 access --- Core 7

Cycle: 21
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t2 from address 918508: Column 1004 access --- Core 7

Cycle: 22
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 20
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t2 from address 918508: Column 1004 access --- Core 7

Cycle: 23
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1020 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 24
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 5
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 25
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 26
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 24
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 27
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1024 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 28
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 6
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 29
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 30
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 28
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 31
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1028 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 32
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 7
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 896 writeback --- Core 7

Cycle: 33
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 34
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 32
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 35
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1032 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 36
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 8
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 37
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 38
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 36
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 39
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1036 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 40
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 9
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 41
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 42
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 40
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Row 898 access --- Core 7

Cycle: 43
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1040 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Column 964 access --- Core 7

Cycle: 44
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 10
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t7 from address 920516: Column 964 access --- Core 7

Cycle: 45
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t5 from address 920512: Column 960 access --- Core 7

Cycle: 46
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 44
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t5 from address 920512: Column 960 access --- Core 7

Cycle: 47
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1044 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t3 from address 920508: Column 956 access --- Core 7

Cycle: 48
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 11
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t3 from address 920508: Column 956 access --- Core 7

Cycle: 49
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Stalled
DRAM: Load request to register t1 from address 920504: Column 952 access --- Core 7

Cycle: 50
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 48
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t1 from address 920504: Column 952 access --- Core 7

Cycle: 51
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1048 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 52
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 12
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 53
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 54
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 52
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 55
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1052 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 56
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 13
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 57
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 58
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 56
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 59
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1056 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 60
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 14
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 898 writeback --- Core 6

Cycle: 61
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 62
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 60
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 63
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1060 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 64
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 15
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 65
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 66
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 64
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 67
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1064 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 68
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 16
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 69
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 70
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 68
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Row 770 access --- Core 6

Cycle: 71
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1068 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Column 964 access --- Core 6

Cycle: 72
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 17
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t7 from address 789444: Column 964 access --- Core 6

Cycle: 73
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t5 from address 789440: Column 960 access --- Core 6

Cycle: 74
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 72
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t5 from address 789440: Column 960 access --- Core 6

Cycle: 75
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1072 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t3 from address 789436: Column 956 access --- Core 6

Cycle: 76
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 18
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t3 from address 789436: Column 956 access --- Core 6

Cycle: 77
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t1 from address 789432: Column 952 access --- Core 6

Cycle: 78
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 76
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t1 from address 789432: Column 952 access --- Core 6

Cycle: 79
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1076 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 80
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 19
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 81
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 82
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 80
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 83
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1080 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 84
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 20
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 85
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 86
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 84
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 87
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1084 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 88
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 21
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 770 writeback --- Core 6

Cycle: 89
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 90
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 88
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 91
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1088 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 92
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 22
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 93
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 94
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 92
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 95
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1092 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 96
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 23
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 97
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 98
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 96
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Row 768 access --- Core 6

Cycle: 99
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1096 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Column 1012 access --- Core 6

Cycle: 100
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 24
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t6 from address 787444: Column 1012 access --- Core 6

Cycle: 101
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t4 from address 787444: Column 1012 access --- Core 6

Cycle: 102
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 100
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t4 from address 787444: Column 1012 access --- Core 6

Cycle: 103
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1100 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t2 from address 787436: Column 1004 access --- Core 6

Cycle: 104
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 25
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t2 from address 787436: Column 1004 access --- Core 6

Cycle: 105
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Stalled
Core 7: Finshed
DRAM: Load request to register t0 from address 787432: Column 1000 access --- Core 6

Cycle: 106
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 104
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 787432: Column 1000 access --- Core 6

Cycle: 107
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1104 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 108
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 26
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 109
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 110
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 108
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 111
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1108 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 112
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 27
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 113
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 114
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 112
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 115
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1112 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 116
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 28
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 768 writeback --- Core 4

Cycle: 117
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 118
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 116
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 119
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1116 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 120
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 29
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 121
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 122
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 120
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 123
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1120 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 124
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 30
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 125
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 126
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 124
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Row 514 access --- Core 4

Cycle: 127
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1124 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Column 976 access --- Core 4

Cycle: 128
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 31
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t9 from address 527312: Column 976 access --- Core 4

Cycle: 129
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 527312: Column 976 access --- Core 4

Cycle: 130
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 128
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 527312: Column 976 access --- Core 4

Cycle: 131
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1128 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t5 from address 527308: Column 972 access --- Core 4

Cycle: 132
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 32
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t5 from address 527308: Column 972 access --- Core 4

Cycle: 133
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 527300: Column 964 access --- Core 4

Cycle: 134
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 132
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 527300: Column 964 access --- Core 4

Cycle: 135
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1132 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 136
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 33
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 137
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 138
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 136
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 139
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1136 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 140
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 34
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 141
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 142
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 140
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 143
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1140 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 144
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 35
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 514 writeback --- Core 4

Cycle: 145
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 146
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 144
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 147
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1144 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 148
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 36
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 149
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 150
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 148
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 151
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1148 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 152
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 37
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 153
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 154
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 152
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Row 513 access --- Core 4

Cycle: 155
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1152 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Column 0 access --- Core 4

Cycle: 156
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 38
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t8 from address 525312: Column 0 access --- Core 4

Cycle: 157
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 525312: Column 0 access --- Core 4

Cycle: 158
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 156
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 525312: Column 0 access --- Core 4

Cycle: 159
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1156 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 525312: Column 0 access --- Core 4

Cycle: 160
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 39
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 525312: Column 0 access --- Core 4

Cycle: 161
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 525312: Column 0 access --- Core 4

Cycle: 162
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 160
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 525312: Column 0 access --- Core 4

Cycle: 163
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1160 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 164
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 40
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 165
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 166
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 164
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 167
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1164 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 168
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 41
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 169
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 170
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 168
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 171
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1168 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 172
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 42
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 513 writeback --- Core 4

Cycle: 173
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 174
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 172
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 175
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1172 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 176
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 43
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 177
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 178
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 176
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 179
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1176 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 180
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 44
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 181
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 182
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 180
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Row 512 access --- Core 4

Cycle: 183
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1180 to the register t2
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Column 1016 access --- Core 4

Cycle: 184
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 45
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 525304: Column 1016 access --- Core 4

Cycle: 185
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Stalled
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 525296: Column 1008 access --- Core 4

Cycle: 186
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 184
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 525296: Column 1008 access --- Core 4

Cycle: 187
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1184 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 188
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 46
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 189
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 190
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 188
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 191
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1188 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 192
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 47
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 193
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 194
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 192
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 195
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1192 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 196
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 48
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 512 writeback --- Core 3

Cycle: 197
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 198
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 196
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 199
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1196 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 200
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 49
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 201
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 202
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 200
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 203
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1200 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 204
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 50
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 205
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 206
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 204
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Row 385 access --- Core 3

Cycle: 207
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1204 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Column 156 access --- Core 3

Cycle: 208
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Stalled
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394396: Column 156 access --- Core 3

Cycle: 209
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 51
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394416: Column 176 access --- Core 3

Cycle: 210
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394416: Column 176 access --- Core 3

Cycle: 211
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 208
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394420: Column 180 access --- Core 3

Cycle: 212
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1208 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394420: Column 180 access --- Core 3

Cycle: 213
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 52
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 214
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 215
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 212
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 216
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1212 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 217
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 53
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 218
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 219
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 216
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 220
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1216 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 221
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 54
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 222
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 385 writeback --- Core 3

Cycle: 223
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 220
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 224
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1220 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 225
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 55
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 226
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 227
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 224
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 228
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1224 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 229
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 56
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 230
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 231
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 228
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 232
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1228 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Row 384 access --- Core 3

Cycle: 233
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 57
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Column 1000 access --- Core 3

Cycle: 234
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 394216: Column 1000 access --- Core 3

Cycle: 235
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 232
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 236
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1232 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 237
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 58
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 238
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 239
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 236
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 240
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1236 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 241
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 59
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 242
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 243
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 240
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 244
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1240 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 384 writeback --- Core 3

Cycle: 245
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 60
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 246
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 247
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 244
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 248
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1244 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 249
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 61
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 250
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 251
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 248
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 252
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1248 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 253
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 62
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 254
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Row 385 access --- Core 3

Cycle: 255
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 252
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Column 204 access --- Core 3

Cycle: 256
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1252 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394444: Column 204 access --- Core 3

Cycle: 257
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 63
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394464: Column 224 access --- Core 3

Cycle: 258
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394464: Column 224 access --- Core 3

Cycle: 259
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 256
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394468: Column 228 access --- Core 3

Cycle: 260
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1256 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394468: Column 228 access --- Core 3

Cycle: 261
Core 0: Stalled
Core 1: Stalled
Core 2: Save word instruction generated for DRAM to memory address 2048 from the register t0
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 64
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 262
Core 0: Stalled
Core 1: Stalled
Core 2: Load word instruction generated for DRAM from memory address 1072 to the register t2
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 263
Core 0: Stalled
Core 1: Stalled
Core 2: Load word instruction generated for DRAM from memory address 1096 to the register t3
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 260
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 264
Core 0: Stalled
Core 1: Stalled
Core 2: Load word instruction generated for DRAM from memory address 2180 to the register t1
Core 3: Load word instruction generated for DRAM from memory address 1260 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 265
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 65
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 266
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 267
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 264
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 268
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1264 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 269
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 66
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 270
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 385 writeback --- Core 2

Cycle: 271
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 268
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 272
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1268 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 273
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 67
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 274
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 275
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 272
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 276
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1272 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 277
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 68
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 278
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 279
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 276
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 280
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1276 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Row 257 access --- Core 2

Cycle: 281
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 69
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Column 0 access --- Core 2

Cycle: 282
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263168 of value 960: Column 0 access --- Core 2

Cycle: 283
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 280
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 263240: Column 72 access --- Core 2

Cycle: 284
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1280 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 263240: Column 72 access --- Core 2

Cycle: 285
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 70
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 263216: Column 48 access --- Core 2

Cycle: 286
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 263216: Column 48 access --- Core 2

Cycle: 287
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 284
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 288
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1284 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 289
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 71
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 290
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 291
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 288
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 292
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1288 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 293
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 72
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 294
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 295
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 292
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 296
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1292 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 257 writeback --- Core 2

Cycle: 297
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 73
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 298
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 299
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 296
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 300
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1296 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 301
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 74
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 302
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 303
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 300
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 304
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1300 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 305
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 75
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 306
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Row 258 access --- Core 2

Cycle: 307
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 304
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Column 132 access --- Core 2

Cycle: 308
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1304 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 264324: Column 132 access --- Core 2

Cycle: 309
Core 0: Stalled
Core 1: Stalled
Core 2: Save word instruction generated for DRAM to memory address 1048 from the register t1
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 76
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 264192 of value 960: Column 0 access --- Core 2

Cycle: 310
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 264192 of value 960: Column 0 access --- Core 2

Cycle: 311
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 308
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 312
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1308 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 313
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 77
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 314
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 315
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 312
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 316
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1312 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 317
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 78
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 318
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 319
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 316
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 320
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1316 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 258 writeback --- Core 3

Cycle: 321
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 79
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 322
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 323
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 320
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 324
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1320 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 325
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 80
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 326
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 327
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 324
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 328
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1324 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 329
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 81
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 330
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Row 385 access --- Core 3

Cycle: 331
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 328
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Column 280 access --- Core 3

Cycle: 332
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1328 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394520: Column 280 access --- Core 3

Cycle: 333
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 82
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394540: Column 300 access --- Core 3

Cycle: 334
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394540: Column 300 access --- Core 3

Cycle: 335
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 332
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394544: Column 304 access --- Core 3

Cycle: 336
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1332 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394544: Column 304 access --- Core 3

Cycle: 337
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 83
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 338
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 339
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 336
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 340
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1336 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 341
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 84
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 342
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 343
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 340
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 344
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1340 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 345
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 85
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 346
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 385 writeback --- Core 2

Cycle: 347
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 344
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 348
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1344 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 349
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 86
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 350
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 351
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 348
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 352
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1348 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 353
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 87
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 354
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 355
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 352
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 356
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Load word instruction generated for DRAM from memory address 1352 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Row 257 access --- Core 2

Cycle: 357
Core 0: Stalled
Core 1: Stalled
Core 2: Stalled
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 88
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Column 24 access --- Core 2

Cycle: 358
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 263192 of value 0: Column 24 access --- Core 2

Cycle: 359
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 356
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 360
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1356 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 361
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 89
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 362
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 363
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 360
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 364
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1360 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 365
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 90
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 366
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 367
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 364
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 368
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1364 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 257 writeback --- Core 3

Cycle: 369
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 91
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 370
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 371
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 368
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 372
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1368 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 373
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 92
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 374
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 375
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 372
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 376
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1372 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 377
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 93
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 378
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Row 385 access --- Core 3

Cycle: 379
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 376
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Column 328 access --- Core 3

Cycle: 380
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1376 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394568: Column 328 access --- Core 3

Cycle: 381
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 94
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394588: Column 348 access --- Core 3

Cycle: 382
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394588: Column 348 access --- Core 3

Cycle: 383
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 380
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394592: Column 352 access --- Core 3

Cycle: 384
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1380 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394592: Column 352 access --- Core 3

Cycle: 385
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 95
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 386
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 387
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 384
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 388
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1384 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 389
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 96
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 390
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 391
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 388
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 392
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1388 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 393
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 97
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 394
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 385 writeback --- Core 1

Cycle: 395
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 392
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 396
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1392 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 397
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 98
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 398
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 399
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 396
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 400
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1396 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 401
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 99
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 402
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, Branched to the label loadloop
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 403
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s0 = s0 + 4 = 400
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 404
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Load word instruction generated for DRAM from memory address 1400 to the register t2
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Row 130 access --- Core 1

Cycle: 405
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Add immediate instruction executed, s3 = s3 + 1 = 100
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Column 964 access --- Core 1

Cycle: 406
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Inequality checked between registers s3 and s1, No branching done
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t7 from address 134084: Column 964 access --- Core 1

Cycle: 407
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t5 from address 134080: Column 960 access --- Core 1

Cycle: 408
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t5 from address 134080: Column 960 access --- Core 1

Cycle: 409
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 134076: Column 956 access --- Core 1

Cycle: 410
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t3 from address 134076: Column 956 access --- Core 1

Cycle: 411
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 134072: Column 952 access --- Core 1

Cycle: 412
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t1 from address 134072: Column 952 access --- Core 1

Cycle: 413
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 414
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 415
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 416
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 417
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 418
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 419
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 420
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 421
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 422
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 130 writeback --- Core 3

Cycle: 423
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 424
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 425
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 426
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 427
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 428
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 429
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 430
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 431
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 432
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Row 385 access --- Core 3

Cycle: 433
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Column 376 access --- Core 3

Cycle: 434
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 394616: Column 376 access --- Core 3

Cycle: 435
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 436
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 437
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 438
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 439
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 440
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 441
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 442
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 443
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 444
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 385 writeback --- Core 1

Cycle: 445
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 446
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 447
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 448
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 449
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 450
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 451
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 452
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 453
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 454
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Row 128 access --- Core 1

Cycle: 455
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Column 1012 access --- Core 1

Cycle: 456
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t6 from address 132084: Column 1012 access --- Core 1

Cycle: 457
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 132084: Column 1012 access --- Core 1

Cycle: 458
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t4 from address 132084: Column 1012 access --- Core 1

Cycle: 459
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 132076: Column 1004 access --- Core 1

Cycle: 460
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t2 from address 132076: Column 1004 access --- Core 1

Cycle: 461
Core 0: Stalled
Core 1: Stalled
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 132072: Column 1000 access --- Core 1

Cycle: 462
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Load request to register t0 from address 132072: Column 1000 access --- Core 1

Cycle: 463
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 464
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 465
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 466
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 467
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 468
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 469
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 470
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 471
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 472
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 128 writeback --- Core 0

Cycle: 473
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 474
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 475
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 476
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 477
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 478
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 479
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 480
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 481
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 482
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Row 0 access --- Core 0

Cycle: 483
Core 0: Stalled
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Column 100 access --- Core 0

Cycle: 484
Core 0: Finshed
Core 1: Finshed
Core 2: Finshed
Core 3: Finshed
Core 4: Finshed
Core 5: Finshed
Core 6: Finshed
Core 7: Finshed
DRAM: Save request to adrress 100 of value 100: Column 100 access --- Core 0

Core 0 process data: 

Register file of core 0
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000064	100
R9	t1	0x00000064	100
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00000000	0
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	1
sw	1
addi	2
Core 1 process data: 

Register file of core 1
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x0000000c	12
R17	s1	0x00000008	8
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00020000	131072
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	8
sw	0
addi	8
Core 2 process data: 

Register file of core 2
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x000003c0	960
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00040000	262144
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	3
sw	3
addi	2
Core 3 process data: 

Register file of core 3
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000190	400
R17	s1	0x00000064	100
R18	s2	0x00000000	0
R19	s3	0x00000064	100
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00060000	393216
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	100
slt	0
lw	105
sw	0
addi	204
Core 4 process data: 

Register file of core 4
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000018	24
R17	s1	0x00000005	5
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x00080000	524288
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	12
sw	0
addi	8
Core 5 process data: 

Register file of core 5
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x0000000a	10
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x00000000	0
R17	s1	0x00000000	0
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x000a0000	655360
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	0
sw	0
addi	1
Core 6 process data: 

Register file of core 6
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x0000000c	12
R17	s1	0x00000008	8
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x0000000c	12
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x000c0000	786432
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	8
sw	0
addi	9
Core 7 process data: 

Register file of core 7
R0	zero	0x00000000	0
R1	at	0x00000000	0
R2	v0	0x00000000	0
R3	v1	0x00000000	0
R4	a0	0x00000000	0
R5	a1	0x00000000	0
R6	a2	0x00000000	0
R7	a3	0x00000000	0
R8	t0	0x00000000	0
R9	t1	0x00000000	0
R10	t2	0x00000000	0
R11	t3	0x00000000	0
R12	t4	0x00000000	0
R13	t5	0x00000000	0
R14	t6	0x00000000	0
R15	t7	0x00000000	0
R16	s0	0x0000000c	12
R17	s1	0x00000008	8
R18	s2	0x00000000	0
R19	s3	0x00000000	0
R20	s4	0x00000000	0
R21	s5	0x00000000	0
R22	s6	0x00000000	0
R23	s7	0x00000000	0
R24	t8	0x00000000	0
R25	t9	0x00000000	0
R26	k0	0x00000000	0
R27	k1	0x00000000	0
R28	gp	0x00000000	0
R29	sp	0x000e0000	917504
R30	fp	0x00000000	0
R31	ra	0x00000000	0

Number of times each instruction is executed: 

j	0
add	0
sub	0
mul	0
beq	0
bne	0
slt	0
lw	8
sw	0
addi	9

Throughput: 1.01443 Instructions per cycle

Throughput: 492 Instructions per cycle
