#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jul 14 10:16:01 2024
# Process ID: 37520
# Current directory: C:/work/research/Accelerator/VIT/vit_accel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43084 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file: C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file: C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
update_compile_order -fileset sources_1
launch_simulation
source pe_array_v2_tb.tcl
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/pe_array_v2_tb_behav.wcfg}
relaunch_sim
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v
update_compile_order -fileset sources_1
close_sim
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
file delete -force C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mem_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v w ]
add_files -fileset sim_1 C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/A_buff_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top A_buff_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source A_buff_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pe_array_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pe_array_v2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v
update_compile_order -fileset sources_1
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v w ]
add_files -fileset sim_1 C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/PE_wrapper_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PE_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source PE_wrapper_tb.tcl
relaunch_sim
