
97. Printing statistics.

=== $paramod$01f2b0de8f3d4f224599a0b4ae4c54d7d1e44582\credit_counter ===

   Number of wires:                537
   Number of wire bits:           1590
   Number of public wires:         111
   Number of public wire bits:    1164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                615
     $_AND_                         31
     $_DFF_PP0_                     50
     $_DFF_PP1_                     10
     $_MUX_                        210
     $_NAND_                         1
     $_NOR_                         23
     $_NOT_                         85
     $_OAI3_                        30
     $_OR_                         109
     $_XNOR_                        10
     $_XOR_                         40
     $paramod$be5ed5866e2b6ffc0021e7aad86742aabc2b3696\port_pre_sel_gen      1
     $paramod\inport_module\V=2\P=5      5
     $paramod\sw_mask_gen\V=2\P=5     10

=== $paramod$0257b4b85877ca8ac6cdd89aaa1783d825edb025\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo ===

   Number of wires:                 38
   Number of wire bits:             48
   Number of public wires:          13
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_AND_                          2
     $_AOI4_                         1
     $_DFF_PP0_                      4
     $_DFF_P_                        3
     $_MUX_                         11
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          6
     $_OAI3_                         2
     $_OR_                           3
     $_XOR_                          4

=== $paramod$03061e7b3f47457bf8d1bb5c7779b8ac8eed8741\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             91
   Number of public wires:          15
   Number of public wire bits:      91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2      1

=== $paramod$03770bd4d9680d27e289c107b8610345135a0c56\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$039d0774c0f9b9c56822e40b8de01a2ca7e65876\mor1kx_bus_if_wb32 ===

   Number of wires:                 23
   Number of wire bits:            218
   Number of public wires:          23
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_NOT_                          1

=== $paramod$03a5eedd6fd6ca558653bc663d71f61b5b7024c1\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$3c5f0bbbaef3d0d3231d57e3f2c6387aa838de6e\mesh_torus_destp_decoder      1
     $paramod$cf186ea7b044cfa2e6e9b74f729e7c19a213e6f4\mesh_torus_mask_non_assignable_destport      1

=== $paramod$03dad6a930b3cf0bc95e063586c277868c6d98c7\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:            101
   Number of public wires:           8
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=5\CONGw=3      1

=== $paramod$047359360022ff584db5626d996bdd907f1a0f5c\credit_counter ===

   Number of wires:                387
   Number of wire bits:            917
   Number of public wires:          79
   Number of public wire bits:     609
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                435
     $_AND_                         24
     $_DFF_PP0_                     30
     $_DFF_PP1_                      6
     $_MUX_                        190
     $_NAND_                         2
     $_NOR_                         24
     $_NOT_                         46
     $_OAI3_                        22
     $_OR_                          51
     $_XNOR_                         6
     $_XOR_                         24
     $paramod$4e352f543418b974c9c859de1a5a1224e31161bd\port_pre_sel_gen      1
     $paramod\inport_module\V=2\P=3      3
     $paramod\sw_mask_gen\V=2\P=3      6

=== $paramod$05425a898bc72cf85bbab261550b054cd399b074\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$70fd55645bda5c3ab2704b5d42a6a6a2e068cf06\mesh_torus_destp_decoder      1
     $paramod$88c99b9d2e513987f4b5ec62431759581582dcfa\mesh_torus_mask_non_assignable_destport      1

=== $paramod$05609772a28063f39d1ad4a3b9f23e471190475e\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$059266997663c05fb4561f20b8bbeb1c93f83bf8\inout_ports ===

   Number of wires:                 97
   Number of wire bits:            756
   Number of public wires:          58
   Number of public wire bits:     717
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                124
     $_AND_                          6
     $_DFF_PP0_                     24
     $_MUX_                         76
     $_NOR_                         12
     $_OR_                           2
     $paramod$047359360022ff584db5626d996bdd907f1a0f5c\credit_counter      1
     $paramod$5af6ef8dca358b6df39df74b44485429a99fcbba\vc_alloc_request_gen      1
     $paramod$e1dacb5dc743b84ee36b92ec2e4dd1e250ddd8e4\congestion_out_gen      1
     $paramod$e321377d7b045ce2b01681d3983ce73ef6b924b9\input_ports      1

=== $paramod$05b071c816cfbdc4e8da9f6efd232b75e606b38f\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            133
   Number of public wires:          15
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== $paramod$071192b2a66e50302ea281a04a86a848bf763fcb\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$f96b570ac1cd8a1c1860fa95a4780a781ee5c498\ssa_check_destport      1

=== $paramod$077d0a2b16712f38a5b22eea3541ea837d1f6d58\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            112
   Number of public wires:          15
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$b9624aa6081287cc8bd5a3bd5059f1ee13b9e812\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$07f86acc0aecd61133a422fc817efd5aa8db0c7b\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            456
   Number of public wires:          58
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$077d0a2b16712f38a5b22eea3541ea837d1f6d58\look_ahead_routing      1
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$80451a9b692d1e064deb753aae1cc556099327b1\destp_generator      2
     $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$08b5e45f02f37a47e8215188d34b28bf12542aaf\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bda9ac8cee9d3b5fb5e3dec9edb63ded16199ca9\ssa_check_destport      1

=== $paramod$091d47c4c0a7422961088b5f96cf04980455c701\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$a73039aabbf5753e50a89bdc9f9cdc579a8628fc\look_ahead_routing      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$da28b97e16bb00922a2941197b39f1d4acc1cf14\destp_generator      4
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic ===

   Number of wires:                132
   Number of wire bits:            426
   Number of public wires:          14
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $_AND_                         64
     $_DFF_P_                       32
     $_MUX_                         32
     $_NAND_                        32
     $_NOT_                         36
     $_OAI4_                        32
     $_OR_                          17

=== $paramod$09a6c00f1841998b5f28b3e134bcc0e2190548b5\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$09e8fcd522f86e53ee8885b77d1a31e750428c62\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$7552021f108543e78de97ffffe871294372d00c2\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$0ac1f378a53d6deba79871178b7f116888247fd7\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             96
   Number of public wires:           8
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=5\CONGw=2      1

=== $paramod$0ae7720d3bdf7fffdea958b87ac845015b3cc4b8\mor1kx_execute_ctrl_cappuccino ===

   Number of wires:                235
   Number of wire bits:            657
   Number of public wires:          81
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                451
     $_AND_                         60
     $_AOI3_                         1
     $_AOI4_                         1
     $_DFF_P_                      166
     $_MUX_                        185
     $_NAND_                         9
     $_NOR_                          4
     $_NOT_                          8
     $_OAI3_                         9
     $_OAI4_                         1
     $_OR_                           7

=== $paramod$0b11b50d4caf7d20c01bee43718b071b83bb58e8\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0b506411ea7f803399ea732d57abe7e767a77754\input_ports ===

   Number of wires:                 39
   Number of wire bits:            997
   Number of public wires:          36
   Number of public wire bits:     994
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_MUX_                         32
     $_OR_                           4
     $paramod$07f86acc0aecd61133a422fc817efd5aa8db0c7b\input_queue_per_port      1
     $paramod$296274b3905c677936e1ff4efce093e9f5379c8a\input_queue_per_port      1
     $paramod$4774124013758784deee76779a45b2ed75a58455\input_queue_per_port      1
     $paramod$505aea551f40cb8fff7fa461dc094d136382c6c1\input_queue_per_port      1
     $paramod$db4aefb9b90cdc053877e2308938404e1b3542fa\input_queue_per_port      1

=== $paramod$0b77c1460cb8895d547565eccebe78fe7dccdbe9\congestion_out_gen ===

   Number of wires:                  6
   Number of wire bits:             42
   Number of public wires:           6
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc ===

   Number of wires:                 23
   Number of wire bits:            244
   Number of public wires:          23
   Number of public wire bits:     244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_DFF_PP0_                      5
     $_MUX_                         40
     $_OR_                           1
     $paramod\mesh_torus_adaptive_dest_encoder\V=4\P=12\DSTPw=4\Fw=38\DST_P_MSB=21\DST_P_LSB=18      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2

=== $paramod$0ba2cd6b5e4b924789c81ee2d148c153968f9a52\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0bc8b797de0f628eab2ceefdae2813c7c5d55482\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$8c43ea22e5f7572f4be534e393e6ee51d54a8ca5\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$0c3ab78acaa0c4b9c6c22552bc4d30d39b6ac564\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0cccd412ee4d92ad44fc78f4ebc07d01d3e53e05\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$5e0ebcafe4068298d8b3c05ea3f7cc11d30011d6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$0cce57f0e6292857db3c21b385e1d93459a85d49\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$dcfc578a2b762f78fdd3bb447ed242a45c116fe3\mesh_torus_destp_generator      1

=== $paramod$0d242ba44e59e6957a5883416f37b43f251c7bab\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0d81387b92b29eac5fd177241659921804d27d78\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$540f131b3506b04d36b582e192de59f680aa237d\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$0e151b8176c50832d77e673be477f42aa727896c\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$3d25e1f3b8902e6775c1d86759b6683e1ea99b05\mesh_torus_destp_decoder      1
     $paramod$84aa93f4c812f37200320babea3221d816170a72\mesh_torus_mask_non_assignable_destport      1

=== $paramod$0e186d18cda11a28e031502bf3a0c6003f47b510\mesh_torus_vc_alloc_request_gen_adaptive ===

   Number of wires:                115
   Number of wire bits:            903
   Number of public wires:          35
   Number of public wire bits:     823
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                240
     $_AND_                         60
     $_NOR_                         20
     $_NOT_                         60
     $_OR_                          20
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=0      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=1      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=2      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=3      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=4      4
     $paramod\mesh_torus_adaptive_avb_ovc_mux\V=4     20
     $paramod\mesh_torus_port_selector\SW_LOC=0\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=1\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=2\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=3\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=4\PPSw=4      4
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=0      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=1      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=10      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=11      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=12      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=13      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=14      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=15      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=16      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=17      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=18      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=19      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=2      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=3      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=4      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=5      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=6      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=7      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=8      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=9      1

=== $paramod$0ea765aa2ca83084f2aa55faf4502084e57c39e6\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bbce1e4b05223824c022e769affb89bbc28b69a9\ssa_check_destport      1

=== $paramod$0f36443aeedf534835c6aec3772347269777be3c\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$0fedb247cb91a7f9b6cf1996929f2a79ef120b2c\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$10b9619d38671bc490c05e1d7d376710ef710d39\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$11238c24c53cadea137ae08afa2b08bc95f32432\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bbce1e4b05223824c022e769affb89bbc28b69a9\ssa_check_destport      1

=== $paramod$116ba24e6dc1257d44e888ecf7739cd0dabce627\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             94
   Number of public wires:          15
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$3648307d828a376a002ed8b967e10a57beec5915\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2      1

=== $paramod$118a60d85a864a83ecd141be18f8d5f02f491256\mor1kx_decode ===

   Number of wires:                254
   Number of wire bits:            465
   Number of public wires:          52
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                286
     $_AND_                         33
     $_AOI3_                        33
     $_MUX_                         20
     $_NAND_                        18
     $_NOR_                         33
     $_NOT_                         38
     $_OAI3_                        19
     $_OAI4_                         8
     $_OR_                          84

=== $paramod$11a930bca8cffe3fbe5f1d18486bb62643208704\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$beb23d045e17c7acd7ad4760e885f28cb928c841\destp_generator      4
     $paramod$c1deb17c1cec02e5cfb1d9e9cabe6c705babe9c4\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing ===

   Number of wires:                 33
   Number of wire bits:            157
   Number of public wires:          22
   Number of public wire bits:     146
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_AND_                          4
     $_AOI3_                         4
     $_MUX_                         32
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          4
     $_OR_                           3
     $paramod$f53360243182cca00907213c7970d72d61ae7a88\mesh_torus_ni_conventional_routing      2
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=8\NY=8      2

=== $paramod$12b7ac3d8c03f6e06cc7ef717fea0f824468d8c6\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$aa6e581e184119183bcc33ba7eacf378bf1c6194\mesh_torus_ssa_check_destport      1

=== $paramod$131fea07547fa4e5c74366a79732afe6633f81f8\nonspec_sw_alloc ===

   Number of wires:                135
   Number of wire bits:            682
   Number of public wires:          72
   Number of public wire bits:     619
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_AOI3_                        20
     $_MUX_                         64
     $_NAND_                         5
     $_NOR_                         10
     $_NOT_                         20
     $_OR_                           2
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      5
     $paramod\swa_input_port_arbiter\ARBITER_WIDTH=4\EXT_P_EN=1\ARBITER_TYPE=1465012801      5
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=4\ARBITER_TYPE=1465012801      5

=== $paramod$135923d43f8f2c5f2222d60729a9dad7ed1e39e0\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$84433f7f1f0142e0c897735c06cce7497007788f\mesh_torus_destp_generator      1

=== $paramod$13c728bcc131a6b468cf9d3c988a351b4f5e1307\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:           1671
   Number of public wires:          17
   Number of public wire bits:    1671
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$2f3dacd876da3e4f337c0764538805a7db698ef4\mesh_torus_dynamic_portsel_control      1
     $paramod\vc_alloc_request_gen_determinstic\P=12\V=4      1

=== $paramod$1473d3c3b9e437492f79b016854b1067525c0529\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$15ed28c38559cbd7ad017fe5c923557f71c984e7\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             94
   Number of public wires:          15
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$9a6f0dd37981fd8a5af3ba87d3c58984ec0564cc\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2      1

=== $paramod$174788f748f07eeafe70750259ce4609ab59a727\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$17933c2a68684d803ca1e8a0484d5e6e21fcc0e1\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$f96b570ac1cd8a1c1860fa95a4780a781ee5c498\ssa_check_destport      1

=== $paramod$17a6918b36702b0e12d294602f14f7e515c63683\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=6      1

=== $paramod$17b737c66ffaadff5c471dfb6ddb5b2ebef92e1a\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=3      1

=== $paramod$17f76cbf8f08c14109bdd8df92f5c470573d1836\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$0c3ab78acaa0c4b9c6c22552bc4d30d39b6ac564\mesh_torus_mask_non_assignable_destport      1
     $paramod$a2c7a577eecd94b6779b39df95fcd8e4a558821b\mesh_torus_destp_decoder      1

=== $paramod$18884ce27c837e2d6b2cd808b0fca9a55c662a5f\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$5e0ebcafe4068298d8b3c05ea3f7cc11d30011d6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$1b13ec63deff507e3bee02f2cec5418d4b127959\mesh_torus_conventional_routing ===

   Number of wires:                  9
   Number of wire bits:             83
   Number of public wires:           9
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\xy_mesh_routing\NX=8\NY=8\OUT_BIN=0      1

=== $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             60
   Number of public wires:          13
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          3

=== $paramod$1d4d8abb9036c50b0ef198c6b213789ddc89e3a3\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$94f58bccc92e3f8eecd5cbe95cf23f4e044657b6\mesh_torus_destp_generator      1

=== $paramod$1d88fe9dd2aaecc225a235b63cb6de60147c1111\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$20515a399a04ac0002a6ac194538f3091db58b85\mesh_torus_mask_non_assignable_destport      1
     $paramod$8f265346193d850bf58501dfbb916b7cc652dff2\mesh_torus_destp_decoder      1

=== $paramod$1da33270e7c7b9311f240c20f20a1602c8339287\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$10b9619d38671bc490c05e1d7d376710ef710d39\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$1e968e60c9ff4c082c6f4aaafe2451aa4784f7d9\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$df4958c32bc0ba41e3f2be4ee199b87efbbb266a\destp_generator      4
     $paramod$f35e6e1c310978e38071f86840b50bb82a94d417\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$1efa60155719207c9402ec28ab2843c08ec56f2d\credit_counter ===

   Number of wires:               2610
   Number of wire bits:          10176
   Number of public wires:         345
   Number of public wire bits:    7911
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3127
     $_AND_                        171
     $_DFF_PP0_                    288
     $_DFF_PP1_                     48
     $_MUX_                        400
     $_NAND_                        79
     $_NOR_                        136
     $_NOT_                        243
     $_OAI3_                       157
     $_OR_                        1304
     $_XNOR_                        48
     $_XOR_                        192
     $paramod$e782fe57f05a6100ceb374c459baf1955621870b\port_pre_sel_gen      1
     $paramod\inport_module\V=4\P=12     12
     $paramod\sw_mask_gen\V=4\P=12     48

=== $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo ===

   Number of wires:                 38
   Number of wire bits:             48
   Number of public wires:          13
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_AND_                          2
     $_AOI4_                         1
     $_DFF_PP0_                      4
     $_DFF_P_                        3
     $_MUX_                         11
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          6
     $_OAI3_                         2
     $_OR_                           3
     $_XOR_                          4

=== $paramod$1f1afced28ce54dcde085e01d03d6e02dcb2e74f\mor1kx_pic ===

   Number of wires:                261
   Number of wire bits:            524
   Number of public wires:          13
   Number of public wire bits:     245
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                375
     $_AND_                        135
     $_DFF_P_                       64
     $_MUX_                         96
     $_NAND_                         2
     $_NOR_                          7
     $_NOT_                          4
     $_OR_                          67

=== $paramod$2036a9d02c1aa6512907fde72c510375c154aaca\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            119
   Number of public wires:          17
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\vc_alloc_request_gen_determinstic\P=2\V=2      1

=== $paramod$20515a399a04ac0002a6ac194538f3091db58b85\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$2077d18b3d56167b4a539fb14ac2c3bb687d587b\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$20f302bef2cecebd3fe3f535a549ad459971c80d\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc ===

   Number of wires:                 23
   Number of wire bits:            244
   Number of public wires:          23
   Number of public wire bits:     244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_DFF_PP0_                      5
     $_MUX_                         40
     $_OR_                           1
     $paramod\mesh_torus_adaptive_dest_encoder\V=4\P=5\DSTPw=4\Fw=38\DST_P_MSB=21\DST_P_LSB=18      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2

=== $paramod$2173286a4516366de749fd55d11bf2079df833c0\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$6622c2c43de57d658ac3761a6fc253773c23d523\mesh_torus_destp_decoder      1
     $paramod$b7a27d26c0fa967ff9f371f4ab8f761745d58068\mesh_torus_mask_non_assignable_destport      1

=== $paramod$21756ac88229d8472951e0697bc2f46435688cea\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$21ccb9797f8e904a8d15f60d6568c947742dfcb6\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$859b8ce3c1792d313177d806cbf836639c4a041b\mesh_torus_ssa_check_destport      1

=== $paramod$22df3f53b3da69304ca2e1c598d3227d75cee36e\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=2      1

=== $paramod$2305323baa040088109b3a79e7c1ac1a941a2abb\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=11      1

=== $paramod$24206ad866452ea62bb08776a505897aa919ade6\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$263047734e7960980b814a4a2bcaa75c39befffb\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=7      1

=== $paramod$285662c9058adc1a7a1cc0180534fe9719dfce27\mor1kx_lsu_cappuccino ===

   Number of wires:               1524
   Number of wire bits:           2582
   Number of public wires:         115
   Number of public wire bits:    1046
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1835
     $_AND_                        176
     $_AOI3_                        73
     $_AOI4_                        83
     $_DFF_P_                      155
     $_MUX_                        447
     $_NAND_                        96
     $_NOR_                         35
     $_NOT_                        281
     $_OAI3_                       131
     $_OAI4_                       109
     $_OR_                         179
     $_XNOR_                        33
     $_XOR_                         34
     $paramod$393c9a3b96210866b295fe1a20d54e163c9d6f4c\mor1kx_dmmu      1
     $paramod$f1e5ef73fad27c21d200ea5ccee4dab96d206240\mor1kx_dcache      1
     $paramod\mor1kx_store_buffer\DEPTH_WIDTH=8\OPTION_OPERAND_WIDTH=32      1

=== $paramod$28a3f71600fb6329fd56c908e1e0be7a65319f94\byte_enabled_single_port_ram ===

   Number of wires:                  6
   Number of wire bits:             25
   Number of public wires:           6
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_single_port_ram_1      1

=== $paramod$28a3f71600fb6329fd56c908e1e0be7a65319f94\byte_enabled_true_dual_port_ram ===

   Number of wires:                 11
   Number of wire bits:             49
   Number of public wires:          11
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_true_dual_port_ram_1      1

=== $paramod$296274b3905c677936e1ff4efce093e9f5379c8a\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            456
   Number of public wires:          58
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$acf7ed1198b930c05539c46216bd4c3b3c5d4c3b\destp_generator      2
     $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc      1
     $paramod$bfdb1d38b3926b8abdb3cffe85b1b558c9b53721\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$2ab7c6a3bd209be0860d04f7f9765e8f8b520ac7\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$2c4ca507715b31c7855da40c38ec3a5cbeb1f47d\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$5e0ebcafe4068298d8b3c05ea3f7cc11d30011d6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$2d8b0462cb85c572a3ef758d74e5bbd777b4e6af\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$21ccb9797f8e904a8d15f60d6568c947742dfcb6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$2f3dacd876da3e4f337c0764538805a7db698ef4\mesh_torus_dynamic_portsel_control ===

   Number of wires:                117
   Number of wire bits:           1175
   Number of public wires:          21
   Number of public wire bits:    1079
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     $_AND_                         48
     $_NOR_                         48
     $_NOT_                         48
     $_OR_                          48
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=0     32
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=1      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=2      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=3      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=0\PPSw=4     32
     $paramod\mesh_torus_port_selector\SW_LOC=1\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=2\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=3\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=4\PPSw=4      4
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=0      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=1      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=10      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=11      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=12      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=13      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=14      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=15      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=16      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=17      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=18      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=19      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=2      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=20      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=21      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=22      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=23      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=24      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=25      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=26      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=27      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=28      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=29      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=3      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=30      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=31      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=32      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=33      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=34      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=35      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=36      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=37      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=38      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=39      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=4      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=40      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=41      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=42      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=43      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=44      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=45      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=46      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=47      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=5      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=6      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=7      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=8      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=9      1

=== $paramod$31900322bd463a8f4b74215a0f0edf18b63fee1f\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            112
   Number of public wires:          15
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$99ade3f7ec33489fde696cb0b4d8eb537cb59eea\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$3203697a9ac3cf98e57a4c4522af606387e4d1f4\router ===

   Number of wires:                 80
   Number of wire bits:           5057
   Number of public wires:          47
   Number of public wire bits:    5024
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                201
     $_DFF_PP0_                    132
     $_MUX_                         64
     $_OR_                           2
     $paramod$56ccab7328ef932286bfa69a37645f8a9745a75b\inout_ports      1
     $paramod$ad067f7adfee4c97e5769d531976ada666f3e3ab\crossbar      1
     $paramod$e49385a54d0769cb7b73a3bedf56b1338d840c16\combined_vc_sw_alloc      1

=== $paramod$32ad0df4e54c09cd7b607ad549e9ba2d38d48e41\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             31
   Number of public wires:           8
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_MUX_                          2
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=2\SW_LOC=1      1

=== $paramod$33a3c77f1355b536bd4621500d145147baeee108\mor1kx_fetch_cappuccino ===

   Number of wires:                614
   Number of wire bits:           1290
   Number of public wires:          57
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                899
     $_AND_                        168
     $_AOI3_                         8
     $_AOI4_                         1
     $_DFF_P_                      176
     $_MUX_                        354
     $_NAND_                         8
     $_NOR_                         12
     $_NOT_                         82
     $_OAI3_                         6
     $_OAI4_                        32
     $_OR_                          20
     $_XNOR_                         2
     $_XOR_                         30

=== $paramod$35b04d6155c0db58c86bb765149adafcde308e3b\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$f96b570ac1cd8a1c1860fa95a4780a781ee5c498\ssa_check_destport      1

=== $paramod$3648307d828a376a002ed8b967e10a57beec5915\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             86
   Number of public wires:          15
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      6
     $paramod$c0bda018dd1d95cc2babea2eed379db7e8604ce1\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$37b8f39015b449e59e797bab4d3ea72ad833e8bb\mesh_torus_destp_decoder ===

   Number of wires:                  5
   Number of wire bits:             14
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$37f335098fa61222cf2e7d655a2ec495000b38ed\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$15ed28c38559cbd7ad017fe5c923557f71c984e7\look_ahead_routing      1
     $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info      1
     $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc      1
     $paramod$e1e76db853deee6b616e03e406d2efd5c196f9fe\destp_generator      2
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc ===

   Number of wires:                 22
   Number of wire bits:            211
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_PP0_                      2
     $_MUX_                         36
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2      1

=== $paramod$3914b9240729eab4f664efbd232f6ed834153d68\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$a1b7b82e338c735aedbbdc60fcb88ea477a4693e\mesh_torus_destp_generator      1

=== $paramod$393c9a3b96210866b295fe1a20d54e163c9d6f4c\mor1kx_dmmu ===

   Number of wires:                228
   Number of wire bits:            666
   Number of public wires:          40
   Number of public wire bits:     478
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                262
     $_AND_                         59
     $_AOI3_                         3
     $_AOI4_                        15
     $_DFF_P_                        3
     $_MUX_                         66
     $_NAND_                        13
     $_NOR_                          9
     $_NOT_                         45
     $_OAI3_                        12
     $_OAI4_                        14
     $_OR_                          21
     $paramod\mor1kx_true_dpram_sclk\ADDR_WIDTH=6\DATA_WIDTH=32      2

=== $paramod$396f1ff4384b0f76b627cdb888ebaa952b9265de\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$6b152035b046c2772b06b9fccd943ea5bd331784\destp_generator      4
     $paramod$bf98e8a877fd370a750e708f5e9be2d8c99c7f15\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$3a599675ad75b94c365be91507da2340012f8a6a\mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      2

=== $paramod$3ad09828fff84605906223188812445113b3cdb8\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$c0391bb1c1cabb86474493533bd63c41c26c388b\mesh_torus_destp_generator      1

=== $paramod$3b96b9f643b90351f985a35f59d803371269bf1d\mesh_torus_ni_conventional_routing ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$bb087001559cdb1576a46dc9e12d8bf4c5151115\mesh_torus_conventional_routing      1

=== $paramod$3bbda9d12a16bbb102771249fdba042932098ee4\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$3f5e191b106c406a12bc5340a913ae08781c3721\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$3bdcaeddae0b5365471b2bd4ecbb706619c97098\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bbce1e4b05223824c022e769affb89bbc28b69a9\ssa_check_destport      1

=== $paramod$3bf9c17ede18be85c608d2a995fc0d59c180b1ad\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$7c25f4f9b29bc2aca8e9d0d6f791dfe1dd0c55dd\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$96a7be083443340a4820b69342bd2abfac2397e2\destp_generator      4
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$3c5f0bbbaef3d0d3231d57e3f2c6387aa838de6e\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_MUX_                          5
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=1      1

=== $paramod$3d25e1f3b8902e6775c1d86759b6683e1ea99b05\mesh_torus_destp_decoder ===

   Number of wires:                  5
   Number of wire bits:             14
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$3da4fc9d388b5b2a31216ebf90c8173621d6d264\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$3f5e191b106c406a12bc5340a913ae08781c3721\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$3e093b54ac6f3a1ce933ee07e83b96b190a85915\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$3e38f05209eb1251da8e1ef80541d89d6c392ea4\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$3e67a2acf6c7c1a44d669148609baf8cab7e3fc4\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bda9ac8cee9d3b5fb5e3dec9edb63ded16199ca9\ssa_check_destport      1

=== $paramod$3e9c76a86dcedda7a54041fc280ce0e38fdbaee1\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$17f76cbf8f08c14109bdd8df92f5c470573d1836\mesh_torus_destp_generator      1

=== $paramod$3ea1ebf6ad97e60ba5a8af5c52fd0bc0e8519899\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$17b737c66ffaadff5c471dfb6ddb5b2ebef92e1a\mesh_torus_destp_decoder      1
     $paramod$6a4aa54b12304ba5c0367f85a138ac6406dfc0b4\mesh_torus_mask_non_assignable_destport      1

=== $paramod$3f5e191b106c406a12bc5340a913ae08781c3721\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$3a599675ad75b94c365be91507da2340012f8a6a\mesh_torus_ssa_check_destport      1

=== $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer ===

   Number of wires:                188
   Number of wire bits:            551
   Number of public wires:          42
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                232
     $_AND_                          4
     $_DFF_PP0_                     28
     $_MUX_                        128
     $_NAND_                         8
     $_NOR_                          4
     $_NOT_                          4
     $_OR_                          15
     $_XNOR_                         8
     $_XOR_                         28
     $paramod$8b3463dbf740e8327d74357cb90daad49a0e5a7a\fifo_ram      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== $paramod$40c75dfd0f26e09797dafa954563d382088deecc\header_flit_generator ===

   Number of wires:                  8
   Number of wire bits:             61
   Number of public wires:           8
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$40dab6a27d20bda5f707eb4f331bc0756fc11bb1\mesh_torus_destp_decoder ===

   Number of wires:                  5
   Number of wire bits:             14
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$425e4c4a8973cf069d10d90eaf6928f3f724b06f\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$428e2fc941b6d2b4a0bb6814c9b3fc478d5d3019\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$42cced697f494e0361326e04c9adf1910087f426\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$3f5e191b106c406a12bc5340a913ae08781c3721\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$4367d34c93442aeac8a91cb11701bca3551b026c\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$2173286a4516366de749fd55d11bf2079df833c0\mesh_torus_destp_generator      1

=== $paramod$437d59bae2845e614c0439ac78e5895ce5528e4f\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2      1

=== $paramod$439c2063ce31de6c642d4038312d1a88e05ec215\input_queue_per_port ===

   Number of wires:                107
   Number of wire bits:            431
   Number of public wires:          60
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$a4c44dbda5a04f9e51ba03f735cdb9d7f72d15fa\look_ahead_routing      1
     $paramod$b5f1d7c400576a65f4a70ac164a8a72a67850eaa\destp_generator      2
     $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info      1
     $paramod$debfa33a221b34bcd0bfd4bc1f3de99c26f02d8a\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1

=== $paramod$43cad72c2f25f99aa5eed79d1fd969994b227949\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$445cab566204171a133f6ee0828e0c58e42d58df\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$12b7ac3d8c03f6e06cc7ef717fea0f824468d8c6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$44d5776b1383d572e034170c1be32f3ba3d20b20\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing      1

=== $paramod$451ccdf59cf85bff01806766a4a5675750dff8d2\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            133
   Number of public wires:          15
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$4583e1c19121ee37d3c387697831127adc7e6e3f\comb_nonspec_allocator ===

   Number of wires:                111
   Number of wire bits:            325
   Number of public wires:          60
   Number of public wire bits:     274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                          4
     $_MUX_                         64
     $_NAND_                         4
     $_NOR_                          8
     $_NOT_                          8
     $_OAI3_                         6
     $_OR_                           2
     $paramod$4583e1c19121ee37d3c387697831127adc7e6e3f\nonspec_sw_alloc      1
     $paramod\arbiter\ARBITER_WIDTH=2      4
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=1      2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      2

=== $paramod$4583e1c19121ee37d3c387697831127adc7e6e3f\nonspec_sw_alloc ===

   Number of wires:                 75
   Number of wire bits:            233
   Number of public wires:          42
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_AND_                          4
     $_MUX_                         64
     $_OR_                           2
     $paramod$5e783e83f2fa14f50092daf44cda63cbf6f1b4f1\swa_input_port_arbiter      2
     $paramod\custom_or\IN_NUM=2\OUT_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      2
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=1\ARBITER_TYPE=24'010100100101001001000001      2

=== $paramod$45fc58cfd03ee3ec3e130aa2ca223172a3cf4a74\crossbar ===

   Number of wires:                 40
   Number of wire bits:           1463
   Number of public wires:          40
   Number of public wire bits:    1463
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_OR_                           5
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\binary_mux\IN_WIDTH=144\OUT_WIDTH=36      5
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4\BIN_WIDTH=2      5

=== $paramod$4637f2af02f32a2f97b6b13907f5c32a9fc806b1\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            579
   Number of public wires:          17
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\vc_alloc_request_gen_determinstic\P=5\V=4      1

=== $paramod$4645dac72fa839cf42f4694a3f3c51b2b99dbd2a\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info      1
     $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc      1
     $paramod$9bc3ea616021174c6d46b5c419bf7bf6d0c244c7\destp_generator      2
     $paramod$c074f944cfac6f76b624554053e1f86b82c3ba85\look_ahead_routing      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$476387abc2f5a3ff8714409a5a767a16fab758c7\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$24206ad866452ea62bb08776a505897aa919ade6\mesh_torus_mask_non_assignable_destport      1
     $paramod$f73e978190b8448f765c11b25f0983d1f2c22cc1\mesh_torus_destp_decoder      1

=== $paramod$4774124013758784deee76779a45b2ed75a58455\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            456
   Number of public wires:          58
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$1d4d8abb9036c50b0ef198c6b213789ddc89e3a3\destp_generator      2
     $paramod$31900322bd463a8f4b74215a0f0edf18b63fee1f\look_ahead_routing      1
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$4967a05e54b85d5926ad56e3b36a8a5c5be4e372\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             70
   Number of public wires:          13
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== $paramod$497926b3d39eecf87d4666a62ffcb3c616088dec\mor1kx_decode ===

   Number of wires:                236
   Number of wire bits:            447
   Number of public wires:          52
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                267
     $_AND_                         34
     $_AOI3_                        33
     $_MUX_                         20
     $_NAND_                        14
     $_NOR_                         32
     $_NOT_                         32
     $_OAI3_                        13
     $_OAI4_                         8
     $_OR_                          81

=== $paramod$49b25e9d24e32c316b74794ce87750fc82813a53\mor1kx_decode ===

   Number of wires:                238
   Number of wire bits:            449
   Number of public wires:          52
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $_AND_                         30
     $_AOI3_                        35
     $_MUX_                         20
     $_NAND_                        22
     $_NOR_                         37
     $_NOT_                         34
     $_OAI3_                        13
     $_OAI4_                         5
     $_OR_                          73

=== $paramod$4a04c8012d348d56009c31399fb683287bed1f87\mor1kx_rf_cappuccino ===

   Number of wires:                655
   Number of wire bits:           1485
   Number of public wires:          61
   Number of public wire bits:     736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1220
     $_AND_                         26
     $_AOI3_                         6
     $_AOI4_                         8
     $_DFF_P_                      236
     $_MUX_                        841
     $_NAND_                         2
     $_NOR_                          4
     $_NOT_                         34
     $_OAI3_                         5
     $_OAI4_                        12
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                         10
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0      3

=== $paramod$4abde2e3574aa892dc038bcd8840c05e73aa8234\ss_allocator ===

   Number of wires:                 38
   Number of wire bits:            784
   Number of public wires:          26
   Number of public wire bits:     772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PP0_                      4
     $_OR_                          12
     $paramod$03770bd4d9680d27e289c107b8610345135a0c56\ssa_per_vc      1
     $paramod$08b5e45f02f37a47e8215188d34b28bf12542aaf\ssa_per_vc      1
     $paramod$2d8b0462cb85c572a3ef758d74e5bbd777b4e6af\ssa_per_vc      1
     $paramod$3e67a2acf6c7c1a44d669148609baf8cab7e3fc4\ssa_per_vc      1
     $paramod$4f0e5a76d9138077825985279ede0b032111f2d7\ssa_per_vc      1
     $paramod$59048d4e8442ca47130b2dc37ec4799285be5d59\ssa_per_vc      1
     $paramod$6469ecb00ff47502ed4e5e507e4e5930aab60cb6\ssa_per_vc      1
     $paramod$74860bab696c0ad4e12f349a931335c3540b47bf\ssa_per_vc      1
     $paramod$8c496e4d8c339a73080c5a88992a2c46b70761bf\ssa_per_vc      1
     $paramod$aabb561f09aede1f9565d7c18d6743ae43d2147e\ssa_per_vc      1
     $paramod$ad5257cc33147314054f27528044055bf19a4f2c\ssa_per_vc      1
     $paramod$b033c88da4906474f4e459ac85bea28b67980be9\ssa_per_vc      1
     $paramod$c5503f4fc736e43710d45b5b1e4376765b621e84\ssa_per_vc      1
     $paramod$e0c474d7e8b14c2f00ad7da3b4d96afa46c15c21\ssa_per_vc      1
     $paramod$f46ae4dbce4d0bc3345b253cb93a8d8641e599ad\ssa_per_vc      1
     $paramod$f521421ae831c4c84593267ff354ee9b903e89c0\ssa_per_vc      1

=== $paramod$4aff0633d03b3a4488ad78a3a7f526279e793118\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$3f5e191b106c406a12bc5340a913ae08781c3721\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$4c02619f653aca0ac4df38809e64b37cc695ea52\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$7d269c07d160ef15acf922dc3a22c12f2f5d3dac\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$4c0ce16fe204804b431bee6c0df4df9576684178\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$594253379546fd36c1051ee1fae3e3bd661aad03\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$4c40ca5a97681001fad6df394c77917362b92334\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing      1

=== $paramod$4ca3f7cc67c3d92180953d48f4843eb3b2cb59d5\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$71916ec483fb1dc4367f12fa6bbf7eef5c56ae71\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$4cd710e5f1865e18f52521219eed02ea5998b667\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            579
   Number of public wires:          17
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$0e186d18cda11a28e031502bf3a0c6003f47b510\mesh_torus_vc_alloc_request_gen_adaptive      1

=== $paramod$4d35c11d349a012b601c21d57d1c30b8207233fc\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$fdfddf70d73d3c6d30d3cceab1ea31bf51fb43a3\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$4e352f543418b974c9c859de1a5a1224e31161bd\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             36
   Number of public wires:           8
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$4eade825848db93f3b703e4ee480e5c61d29ffcd\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$55217c4107c0fd7f784693e497dafb080e81bb56\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$b029716139da7145797d347cf1684e2b92966fd1\destp_generator      4
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$4edf7951efd635fc4171bb514fd791832e7bedd0\congestion_out_gen ===

   Number of wires:                  6
   Number of wire bits:             72
   Number of public wires:           6
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$4f0e5a76d9138077825985279ede0b032111f2d7\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$4fb1bcbe79c8fd0eca8715a1b48ae44f2d90fc1e\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$534d025c4ee170ef7940bd379b050764cb061780\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$4ff66b48d01737f953b9dab905a669d2203c72f9\input_ports ===

   Number of wires:                 39
   Number of wire bits:           1341
   Number of public wires:          36
   Number of public wire bits:    1338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_MUX_                         32
     $_OR_                           4
     $paramod$60dffd5b63f41625263bfc3ec7a6e551c8200e82\input_queue_per_port      1
     $paramod$92c55add83570e97e608d70b4e4d65e6af742da4\input_queue_per_port      1
     $paramod$94200e9e7c1ed52c8f4cb38186b697c71b0b0788\input_queue_per_port      1
     $paramod$9b27f15e6980b5549974836284580cb8b5de309e\input_queue_per_port      1
     $paramod$ed23518e2484d85262fd2eedc5538e7d6721ff7a\input_queue_per_port      1

=== $paramod$505aea551f40cb8fff7fa461dc094d136382c6c1\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            456
   Number of public wires:          58
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$b63491f1b4780470de0db67a9e07f881d96e089e\look_ahead_routing      1
     $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc      1
     $paramod$bff653839e9f98b4206395bd45ba134846c2b752\destp_generator      2
     $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$50782914f319c5a94b91f3a854a18461cf693cb5\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$a90dc721d5a13f39ed67c614b2d4ce37ed021822\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$518f3b3ed6bb8e3e06d3dc0a72b38d9da1dc40bb\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$525efc7c282747c7e433ae5b25ab6e5ce698edcd\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$658a79f9db981f41c5e9cce34f23d130e184a182\mesh_torus_destp_decoder      1
     $paramod$872b47f8269fe7848140146157cdc81b1e3b2612\mesh_torus_mask_non_assignable_destport      1

=== $paramod$534d025c4ee170ef7940bd379b050764cb061780\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$53d23a48e1dc47a160d6a4054ed2f3886124ce18\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$9c48f918745735fec9303f9a02962c1abe5157b4\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$540f131b3506b04d36b582e192de59f680aa237d\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1
     $paramod$d5be5601e7d1da0ca682e12a6a761024e9fb1e2c\single_port_ram_top      1

=== $paramod$55217c4107c0fd7f784693e497dafb080e81bb56\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$56ccab7328ef932286bfa69a37645f8a9745a75b\inout_ports ===

   Number of wires:                433
   Number of wire bits:           6118
   Number of public wires:          64
   Number of public wire bits:    5749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1031
     $_AND_                         48
     $_AOI3_                        48
     $_DFF_PP0_                    288
     $_MUX_                        256
     $_NOR_                         48
     $_NOT_                         48
     $_OR_                         290
     $paramod$13c728bcc131a6b468cf9d3c988a351b4f5e1307\vc_alloc_request_gen      1
     $paramod$1efa60155719207c9402ec28ab2843c08ec56f2d\credit_counter      1
     $paramod$80f66fc70f3344e23311753d0efa52c392b5ec17\ss_allocator      1
     $paramod$84ab73fc318f37651fe9139f486b60ed47135303\input_ports      1
     $paramod$b1343248fde22e72b69d2bd4f0ecddfdb5ea970b\congestion_out_gen      1

=== $paramod$5725d1efa3d3c2cf4251c86d9fd666ed98818da7\mor1kx_execute_alu ===

   Number of wires:               3976
   Number of wire bits:           4601
   Number of public wires:          59
   Number of public wire bits:     589
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4212
     $_AND_                        944
     $_AOI3_                       295
     $_AOI4_                        15
     $_DFF_P_                      131
     $_MUX_                        515
     $_NAND_                        62
     $_NOR_                        508
     $_NOT_                        365
     $_OAI3_                        42
     $_OAI4_                        66
     $_OR_                         132
     $_XNOR_                       309
     $_XOR_                        828

=== $paramod$59048d4e8442ca47130b2dc37ec4799285be5d59\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bda9ac8cee9d3b5fb5e3dec9edb63ded16199ca9\ssa_check_destport      1

=== $paramod$594253379546fd36c1051ee1fae3e3bd661aad03\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$68a0e05038293137db86b0ef6d6da7c3dd0f8d2b\mesh_torus_ssa_check_destport      1

=== $paramod$5971282c8c04390e4ef8adfd3d61b588079647f3\mor1kx_cpu_cappuccino ===

   Number of wires:                244
   Number of wire bits:           1951
   Number of public wires:         244
   Number of public wire bits:    1951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $paramod$0ae7720d3bdf7fffdea958b87ac845015b3cc4b8\mor1kx_execute_ctrl_cappuccino      1
     $paramod$118a60d85a864a83ecd141be18f8d5f02f491256\mor1kx_decode      1
     $paramod$285662c9058adc1a7a1cc0180534fe9719dfce27\mor1kx_lsu_cappuccino      1
     $paramod$4a04c8012d348d56009c31399fb683287bed1f87\mor1kx_rf_cappuccino      1
     $paramod$7a4d297dc0785195fb6d0f9b07ecca52fc200828\mor1kx_decode_execute_cappuccino      1
     $paramod$898078946c466bd17388cf4aaedf3695a7ead06f\mor1kx_fetch_cappuccino      1
     $paramod$9f892c92da8b0c6844c41da087a7bc12ab27c87d\mor1kx_ctrl_cappuccino      1
     $paramod$fc13551f3d473f73a39f73cedea50c6da8364111\mor1kx_execute_alu      1
     $paramod\mor1kx_branch_prediction\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_cappuccino\OPTION_OPERAND_WIDTH=32      1

=== $paramod$5af6ef8dca358b6df39df74b44485429a99fcbba\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            165
   Number of public wires:          17
   Number of public wire bits:     165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\vc_alloc_request_gen_determinstic\P=3\V=2      1

=== $paramod$5cff0b7cd8e6e5d63c9f2e320d4bc1acb0f325ae\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$05425a898bc72cf85bbab261550b054cd399b074\mesh_torus_destp_generator      1

=== $paramod$5e0ebcafe4068298d8b3c05ea3f7cc11d30011d6\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$174788f748f07eeafe70750259ce4609ab59a727\mesh_torus_ssa_check_destport      1

=== $paramod$5e783e83f2fa14f50092daf44cda63cbf6f1b4f1\swa_input_port_arbiter ===

   Number of wires:                 12
   Number of wire bits:             77
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter_priority_en\ARBITER_WIDTH=2      1

=== $paramod$606a23e5cb2e234e720304734a6598e3f15082d5\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1
     $paramod$bac4a200796eda3ec1faf647f03fed164898c31b\single_port_ram_top      1

=== $paramod$607f95a61eff58d8c2b0f486cfa9992cfab1ca16\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$61659a69acd1f58686479f88f81d9e0a00d71aa4\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$60dffd5b63f41625263bfc3ec7a6e551c8200e82\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            567
   Number of public wires:          62
   Number of public wire bits:     516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer      1
     $paramod$6b152035b046c2772b06b9fccd943ea5bd331784\destp_generator      4
     $paramod$bf98e8a877fd370a750e708f5e9be2d8c99c7f15\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$61659a69acd1f58686479f88f81d9e0a00d71aa4\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing      1

=== $paramod$616a1f0444d525a16caf3a2fa52db905a9cb4943\comb_nonspec_allocator ===

   Number of wires:               1059
   Number of wire bits:           4751
   Number of public wires:         306
   Number of public wire bits:    3998
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1051
     $_AND_                        144
     $_AOI3_                        12
     $_MUX_                         64
     $_NAND_                        48
     $_NOR_                        120
     $_NOT_                         60
     $_OAI3_                        48
     $_OR_                         482
     $paramod$616a1f0444d525a16caf3a2fa52db905a9cb4943\nonspec_sw_alloc      1
     $paramod\arbiter\ARBITER_WIDTH=4     48
     $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=11     12
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4     12

=== $paramod$616a1f0444d525a16caf3a2fa52db905a9cb4943\nonspec_sw_alloc ===

   Number of wires:                331
   Number of wire bits:           2663
   Number of public wires:         142
   Number of public wire bits:    2474
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                319
     $_AND_                         36
     $_AOI3_                        48
     $_MUX_                         64
     $_NAND_                        12
     $_NOR_                         60
     $_NOT_                         48
     $_OR_                          14
     $paramod$72fb901490fa0c2272802d0935758db200789660\swa_input_port_arbiter     12
     $paramod\custom_or\IN_NUM=12\OUT_WIDTH=12      1
     $paramod\one_hot_mux\IN_WIDTH=44\SEL_WIDTH=4     12
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=11\ARBITER_TYPE=24'010100100101001001000001     12

=== $paramod$617308a32b1dd4df939718f78c640d1c66a7882b\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$6175839b1724b5c61c49bb484a4d33e5e442adc7\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$9f0ca4cac9f6a83db8ec974d1485396b689992d1\mesh_torus_mask_non_assignable_destport      1
     $paramod$a27383b6120ea426139e396225ea788597639d14\mesh_torus_destp_decoder      1

=== $paramod$61dd52aaa6ae896b781de764d4903ae9d2b4d5fd\inout_ports ===

   Number of wires:                 95
   Number of wire bits:            544
   Number of public wires:          58
   Number of public wire bits:     507
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $_AND_                          4
     $_DFF_PP0_                     16
     $_MUX_                         72
     $_NOR_                          8
     $_OR_                           2
     $paramod$2036a9d02c1aa6512907fde72c510375c154aaca\vc_alloc_request_gen      1
     $paramod$63d44f5a204e94f0bdc65c3c3f125bf8a2f79840\congestion_out_gen      1
     $paramod$8416ae3c992307d15429ad2e9707c602da044cfa\credit_counter      1
     $paramod$caf580c835a9412abdb20ee5f937ce12a35b35b6\input_ports      1

=== $paramod$62bf0a164db44242c3771621a38a020119e30e8c\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$594253379546fd36c1051ee1fae3e3bd661aad03\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$6305adf7d8fa93a2680a4c634ea80c9aaaaa96e7\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$594253379546fd36c1051ee1fae3e3bd661aad03\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$635f19c413e101b8db6ab4f6c55a138d97c31352\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$af5e86d04336077632029c7f53d8ba5adfe82fc3\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$63d44f5a204e94f0bdc65c3c3f125bf8a2f79840\congestion_out_gen ===

   Number of wires:                  6
   Number of wire bits:             18
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$6469ecb00ff47502ed4e5e507e4e5930aab60cb6\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$21ccb9797f8e904a8d15f60d6568c947742dfcb6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$655357fc3468b587727bbb81903331fce05fe1ce\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_MUX_                          5
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=4      1

=== $paramod$6569f3da58b64cd3ea090cab751845c600f54410\ni_vc_dma ===

   Number of wires:                668
   Number of wire bits:            881
   Number of public wires:          68
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                753
     $_AND_                        183
     $_AOI3_                        36
     $_AOI4_                        13
     $_DFF_PP0_                     34
     $_DFF_PP1_                      2
     $_MUX_                         99
     $_NAND_                        21
     $_NOR_                         36
     $_NOT_                         81
     $_OAI3_                        47
     $_OAI4_                        29
     $_OR_                          45
     $_XNOR_                        20
     $_XOR_                        107

=== $paramod$65787c882c2925c42af450032853227d0cc0c3fe\mesh_torus_noc ===

   Number of wires:                299
   Number of wire bits:           9647
   Number of public wires:         221
   Number of public wire bits:    9569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $_MUX_                         96
     $_OR_                          15
     $paramod$ccf52f8cd9dfecc5ce31b100c15dd172c0f9a9ad\router     16

=== $paramod$658a79f9db981f41c5e9cce34f23d130e184a182\mesh_torus_destp_decoder ===

   Number of wires:                 40
   Number of wire bits:             62
   Number of public wires:          11
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          5
     $_AOI4_                         2
     $_MUX_                          5
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          3
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=3      1

=== $paramod$6622c2c43de57d658ac3761a6fc253773c23d523\mesh_torus_destp_decoder ===

   Number of wires:                 40
   Number of wire bits:             62
   Number of public wires:          11
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          5
     $_AOI4_                         2
     $_MUX_                          5
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          3
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=4      1

=== $paramod$66e4391b236f461a5a43e2c7a7c5ea583ba0dca9\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ff9254b75fc8fe351e8176f97dd89890a9598ecc\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$67225d851fadc6e3c961548e17f60fc8480d0895\mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$672e51fd68a004b3051a736e3ea22fbd8511945b\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$6749d5811fc9e6106859eaae35508530cf09f628\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$b86f751ff7f78e10a9fd832e191f0d71187c4b9a\mesh_torus_destp_decoder      1
     $paramod$d0724433ce39eb6915c0befe175843d4b06d3f65\mesh_torus_mask_non_assignable_destport      1

=== $paramod$678d90e7e3dcf4a195a50432904b43775072292a\credit_counter ===

   Number of wires:                582
   Number of wire bits:           1630
   Number of public wires:         111
   Number of public wire bits:    1159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $_AND_                         40
     $_DFF_PP0_                     50
     $_DFF_PP1_                     10
     $_MUX_                        210
     $_NAND_                         2
     $_NOR_                         41
     $_NOT_                         76
     $_OAI3_                        38
     $_OR_                         127
     $_XNOR_                        10
     $_XOR_                         40
     $paramod$bc0bbab7f0a20115d24a95935e00f6ec470b94bd\port_pre_sel_gen      1
     $paramod\inport_module\V=2\P=5      5
     $paramod\sw_mask_gen\V=2\P=5     10

=== $paramod$68789d460bc332d96ae7e70f041a007c88b72c69\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$525efc7c282747c7e433ae5b25ab6e5ce698edcd\mesh_torus_destp_generator      1

=== $paramod$68a0e05038293137db86b0ef6d6da7c3dd0f8d2b\mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      2

=== $paramod$68b34d21aaafb55bc9eeb7dc47d754561c58ba53\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$ed9ef06ce2e21584e6697a078bf697a2301378d1\look_ahead_routing      1
     $paramod$fae98f6e04ba6fa2b89e364cc19e797b9bd073e3\destp_generator      4
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$6909ec1b4925c76710c2634c6dc131774b841bc8\crossbar ===

   Number of wires:                 30
   Number of wire bits:            656
   Number of public wires:          30
   Number of public wire bits:     656
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $_OR_                           3
     $paramod\add_sw_loc_one_hot\P=3\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=3\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=3\SW_LOC=2      1
     $paramod\binary_mux\IN_WIDTH=72\OUT_WIDTH=36      3
     $paramod\custom_or\IN_NUM=3\OUT_WIDTH=3      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2\BIN_WIDTH=1      3

=== $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             63
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          3

=== $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing      1

=== $paramod$6a4aa54b12304ba5c0367f85a138ac6406dfc0b4\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$6b152035b046c2772b06b9fccd943ea5bd331784\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$03a5eedd6fd6ca558653bc663d71f61b5b7024c1\mesh_torus_destp_generator      1

=== $paramod$6c5cb0b434b43ef67581762b585260d59c15919e\input_queue_per_port ===

   Number of wires:                107
   Number of wire bits:            431
   Number of public wires:          60
   Number of public wire bits:     381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$03061e7b3f47457bf8d1bb5c7779b8ac8eed8741\look_ahead_routing      1
     $paramod$cacd7455bfba8deea4fde5d89507ff8754e6489f\destp_generator      2
     $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info      1
     $paramod$debfa33a221b34bcd0bfd4bc1f3de99c26f02d8a\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1

=== $paramod$6fc1136d1c8da6e2c412fae5acb4e44eec576188\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$6fc55cf597fc0792604ccecad1c131279d7dab87\mesh_torus_conventional_routing ===

   Number of wires:                  7
   Number of wire bits:             49
   Number of public wires:           7
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\duato_mesh_routing\NX=8\NY=8      1

=== $paramod$70034a99b5aa5651ee9d9d1d443df8c7a785a215\mor1kx_ctrl_cappuccino ===

   Number of wires:               1808
   Number of wire bits:           3839
   Number of public wires:         141
   Number of public wire bits:    1925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2294
     $_AND_                        629
     $_AOI3_                        54
     $_AOI4_                       248
     $_DFF_P_                      267
     $_MUX_                        556
     $_NAND_                        95
     $_NOR_                        126
     $_NOT_                         86
     $_OAI3_                        86
     $_OR_                          85
     $_XNOR_                         7
     $_XOR_                         52
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$d6586f4cdc0d911399bae5e272cef5d204737708\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== $paramod$70fd55645bda5c3ab2704b5d42a6a6a2e068cf06\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=0      1

=== $paramod$7188fd0102668f3cfe2169940a8ecb41d27510ac\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            484
   Number of public wires:          58
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc      1
     $paramod$451ccdf59cf85bff01806766a4a5675750dff8d2\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bcdfda1545ad27a0fe5e19a595420605b44f0c0f\destp_generator      4
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$71916ec483fb1dc4367f12fa6bbf7eef5c56ae71\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$71aad869371fe1df9321337b30c9015467c10dfc\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$e9113187c13eea4bad782dba3776eb6103988131\mesh_torus_ssa_check_destport      1

=== $paramod$7228567bcea60b3741eb34f35ef3780d1df9a4cf\ni_vc_wb_slave_regs ===

   Number of wires:                256
   Number of wire bits:            464
   Number of public wires:          34
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                417
     $_AND_                         13
     $_AOI3_                         5
     $_DFF_PP0_                     96
     $_DFF_PP1_                      1
     $_MUX_                        277
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                          9
     $_OR_                           8

=== $paramod$72a3956dd7d5d30bb5d928dd38cb20e2431c939f\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             31
   Number of public wires:           8
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_MUX_                          2
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=2\SW_LOC=0      1

=== $paramod$72fb901490fa0c2272802d0935758db200789660\swa_input_port_arbiter ===

   Number of wires:                 12
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter\ARBITER_WIDTH=4      1

=== $paramod$73a40961eae96564270cb208c2edd865d9c33928\combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:            117
   Number of public wires:          25
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$4583e1c19121ee37d3c387697831127adc7e6e3f\comb_nonspec_allocator      1

=== $paramod$73b27ef6171e6e83e498cee9f8b313883b7823d3\inout_ports ===

   Number of wires:                101
   Number of wire bits:           1256
   Number of public wires:          58
   Number of public wire bits:    1213
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $_AND_                         10
     $_DFF_PP0_                     40
     $_MUX_                         84
     $_NOR_                         20
     $_OR_                           2
     $paramod$01f2b0de8f3d4f224599a0b4ae4c54d7d1e44582\credit_counter      1
     $paramod$0b506411ea7f803399ea732d57abe7e767a77754\input_ports      1
     $paramod$7dbd9ccbe96eb6676175dbdf1e477bd4fc35345f\vc_alloc_request_gen      1
     $paramod$f5e0739fe3f8dc08fb3af418ca49b905bf4e937f\congestion_out_gen      1

=== $paramod$74789524394e5fb64256ac589de83926f5c88f8e\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7c545d0e63d6ac79f6d070ab82423550c99590ae\mesh_torus_destp_generator      1

=== $paramod$74860bab696c0ad4e12f349a931335c3540b47bf\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bda9ac8cee9d3b5fb5e3dec9edb63ded16199ca9\ssa_check_destport      1

=== $paramod$74f91c88b6bccef9a66f8617dbe9c645b840f34b\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$fca88a947f12634eaf621d06e6722671dc96b190\mesh_torus_destp_generator      1

=== $paramod$7552021f108543e78de97ffffe871294372d00c2\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$20f302bef2cecebd3fe3f535a549ad459971c80d\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$758059beaf128433e2827a8bf11fe9bd3a5f0276\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             26
   Number of public wires:           8
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$75fc124bdb21915e7bb8a18e028ab3887cb9cca3\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$0fedb247cb91a7f9b6cf1996929f2a79ef120b2c\mesh_torus_mask_non_assignable_destport      1
     $paramod$22df3f53b3da69304ca2e1c598d3227d75cee36e\mesh_torus_destp_decoder      1

=== $paramod$768f1559d0c5134271e6cb055571208c25491aba\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$7743204d70db619b3a572124de2c1d6b55c0af9b\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$5e0ebcafe4068298d8b3c05ea3f7cc11d30011d6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$7870d851b0d8f647b25143ecdaa93a065143d554\mesh_torus_noc ===

   Number of wires:               2763
   Number of wire bits:         159622
   Number of public wires:        2637
   Number of public wire bits:  159496
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                223
     $_MUX_                         96
     $_OR_                          63
     $paramod$3203697a9ac3cf98e57a4c4522af606387e4d1f4\router     64

=== $paramod$788cd17f0bd3ca99060bfbc7615affa146e39960\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7a70afd2e8d2dd6e76e6a039d27edd6685b6d38f\mesh_torus_destp_generator      1

=== $paramod$79955bcac167730d59a2e0f2f2023e604816bb8e\mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$79a56193739f47a4f48f5c9ca31c70f679a90d7c\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$f96b570ac1cd8a1c1860fa95a4780a781ee5c498\ssa_check_destport      1

=== $paramod$7a4d297dc0785195fb6d0f9b07ecca52fc200828\mor1kx_decode_execute_cappuccino ===

   Number of wires:                655
   Number of wire bits:           1283
   Number of public wires:         113
   Number of public wire bits:     577
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                953
     $_AND_                        105
     $_AOI3_                        52
     $_AOI4_                         2
     $_DFF_P_                      213
     $_MUX_                        277
     $_NAND_                        80
     $_NOR_                         15
     $_NOT_                         24
     $_OAI3_                        27
     $_OAI4_                         2
     $_OR_                          44
     $_XNOR_                        40
     $_XOR_                         72

=== $paramod$7a5f011bec27708c7c100b68e22d7a9b442ede07\mor1kx_lsu_cappuccino ===

   Number of wires:               1216
   Number of wire bits:           2083
   Number of public wires:          83
   Number of public wire bits:     854
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1413
     $_AND_                        120
     $_AOI3_                        39
     $_AOI4_                        42
     $_DFF_P_                      117
     $_MUX_                        268
     $_NAND_                        85
     $_NOR_                         39
     $_NOT_                        261
     $_OAI3_                        80
     $_OAI4_                       101
     $_OR_                         196
     $_XOR_                         64
     $paramod\mor1kx_store_buffer\DEPTH_WIDTH=8\OPTION_OPERAND_WIDTH=32      1

=== $paramod$7a70afd2e8d2dd6e76e6a039d27edd6685b6d38f\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$2305323baa040088109b3a79e7c1ac1a941a2abb\mesh_torus_destp_decoder      1
     $paramod$b1857ff16b2c0a1018c5e8722998dc339b2ba11a\mesh_torus_mask_non_assignable_destport      1

=== $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_single_port_ram_1 ===

   Number of wires:                  7
   Number of wire bits:             33
   Number of public wires:           7
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_single_port_ram_4 ===

   Number of wires:                 10
   Number of wire bits:            108
   Number of public wires:          10
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_true_dual_port_ram_1 ===

   Number of wires:                 13
   Number of wire bits:             65
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_true_dual_port_ram_4 ===

   Number of wires:                 19
   Number of wire bits:            215
   Number of public wires:          19
   Number of public wire bits:     215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$7b26b341558e36560de96faad0965d578c8d6550\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$135923d43f8f2c5f2222d60729a9dad7ed1e39e0\destp_generator      4
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$ebac07f4abc6766a5ae877870cd0799a9def465d\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$7b676a8d88555b86cb147327b17aabdf07221440\mor1kx_bus_if_wb32 ===

   Number of wires:                481
   Number of wire bits:            792
   Number of public wires:          27
   Number of public wire bits:     280
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                641
     $_AND_                        214
     $_AOI3_                        13
     $_AOI4_                         4
     $_DFF_P_                       62
     $_MUX_                        119
     $_NAND_                         7
     $_NOR_                         20
     $_NOT_                         30
     $_OAI3_                        11
     $_OAI4_                         6
     $_OR_                          55
     $_XNOR_                        34
     $_XOR_                         66

=== $paramod$7bbfc2fd78d8cd102dc55ff349bcfeae4dbeca9f\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$d694ba9afb3691bb122632075bcc31f93091cf3d\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$7c25f4f9b29bc2aca8e9d0d6f791dfe1dd0c55dd\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$7c545d0e63d6ac79f6d070ab82423550c99590ae\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$84aa93f4c812f37200320babea3221d816170a72\mesh_torus_mask_non_assignable_destport      1
     $paramod$f2454c9e2aef8364a1a46da45a2ffd27cd73080d\mesh_torus_destp_decoder      1

=== $paramod$7c922d538a2106a38522ad7cda5cb0116a962b3d\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$7ce417925b54484708e8030d4975bd7c515a0b9e\weight_update_per_port ===

   Number of wires:                  9
   Number of wire bits:            126
   Number of public wires:           9
   Number of public wire bits:     126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $_AND_                          1
     $_MUX_                         37
     $paramod\hdr_flit_weight_update\V=4\Fpay=32\EAw=3\DSTPw=4\WEIGHTw=4\C=4      1

=== $paramod$7d269c07d160ef15acf922dc3a22c12f2f5d3dac\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$05609772a28063f39d1ad4a3b9f23e471190475e\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$7dbd9ccbe96eb6676175dbdf1e477bd4fc35345f\vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            269
   Number of public wires:          17
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\vc_alloc_request_gen_determinstic\P=5\V=2      1

=== $paramod$7f3085388ba158e53e1786e6e9412612484d907b\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            133
   Number of public wires:          15
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$7f7731166286993aa11362f0f479db3f16585a60\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$d03206ddc6f476bb0f7f0ccc61d61cc5da335076\mesh_torus_destp_generator      1

=== $paramod$7fccdde2bd60034f02efe630678b535c0918deea\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=4      1

=== $paramod$80451a9b692d1e064deb753aae1cc556099327b1\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$0e151b8176c50832d77e673be477f42aa727896c\mesh_torus_destp_generator      1

=== $paramod$80902b84d29c176e82125c8ebbad4749f2e8cc3d\mesh_torus_conventional_routing ===

   Number of wires:                  9
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\xy_mesh_routing\NX=4\NY=4\OUT_BIN=0      1

=== $paramod$80f66fc70f3344e23311753d0efa52c392b5ec17\ss_allocator ===

   Number of wires:                 38
   Number of wire bits:           1722
   Number of public wires:          26
   Number of public wire bits:    1710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PP0_                      4
     $_OR_                          12
     $paramod$0cccd412ee4d92ad44fc78f4ebc07d01d3e53e05\ssa_per_vc      1
     $paramod$0ea765aa2ca83084f2aa55faf4502084e57c39e6\ssa_per_vc      1
     $paramod$0f36443aeedf534835c6aec3772347269777be3c\ssa_per_vc      1
     $paramod$11238c24c53cadea137ae08afa2b08bc95f32432\ssa_per_vc      1
     $paramod$18884ce27c837e2d6b2cd808b0fca9a55c662a5f\ssa_per_vc      1
     $paramod$21756ac88229d8472951e0697bc2f46435688cea\ssa_per_vc      1
     $paramod$2c4ca507715b31c7855da40c38ec3a5cbeb1f47d\ssa_per_vc      1
     $paramod$3bdcaeddae0b5365471b2bd4ecbb706619c97098\ssa_per_vc      1
     $paramod$445cab566204171a133f6ee0828e0c58e42d58df\ssa_per_vc      1
     $paramod$7743204d70db619b3a572124de2c1d6b55c0af9b\ssa_per_vc      1
     $paramod$8b5ede8a092598651a0aaee406aa5c14f8f1a32c\ssa_per_vc      1
     $paramod$90cc038827c175ecec3dd336de79f32ecd7a4470\ssa_per_vc      1
     $paramod$94d0e7a7b87067becabb65b213f1a913809d3f29\ssa_per_vc      1
     $paramod$d7eb0e3b9bdd6b369dcbbbd96a0e57b7ebf025c0\ssa_per_vc      1
     $paramod$dfde8daf48dedc86537dbe2353078a43c1610e90\ssa_per_vc      1
     $paramod$e1488ac19a6f7ee1322c6566cd8e17fbde587e0f\ssa_per_vc      1

=== $paramod$8151711bf35d10e496f098d75f1adb65ab10cd4d\ss_allocator ===

   Number of wires:                 38
   Number of wire bits:            784
   Number of public wires:          26
   Number of public wire bits:     772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PP0_                      4
     $_OR_                          12
     $paramod$071192b2a66e50302ea281a04a86a848bf763fcb\ssa_per_vc      1
     $paramod$17933c2a68684d803ca1e8a0484d5e6e21fcc0e1\ssa_per_vc      1
     $paramod$35b04d6155c0db58c86bb765149adafcde308e3b\ssa_per_vc      1
     $paramod$3bbda9d12a16bbb102771249fdba042932098ee4\ssa_per_vc      1
     $paramod$3da4fc9d388b5b2a31216ebf90c8173621d6d264\ssa_per_vc      1
     $paramod$42cced697f494e0361326e04c9adf1910087f426\ssa_per_vc      1
     $paramod$4aff0633d03b3a4488ad78a3a7f526279e793118\ssa_per_vc      1
     $paramod$4c0ce16fe204804b431bee6c0df4df9576684178\ssa_per_vc      1
     $paramod$62bf0a164db44242c3771621a38a020119e30e8c\ssa_per_vc      1
     $paramod$6305adf7d8fa93a2680a4c634ea80c9aaaaa96e7\ssa_per_vc      1
     $paramod$79a56193739f47a4f48f5c9ca31c70f679a90d7c\ssa_per_vc      1
     $paramod$94d2af3efde79e9ec0048f871e18eab032e1980e\ssa_per_vc      1
     $paramod$a0531431eb3bc2364fd36bde372f7dcfc0ba1b09\ssa_per_vc      1
     $paramod$c762101d317893ceafdaa289d52a3c0cb0e85573\ssa_per_vc      1
     $paramod$dba52151149fb2572026f916bce948836019bdd8\ssa_per_vc      1
     $paramod$f2d15a67fcafae0f17516f9fa941bf694d6cdefe\ssa_per_vc      1

=== $paramod$81a9c968d5f62f088a9041f62a65912976075354\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$822d2ada300a2877daf6bfa43e55e6f9037151ec\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            484
   Number of public wires:          58
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$05b071c816cfbdc4e8da9f6efd232b75e606b38f\look_ahead_routing      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc      1
     $paramod$68789d460bc332d96ae7e70f041a007c88b72c69\destp_generator      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$822e572a4602b0868157783b0fdc95f340d05391\credit_counter ===

   Number of wires:                973
   Number of wire bits:           2931
   Number of public wires:         161
   Number of public wire bits:    2119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1151
     $_AND_                         80
     $_DFF_PP0_                    100
     $_DFF_PP1_                     20
     $_MUX_                        260
     $_NAND_                         2
     $_NOR_                         80
     $_NOT_                        147
     $_OAI3_                        78
     $_OR_                         258
     $_XNOR_                        20
     $_XOR_                         80
     $paramod$dfe0e7d38a5a293640430505c6362f7d4c57adc4\port_pre_sel_gen      1
     $paramod\inport_module\V=4\P=5      5
     $paramod\sw_mask_gen\V=4\P=5     20

=== $paramod$82401565e002a2157f036bc68c80ee83314d849d\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info      1
     $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc      1
     $paramod$74f91c88b6bccef9a66f8617dbe9c645b840f34b\destp_generator      2
     $paramod$89916b404c4f66fd363b59b82a47fbb9329f0795\look_ahead_routing      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$82a79f08195325407730e0a15b8daab672f3c586\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1
     $paramod$e5b8d91f2c6f803258e3b4eeec96597d0848c3b9\single_port_ram_top      1

=== $paramod$82f234fb442dbdd3e80a7c36e703e367588e324b\mor1kx_fetch_prontoespresso ===

   Number of wires:                960
   Number of wire bits:           1515
   Number of public wires:          56
   Number of public wire bits:     518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1149
     $_AND_                        325
     $_AOI3_                        28
     $_AOI4_                         7
     $_DFF_P_                      107
     $_MUX_                        319
     $_NAND_                        37
     $_NOR_                         35
     $_NOT_                         65
     $_OAI3_                        37
     $_OAI4_                        13
     $_OR_                          84
     $_XNOR_                        23
     $_XOR_                         69

=== $paramod$8411a79acc422629d322cb8ef5f57430f2dca625\mor1kx_rf_cappuccino ===

   Number of wires:                640
   Number of wire bits:           1470
   Number of public wires:          59
   Number of public wire bits:     734
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1165
     $_AND_                         24
     $_AOI3_                         6
     $_AOI4_                         8
     $_DFF_P_                      235
     $_MUX_                        804
     $_NAND_                         1
     $_NOR_                          2
     $_NOT_                         32
     $_OAI3_                         5
     $_OAI4_                        12
     $_OR_                          14
     $_XNOR_                        10
     $_XOR_                         10
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0      2

=== $paramod$8416ae3c992307d15429ad2e9707c602da044cfa\credit_counter ===

   Number of wires:                298
   Number of wire bits:            623
   Number of public wires:          64
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                330
     $_AND_                         16
     $_DFF_PP0_                     20
     $_DFF_PP1_                      4
     $_MUX_                        180
     $_NAND_                         3
     $_NOR_                         14
     $_NOT_                         32
     $_OAI3_                        12
     $_OR_                          22
     $_XNOR_                         4
     $_XOR_                         16
     $paramod$758059beaf128433e2827a8bf11fe9bd3a5f0276\port_pre_sel_gen      1
     $paramod\inport_module\V=2\P=2      2
     $paramod\sw_mask_gen\V=2\P=2      4

=== $paramod$84433f7f1f0142e0c897735c06cce7497007788f\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$c7ccbbdcdd5df128421c4f9adc325df11c5f6cad\mesh_torus_mask_non_assignable_destport      1
     $paramod$dbe698847be5e64419e8f5df7b87feba232039c6\mesh_torus_destp_decoder      1

=== $paramod$84aa93f4c812f37200320babea3221d816170a72\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$84ab73fc318f37651fe9139f486b60ed47135303\input_ports ===

   Number of wires:                 53
   Number of wire bits:           3956
   Number of public wires:          43
   Number of public wire bits:    3946
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $_MUX_                         32
     $_OR_                          11
     $paramod$091d47c4c0a7422961088b5f96cf04980455c701\input_queue_per_port      1
     $paramod$11a930bca8cffe3fbe5f1d18486bb62643208704\input_queue_per_port      1
     $paramod$3bf9c17ede18be85c608d2a995fc0d59c180b1ad\input_queue_per_port      1
     $paramod$4eade825848db93f3b703e4ee480e5c61d29ffcd\input_queue_per_port      1
     $paramod$68b34d21aaafb55bc9eeb7dc47d754561c58ba53\input_queue_per_port      1
     $paramod$7b26b341558e36560de96faad0965d578c8d6550\input_queue_per_port      1
     $paramod$964e89e13d7f23928e6ef79acc4d283ed13d4a16\input_queue_per_port      1
     $paramod$a4382d5982fa65c2cc9e7a2f94f7c773559b8a13\input_queue_per_port      1
     $paramod$c7e3fa87524a37383d8e2f94637d238256ab5237\input_queue_per_port      1
     $paramod$f242334ec028ba7e74701101351abdd528efed04\input_queue_per_port      1
     $paramod$f428e7b5093e1695358380f7e2f58fa4195b895c\input_queue_per_port      1
     $paramod$f6a312c069f4c5b2c88839cfa0c7c4c258f019f5\input_queue_per_port      1

=== $paramod$84f32bc9e07d1110eb5e48d8b5f1862ecc440bc7\mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$859b8ce3c1792d313177d806cbf836639c4a041b\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$862d7cb697c1d296b9f69855ec5d88b3da92a389\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$0bc8b797de0f628eab2ceefdae2813c7c5d55482\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$86e3d26909273e0b7f81c2d463753a36380b41d7\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=8      1

=== $paramod$872b47f8269fe7848140146157cdc81b1e3b2612\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$87bd01bbb414ee55ee8dacddcd36d7171a4526e7\mor1kx_bus_if_wb32 ===

   Number of wires:                 27
   Number of wire bits:            222
   Number of public wires:          24
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          1
     $_DFF_P_                        1
     $_NOT_                          1
     $_OR_                           2

=== $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== $paramod$88c99b9d2e513987f4b5ec62431759581582dcfa\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$893a104a75bf734c9e5bfb6ec08feec8953df2d7\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$0d242ba44e59e6957a5883416f37b43f251c7bab\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$898078946c466bd17388cf4aaedf3695a7ead06f\mor1kx_fetch_cappuccino ===

   Number of wires:               1094
   Number of wire bits:           2020
   Number of public wires:          84
   Number of public wire bits:     822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1493
     $_AND_                        187
     $_AOI3_                        21
     $_AOI4_                        35
     $_DFF_P_                      211
     $_MUX_                        509
     $_NAND_                        40
     $_NOR_                         24
     $_NOT_                        308
     $_OAI3_                        46
     $_OAI4_                        46
     $_OR_                          32
     $_XOR_                         32
     $paramod$e8854aeb0f742fc683533a32270761a68e73ba08\mor1kx_immu      1
     $paramod$f692c64abebdafa07f9de9d67a4c1853f9ae56c2\mor1kx_icache      1

=== $paramod$89916b404c4f66fd363b59b82a47fbb9329f0795\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             94
   Number of public wires:          15
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$94600bd6ccab440c06fcd15e4c878ea27c73f17d\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2      1

=== $paramod$8a85e80eebe5d881fd705d3a6ed8fdd3f2370499\inout_ports ===

   Number of wires:                101
   Number of wire bits:           1234
   Number of public wires:          58
   Number of public wire bits:    1191
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $_AND_                         10
     $_DFF_PP0_                     40
     $_MUX_                         84
     $_NOR_                         20
     $_OR_                           2
     $paramod$0b77c1460cb8895d547565eccebe78fe7dccdbe9\congestion_out_gen      1
     $paramod$678d90e7e3dcf4a195a50432904b43775072292a\credit_counter      1
     $paramod$7dbd9ccbe96eb6676175dbdf1e477bd4fc35345f\vc_alloc_request_gen      1
     $paramod$8ef5de2e28a1d5c0eedefdbb661b819c56503ccc\input_ports      1

=== $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb ===

   Number of wires:                 15
   Number of wire bits:             89
   Number of public wires:          15
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     altera_jtag_uart_wb             1

=== $paramod$8b3463dbf740e8327d74357cb90daad49a0e5a7a\fifo_ram ===

   Number of wires:                  7
   Number of wire bits:             79
   Number of public wires:           7
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$8b5ede8a092598651a0aaee406aa5c14f8f1a32c\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$bbce1e4b05223824c022e769affb89bbc28b69a9\ssa_check_destport      1

=== $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k ===

   Number of wires:                 34
   Number of wire bits:            387
   Number of public wires:          34
   Number of public wire bits:     387
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_NOT_                          1
     $paramod$9e11186363afa7dd1fde7431ab72e53c5389744d\mor1kx      1

=== $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master ===

   Number of wires:                491
   Number of wire bits:           1552
   Number of public wires:         168
   Number of public wire bits:    1223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                577
     $_AND_                         26
     $_AOI3_                         5
     $_AOI4_                         2
     $_DFF_PP0_                     25
     $_DFF_PP1_                      5
     $_MUX_                        364
     $_NAND_                         6
     $_NOR_                         14
     $_NOT_                         61
     $_OAI4_                        16
     $_OR_                          35
     $_XNOR_                         1
     $_XOR_                          3
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$9745a651c5657e50003d51ec195807f062d07de7\ni_vc_dma      2
     $paramod$a645a22bc0aade6fb65ed04987cc91b70e451497\header_flit_generator      1
     $paramod$baa26307ac5b3e9d66ebcb091372f154a6898509\ni_vc_wb_slave_regs      2
     $paramod$e6f19a3e71e3c4029ee6af97cb52ed922a03cfaa\ni_conventional_routing      1
     $paramod\bin_to_one_hot\BIN_WIDTH=1\ONE_HOT_WIDTH=2      1
     $paramod\bus_arbiter\M=2        2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2\BIN_WIDTH=1      2
     $paramod\ovc_status\V=2\B=4      1

=== $paramod$8c43ea22e5f7572f4be534e393e6ee51d54a8ca5\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$8c496e4d8c339a73080c5a88992a2c46b70761bf\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$8d425f9f3e58847bee355271b6962a6cfb58aa7c\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             94
   Number of public wires:          15
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$91aa6e58598b964fa6e5a8b87d9388f416ab8f4c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2      1

=== $paramod$8e1e2a03753d7f417b4fc406e12791638eb033d2\noc ===

   Number of wires:                 10
   Number of wire bits:           1283
   Number of public wires:          10
   Number of public wire bits:    1283
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$65787c882c2925c42af450032853227d0cc0c3fe\mesh_torus_noc      1

=== $paramod$8e3d0d4a19b2f412fefd0b7fb489386273635de5\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$672e51fd68a004b3051a736e3ea22fbd8511945b\mesh_torus_mask_non_assignable_destport      1
     $paramod$921746d46112e689979a0dfeec1569d99ea5c6b1\mesh_torus_destp_decoder      1

=== $paramod$8ef5de2e28a1d5c0eedefdbb661b819c56503ccc\input_ports ===

   Number of wires:                 39
   Number of wire bits:            985
   Number of public wires:          36
   Number of public wire bits:     982
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_MUX_                         32
     $_OR_                           4
     $paramod$37f335098fa61222cf2e7d655a2ec495000b38ed\input_queue_per_port      1
     $paramod$4645dac72fa839cf42f4694a3f3c51b2b99dbd2a\input_queue_per_port      1
     $paramod$82401565e002a2157f036bc68c80ee83314d849d\input_queue_per_port      1
     $paramod$e29c396df39ad37e9d052d4b90519706bde0fac0\input_queue_per_port      1
     $paramod$eb542f2118844f368016fa7555c3595e7dd1f677\input_queue_per_port      1

=== $paramod$8f1b8149ee364043559c26a943fa3b42605179d8\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2      1

=== $paramod$8f265346193d850bf58501dfbb916b7cc652dff2\mesh_torus_destp_decoder ===

   Number of wires:                 40
   Number of wire bits:             62
   Number of public wires:          11
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          5
     $_AOI4_                         2
     $_MUX_                          5
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          3
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=1      1

=== $paramod$90a83aad98692279d2f8703afaba016bec4738ea\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$74789524394e5fb64256ac589de83926f5c88f8e\destp_generator      4
     $paramod$aaff518c17304ef1afa90ed0a5a03e3984ae71d0\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$90cc038827c175ecec3dd336de79f32ecd7a4470\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$91aa6e58598b964fa6e5a8b87d9388f416ab8f4c\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             86
   Number of public wires:          15
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      6
     $paramod$e5c897689bcb77e5263728890e851ea45e97cbb0\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             79
   Number of public wires:          13
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== $paramod$921746d46112e689979a0dfeec1569d99ea5c6b1\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_MUX_                          5
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=3      1

=== $paramod$92acf2c7a41e9106a8e9edebe4f2431d19b72752\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$72a3956dd7d5d30bb5d928dd38cb20e2431c939f\mesh_torus_destp_decoder      1
     $paramod$fdab8dbcf7ce4799c936c8dd68a4ac82c6dfabdd\mesh_torus_mask_non_assignable_destport      1

=== $paramod$92c55add83570e97e608d70b4e4d65e6af742da4\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            567
   Number of public wires:          62
   Number of public wire bits:     516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer      1
     $paramod$74789524394e5fb64256ac589de83926f5c88f8e\destp_generator      4
     $paramod$aaff518c17304ef1afa90ed0a5a03e3984ae71d0\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$92daefac1e2b0770109c215367c90a385c899ab6\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$b20e3400de71b1ced4cf7dc6c8eba549271f2e0f\mesh_torus_destp_generator      1

=== $paramod$94200e9e7c1ed52c8f4cb38186b697c71b0b0788\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            567
   Number of public wires:          62
   Number of public wire bits:     516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer      1
     $paramod$be14b230e3064d54f73c4d455066a264ff5530ae\look_ahead_routing      1
     $paramod$da80dba34997dab98acd29477d23630ecd6da103\destp_generator      4
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$94600bd6ccab440c06fcd15e4c878ea27c73f17d\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             86
   Number of public wires:          15
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      6
     $paramod$09a6c00f1841998b5f28b3e134bcc0e2190548b5\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$94d0e7a7b87067becabb65b213f1a913809d3f29\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$f95332a67ee30788c52ad5f2ed8f3c89d5996318\ssa_check_destport      1

=== $paramod$94d2af3efde79e9ec0048f871e18eab032e1980e\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$da800fb582a89d22459c6d58fc8f33710d7116c9\ssa_check_destport      1

=== $paramod$94f58bccc92e3f8eecd5cbe95cf23f4e044657b6\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$37b8f39015b449e59e797bab4d3ea72ad833e8bb\mesh_torus_destp_decoder      1
     $paramod$9f0ca4cac9f6a83db8ec974d1485396b689992d1\mesh_torus_mask_non_assignable_destport      1

=== $paramod$95c31331f372dc86ef609abd15089a8ca1311e73\crossbar ===

   Number of wires:                 40
   Number of wire bits:           1463
   Number of public wires:          40
   Number of public wire bits:    1463
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_OR_                           5
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\binary_mux\IN_WIDTH=144\OUT_WIDTH=36      5
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4\BIN_WIDTH=2      5

=== $paramod$964e89e13d7f23928e6ef79acc4d283ed13d4a16\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$66e4391b236f461a5a43e2c7a7c5ea583ba0dca9\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$d03d6eb4f1072a85faa339f8b48c2b210cd15d25\destp_generator      4
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$96a7be083443340a4820b69342bd2abfac2397e2\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$e0edd2c37d84421dc572a7e203a100313b4bb644\mesh_torus_destp_generator      1

=== $paramod$973d40613370b940af2bf4690b07312e6e9357eb\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1
     $paramod$d6d4bd3502531469ea077b26fba204eedccfc48c\single_port_ram_top      1

=== $paramod$9745a651c5657e50003d51ec195807f062d07de7\ni_vc_dma ===

   Number of wires:                791
   Number of wire bits:           1022
   Number of public wires:          68
   Number of public wire bits:     299
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                888
     $_AND_                        196
     $_AOI3_                        41
     $_AOI4_                        15
     $_DFF_PP0_                     40
     $_DFF_PP1_                      2
     $_MUX_                        120
     $_NAND_                        24
     $_NOR_                         51
     $_NOT_                        109
     $_OAI3_                        56
     $_OAI4_                        33
     $_OR_                          54
     $_XNOR_                        32
     $_XOR_                        115

=== $paramod$988cf4f8e60f115cb8d2a13ac7834f9b5480723c\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$991b9a750329bfca1937069a29580ebd2a7bd17a\mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$99ade3f7ec33489fde696cb0b4d8eb537cb59eea\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$d280c295fdf8791c8ca47a078485d43903aa8b67\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$9a060d81db772df6b854a30140f1938e271f3736\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$768f1559d0c5134271e6cb055571208c25491aba\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$9a6f0dd37981fd8a5af3ba87d3c58984ec0564cc\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             86
   Number of public wires:          15
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      6
     $paramod$d787f36fd2f7cf0a73958c049dddf78bf40f7ccf\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$9a74164379dea869d27c9eee99c5c2938c476ce2\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$f280b1debdf28167c09c0da54c788f0d60d9eae9\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$9aa4a10d8ebfade4211a48f491b9c8905786e6f0\header_flit_update_lk_route_ovc ===

   Number of wires:                 22
   Number of wire bits:            211
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_PP0_                      2
     $_MUX_                         36
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2      1

=== $paramod$9b27f15e6980b5549974836284580cb8b5de309e\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            567
   Number of public wires:          62
   Number of public wire bits:     516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer      1
     $paramod$c23289f93170ece72a17b859439d6fe47e3fcdde\destp_generator      4
     $paramod$d6bb94c911e1034937b18646bc28c17ee90f14e8\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$9bc3ea616021174c6d46b5c419bf7bf6d0c244c7\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$0e151b8176c50832d77e673be477f42aa727896c\mesh_torus_destp_generator      1

=== $paramod$9c48f918745735fec9303f9a02962c1abe5157b4\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$9cd58d0b41ce8aa0e71d5f026604ec65e9f1e686\combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:            315
   Number of public wires:          25
   Number of public wire bits:     315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$da1a0307b2885cae08780b96792b17df56693291\comb_nonspec_allocator      1

=== $paramod$9d0ddb3eea52127b6964e66e2fcc702553c78a1c\crossbar ===

   Number of wires:                 35
   Number of wire bits:           1523
   Number of public wires:          35
   Number of public wire bits:    1523
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_OR_                           5
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=0\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=1\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=2\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=3\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=4\P=5      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_mux\IN_WIDTH=152\SEL_WIDTH=4      5

=== $paramod$9d219a8d410227fadd972453630be73c9df34785\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$53d23a48e1dc47a160d6a4054ed2f3886124ce18\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$9d33ac550f0b07a08dd3c8502c0497885e704614\mor1kx_cpu ===

   Number of wires:                 53
   Number of wire bits:            756
   Number of public wires:          53
   Number of public wire bits:     756
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$5971282c8c04390e4ef8adfd3d61b588079647f3\mor1kx_cpu_cappuccino      1

=== $paramod$9e11186363afa7dd1fde7431ab72e53c5389744d\mor1kx ===

   Number of wires:                 81
   Number of wire bits:            963
   Number of public wires:          81
   Number of public wire bits:     963
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$039d0774c0f9b9c56822e40b8de01a2ca7e65876\mor1kx_bus_if_wb32      2
     $paramod$9d33ac550f0b07a08dd3c8502c0497885e704614\mor1kx_cpu      1

=== $paramod$9ed3d0aed1c1cdedf12596d2b3787fa9d76c9fab\mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      2

=== $paramod$9eff34ee6f4cc7224f99b40c9e7c951f74b45e7c\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$9f0ca4cac9f6a83db8ec974d1485396b689992d1\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$9f67358f8e7b4a9a2a1272f96736fb0f57f30b16\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$b50948490648af2d7357c2fcbd17375fa3788c4a\mesh_torus_destp_decoder      1
     $paramod$cf186ea7b044cfa2e6e9b74f729e7c19a213e6f4\mesh_torus_mask_non_assignable_destport      1

=== $paramod$9f892c92da8b0c6844c41da087a7bc12ab27c87d\mor1kx_ctrl_cappuccino ===

   Number of wires:               2689
   Number of wire bits:           5042
   Number of public wires:         156
   Number of public wire bits:    2132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3512
     $_AND_                        881
     $_AOI3_                        96
     $_AOI4_                       308
     $_DFF_P_                      440
     $_MUX_                       1078
     $_NAND_                       231
     $_NOR_                        129
     $_NOT_                         83
     $_OAI3_                        73
     $_OAI4_                         1
     $_OR_                         130
     $_XNOR_                         7
     $_XOR_                         52
     $paramod$1f1afced28ce54dcde085e01d03d6e02dcb2e74f\mor1kx_pic      1
     $paramod$991b9a750329bfca1937069a29580ebd2a7bd17a\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== $paramod$a0531431eb3bc2364fd36bde372f7dcfc0ba1b09\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$da800fb582a89d22459c6d58fc8f33710d7116c9\ssa_check_destport      1

=== $paramod$a08f5495737fe68a4d0110a242001ab1c1bd2580\mor1kx_ctrl_cappuccino ===

   Number of wires:               1810
   Number of wire bits:           3841
   Number of public wires:         141
   Number of public wire bits:    1925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2296
     $_AND_                        629
     $_AOI3_                        54
     $_AOI4_                       248
     $_DFF_P_                      267
     $_MUX_                        555
     $_NAND_                        95
     $_NOR_                        126
     $_NOT_                         88
     $_OAI3_                        87
     $_OR_                          85
     $_XNOR_                         7
     $_XOR_                         52
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$79955bcac167730d59a2e0f2f2023e604816bb8e\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== $paramod$a1b7b82e338c735aedbbdc60fcb88ea477a4693e\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$0b11b50d4caf7d20c01bee43718b071b83bb58e8\mesh_torus_mask_non_assignable_destport      1
     $paramod$ca902dc81828c172c6f0788009a05c3a2befb50e\mesh_torus_destp_decoder      1

=== $paramod$a2534c45cea3f048cf8f49c700bdf6ba18d589b0\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$dbcc2f86c4c104b8e2ac5611171f3ee16396d9e0\mesh_torus_mask_non_assignable_destport      1
     $paramod$e5afcaaf223ad857f962dee60144e81c5b001c32\mesh_torus_destp_decoder      1

=== $paramod$a27383b6120ea426139e396225ea788597639d14\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_MUX_                          5
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=2      1

=== $paramod$a2c7a577eecd94b6779b39df95fcd8e4a558821b\mesh_torus_destp_decoder ===

   Number of wires:                 40
   Number of wire bits:             62
   Number of public wires:          11
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          5
     $_AOI4_                         2
     $_MUX_                          5
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          3
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=2      1

=== $paramod$a346ea2a607c4502f104a9a4e3030d5da138fae2\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$a4382d5982fa65c2cc9e7a2f94f7c773559b8a13\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$5cff0b7cd8e6e5d63c9f2e320d4bc1acb0f325ae\destp_generator      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$9eff34ee6f4cc7224f99b40c9e7c951f74b45e7c\look_ahead_routing      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$a4442a13ab3b3a9f92203b30c9b498034a5ae5f1\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            484
   Number of public wires:          58
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc      1
     $paramod$3e9c76a86dcedda7a54041fc280ce0e38fdbaee1\destp_generator      4
     $paramod$7f3085388ba158e53e1786e6e9412612484d907b\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$a4bdb27c48dd841e6b38c0919b793285feba1c46\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$f05f3dbf77951f5e5864bb99cd2642a76ec8ad7e\mesh_torus_destp_generator      1

=== $paramod$a4c44dbda5a04f9e51ba03f735cdb9d7f72d15fa\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             91
   Number of public wires:          15
   Number of public wire bits:      91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2      1

=== $paramod$a4e72301cfe6e992ca7840295bbcf243c2c53211\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            112
   Number of public wires:          15
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$4fb1bcbe79c8fd0eca8715a1b48ae44f2d90fc1e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$a4fe8d62d844deb1b49ddfa0425ebbf8e5fc328b\comb_nonspec_allocator ===

   Number of wires:                135
   Number of wire bits:            428
   Number of public wires:          75
   Number of public wire bits:     368
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $_AND_                          6
     $_MUX_                         64
     $_NAND_                         6
     $_NOR_                         12
     $_NOT_                         12
     $_OAI3_                         9
     $_OR_                           8
     $paramod$a4fe8d62d844deb1b49ddfa0425ebbf8e5fc328b\nonspec_sw_alloc      1
     $paramod\arbiter\ARBITER_WIDTH=2      6
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=2      3
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      3

=== $paramod$a4fe8d62d844deb1b49ddfa0425ebbf8e5fc328b\nonspec_sw_alloc ===

   Number of wires:                 85
   Number of wire bits:            296
   Number of public wires:          52
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $_AND_                          6
     $_MUX_                         64
     $_OR_                           5
     $paramod$5e783e83f2fa14f50092daf44cda63cbf6f1b4f1\swa_input_port_arbiter      3
     $paramod\custom_or\IN_NUM=3\OUT_WIDTH=3      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      3
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=2\ARBITER_TYPE=24'010100100101001001000001      3

=== $paramod$a5919c241bd1c88cf1b61c4590dcc32cecf11dc6\congestion_out_gen ===

   Number of wires:                  7
   Number of wire bits:             92
   Number of public wires:           7
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_DFF_PP0_                     15
     $paramod\congestion_out_based_3port_avb_ovc\P=5\V=4\CONGw=3      1

=== $paramod$a645a22bc0aade6fb65ed04987cc91b70e451497\header_flit_generator ===

   Number of wires:                  8
   Number of wire bits:             56
   Number of public wires:           8
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$a73039aabbf5753e50a89bdc9f9cdc579a8628fc\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$4c40ca5a97681001fad6df394c77917362b92334\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$a79757576c2e521dbbaebda7e6ba231eff70651c\mesh_torus_destp_decoder ===

   Number of wires:                  5
   Number of wire bits:             14
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$a7c4134dfbebb2485151bd3926cf7316268af5c4\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$c23289f93170ece72a17b859439d6fe47e3fcdde\destp_generator      4
     $paramod$d6bb94c911e1034937b18646bc28c17ee90f14e8\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$a8c981546882a311a533eeddba499a0a79bc4c1a\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$fca88a947f12634eaf621d06e6722671dc96b190\mesh_torus_destp_generator      1

=== $paramod$a90dc721d5a13f39ed67c614b2d4ce37ed021822\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$425e4c4a8973cf069d10d90eaf6928f3f724b06f\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$a9134571cc83e7c9cc2d89a86f65f468802da528\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl ===

   Number of wires:                 20
   Number of wire bits:            179
   Number of public wires:          20
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\wb_burst_bram_ctrl\Dw=32\Aw=14\SELw=4\CTIw=3\BTEw=2      1

=== $paramod$aa5d63658047410a07da029711691c7395867a25\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$1d88fe9dd2aaecc225a235b63cb6de60147c1111\mesh_torus_destp_generator      1

=== $paramod$aa6e581e184119183bcc33ba7eacf378bf1c6194\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$aabb561f09aede1f9565d7c18d6743ae43d2147e\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$71aad869371fe1df9321337b30c9015467c10dfc\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$aaff518c17304ef1afa90ed0a5a03e3984ae71d0\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== $paramod$acf7ed1198b930c05539c46216bd4c3b3c5d4c3b\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$9f67358f8e7b4a9a2a1272f96736fb0f57f30b16\mesh_torus_destp_generator      1

=== $paramod$ad067f7adfee4c97e5769d531976ada666f3e3ab\crossbar ===

   Number of wires:                 63
   Number of wire bits:           7172
   Number of public wires:          63
   Number of public wire bits:    7172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_OR_                          12
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=0\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=10\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=11\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=1\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=2\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=3\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=4\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=5\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=6\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=7\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=8\P=12      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=9\P=12      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=10      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=11      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=2      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=3      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=4      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=5      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=6      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=7      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=8      1
     $paramod\add_sw_loc_one_hot\P=12\SW_LOC=9      1
     $paramod\custom_or\IN_NUM=12\OUT_WIDTH=12      1
     $paramod\one_hot_mux\IN_WIDTH=418\SEL_WIDTH=11     12

=== $paramod$ad5257cc33147314054f27528044055bf19a4f2c\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$af5e86d04336077632029c7f53d8ba5adfe82fc3\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$a346ea2a607c4502f104a9a4e3030d5da138fae2\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$afa0d31b6b1b657b0d1d69c837c20c8828b92f8e\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             81
   Number of public wires:           7
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$afc5cf292207df9940e2cdc8e1d8a378387657a4\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=10      1

=== $paramod$b029716139da7145797d347cf1684e2b92966fd1\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$fbf129666b91fe5be4e608164d845dec00329762\mesh_torus_destp_generator      1

=== $paramod$b033c88da4906474f4e459ac85bea28b67980be9\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$21ccb9797f8e904a8d15f60d6568c947742dfcb6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$b1343248fde22e72b69d2bd4f0ecddfdb5ea970b\congestion_out_gen ===

   Number of wires:                  7
   Number of wire bits:            218
   Number of public wires:           7
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $_DFF_PP0_                     36
     $paramod\congestion_out_based_3port_avb_ovc\P=12\V=4\CONGw=3      1

=== $paramod$b13e8765a445c0353e5625e28e0d2c09a35e8b06\tree_conventional_routing ===

   Number of wires:                  4
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\tree_nca_routing\K=2\L=2      1

=== $paramod$b15acd17dc578f52458a6155ca670cbb28f7f465\input_queue_per_port ===

   Number of wires:                107
   Number of wire bits:            440
   Number of public wires:          60
   Number of public wire bits:     390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$437d59bae2845e614c0439ac78e5895ce5528e4f\look_ahead_routing      1
     $paramod$7f7731166286993aa11362f0f479db3f16585a60\destp_generator      2
     $paramod$9aa4a10d8ebfade4211a48f491b9c8905786e6f0\header_flit_update_lk_route_ovc      1
     $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1

=== $paramod$b1857ff16b2c0a1018c5e8722998dc339b2ba11a\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$b1ef55d7132ce2a40ff81c8f3e1c5baf47e6704e\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$893a104a75bf734c9e5bfb6ec08feec8953df2d7\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$b20e3400de71b1ced4cf7dc6c8eba549271f2e0f\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$17a6918b36702b0e12d294602f14f7e515c63683\mesh_torus_destp_decoder      1
     $paramod$988cf4f8e60f115cb8d2a13ac7834f9b5480723c\mesh_torus_mask_non_assignable_destport      1

=== $paramod$b392c388bac5d533e56a73dbcbf50298b9df2bbf\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             33
   Number of public wires:           8
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          1
     $_MUX_                          3
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=1      1

=== $paramod$b50948490648af2d7357c2fcbd17375fa3788c4a\mesh_torus_destp_decoder ===

   Number of wires:                  5
   Number of wire bits:             14
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$b5e9e07fedc8f20a4a90406397f5a025adcd2909\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             74
   Number of public wires:          13
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$1b13ec63deff507e3bee02f2cec5418d4b127959\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=8\NY=8      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$b5f1d7c400576a65f4a70ac164a8a72a67850eaa\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             14
   Number of public wires:           6
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$92acf2c7a41e9106a8e9edebe4f2431d19b72752\mesh_torus_destp_generator      1

=== $paramod$b63491f1b4780470de0db67a9e07f881d96e089e\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            112
   Number of public wires:          15
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$1da33270e7c7b9311f240c20f20a1602c8339287\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$b66ee7508a1bf35396f443eb2aee86b47bc4d9ff\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$b7a27d26c0fa967ff9f371f4ab8f761745d58068\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$b86f751ff7f78e10a9fd832e191f0d71187c4b9a\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=5      1

=== $paramod$b896247747992d6a7cbf8e8179931d6f52046e11\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             79
   Number of public wires:          13
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing ===

   Number of wires:                  9
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\xy_mesh_routing\NX=4\NY=4\OUT_BIN=0      1

=== $paramod$b9624aa6081287cc8bd5a3bd5059f1ee13b9e812\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$43cad72c2f25f99aa5eed79d1fd969994b227949\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc ===

   Number of wires:                 22
   Number of wire bits:            211
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_PP0_                      2
     $_MUX_                         36
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2      1

=== $paramod$baa26307ac5b3e9d66ebcb091372f154a6898509\ni_vc_wb_slave_regs ===

   Number of wires:                266
   Number of wire bits:            484
   Number of public wires:          34
   Number of public wire bits:     252
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                437
     $_AND_                         13
     $_AOI3_                         5
     $_DFF_PP0_                    101
     $_DFF_PP1_                      1
     $_MUX_                        292
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                          9
     $_OR_                           8

=== $paramod$bac4a200796eda3ec1faf647f03fed164898c31b\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer ===

   Number of wires:                188
   Number of wire bits:            551
   Number of public wires:          42
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                232
     $_AND_                          4
     $_DFF_PP0_                     28
     $_MUX_                        128
     $_NAND_                         8
     $_NOR_                          4
     $_NOT_                          4
     $_OR_                          15
     $_XNOR_                         8
     $_XOR_                         28
     $paramod$8b3463dbf740e8327d74357cb90daad49a0e5a7a\fifo_ram      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== $paramod$bb087001559cdb1576a46dc9e12d8bf4c5151115\mesh_torus_conventional_routing ===

   Number of wires:                  7
   Number of wire bits:             46
   Number of public wires:           7
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\west_first_routing\NX=4\NY=4      1

=== $paramod$bbce1e4b05223824c022e769affb89bbc28b69a9\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$0257b4b85877ca8ac6cdd89aaa1783d825edb025\mesh_torus_ssa_check_destport      1

=== $paramod$bc0bbab7f0a20115d24a95935e00f6ec470b94bd\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             56
   Number of public wires:           8
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$bcdfda1545ad27a0fe5e19a595420605b44f0c0f\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$a2534c45cea3f048cf8f49c700bdf6ba18d589b0\mesh_torus_destp_generator      1

=== $paramod$bda9ac8cee9d3b5fb5e3dec9edb63ded16199ca9\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$2ab7c6a3bd209be0860d04f7f9765e8f8b520ac7\mesh_torus_ssa_check_destport      1

=== $paramod$be14b230e3064d54f73c4d455066a264ff5530ae\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== $paramod$be5ed5866e2b6ffc0021e7aad86742aabc2b3696\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             61
   Number of public wires:           8
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$be6392c6164b0fc1dec11dfc35bb52d4b73ef85a\mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      2

=== $paramod$beb23d045e17c7acd7ad4760e885f28cb928c841\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$476387abc2f5a3ff8714409a5a767a16fab758c7\mesh_torus_destp_generator      1

=== $paramod$bf98e8a877fd370a750e708f5e9be2d8c99c7f15\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== $paramod$bfdb1d38b3926b8abdb3cffe85b1b558c9b53721\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            112
   Number of public wires:          15
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$9a060d81db772df6b854a30140f1938e271f3736\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$bff653839e9f98b4206395bd45ba134846c2b752\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$f05f3dbf77951f5e5864bb99cd2642a76ec8ad7e\mesh_torus_destp_generator      1

=== $paramod$c0391bb1c1cabb86474493533bd63c41c26c388b\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$428e2fc941b6d2b4a0bb6814c9b3fc478d5d3019\mesh_torus_mask_non_assignable_destport      1
     $paramod$afc5cf292207df9940e2cdc8e1d8a378387657a4\mesh_torus_destp_decoder      1

=== $paramod$c074f944cfac6f76b624554053e1f86b82c3ba85\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             94
   Number of public wires:          15
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2      1

=== $paramod$c0bda018dd1d95cc2babea2eed379db7e8604ce1\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$c1deb17c1cec02e5cfb1d9e9cabe6c705babe9c4\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$c23289f93170ece72a17b859439d6fe47e3fcdde\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$ee84efda0a2ef2e0a2868a5b563a7e92fe21a1a8\mesh_torus_destp_generator      1

=== $paramod$c293a33f428bdc07551b84c0d6026dab20a2b207\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$c2f971e78c41cf65ae07324fde809e2cf2020764\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$edd5381d31383e839954269a3baf939afe621f70\mesh_torus_ssa_check_destport      1

=== $paramod$c365faaabdcd58ae1feea884562b19548aeade12\inout_ports ===

   Number of wires:                237
   Number of wire bits:           2268
   Number of public wires:          64
   Number of public wire bits:    2095
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                471
     $_AND_                         20
     $_AOI3_                        20
     $_DFF_PP0_                    120
     $_MUX_                        144
     $_NOR_                         20
     $_NOT_                         20
     $_OR_                         122
     $paramod$4abde2e3574aa892dc038bcd8840c05e73aa8234\ss_allocator      1
     $paramod$4cd710e5f1865e18f52521219eed02ea5998b667\vc_alloc_request_gen      1
     $paramod$a5919c241bd1c88cf1b61c4590dcc32cecf11dc6\congestion_out_gen      1
     $paramod$e6d51e007c8141e49d0971f2d72f33d05ff9a88a\credit_counter      1
     $paramod$ee26a4da3e7a4088aff1f4eadf0f77ff14278408\input_ports      1

=== $paramod$c3773f8e0ffe81fdaadc4505a84e04fe9d1bc99c\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$c5503f4fc736e43710d45b5b1e4376765b621e84\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1
     $paramod$daed63fed883bc2bbdec6c6656c5ab7064a9fc7a\ssa_check_destport      1

=== $paramod$c762101d317893ceafdaa289d52a3c0cb0e85573\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$da800fb582a89d22459c6d58fc8f33710d7116c9\ssa_check_destport      1

=== $paramod$c7ccbbdcdd5df128421c4f9adc325df11c5f6cad\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$c7e3fa87524a37383d8e2f94637d238256ab5237\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$607f95a61eff58d8c2b0f486cfa9992cfab1ca16\look_ahead_routing      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$f7ba06b5b9e755ecc7a1b073b162d6b8d57cafc5\destp_generator      4
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$ca902dc81828c172c6f0788009a05c3a2befb50e\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             33
   Number of public wires:           8
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          1
     $_MUX_                          3
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=0      1

=== $paramod$cacd7455bfba8deea4fde5d89507ff8754e6489f\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             14
   Number of public wires:           6
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$cd97bb07c3ba596a2e064fd5f30135f5369a7cdb\mesh_torus_destp_generator      1

=== $paramod$caf580c835a9412abdb20ee5f937ce12a35b35b6\input_ports ===

   Number of wires:                 33
   Number of wire bits:            376
   Number of public wires:          33
   Number of public wire bits:     376
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_MUX_                         32
     $_OR_                           1
     $paramod$439c2063ce31de6c642d4038312d1a88e05ec215\input_queue_per_port      1
     $paramod$6c5cb0b434b43ef67581762b585260d59c15919e\input_queue_per_port      1

=== $paramod$ccf52f8cd9dfecc5ce31b100c15dd172c0f9a9ad\router ===

   Number of wires:                 80
   Number of wire bits:           1396
   Number of public wires:          47
   Number of public wire bits:    1363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $_DFF_PP0_                     20
     $_MUX_                         64
     $_OR_                           2
     $paramod$45fc58cfd03ee3ec3e130aa2ca223172a3cf4a74\crossbar      1
     $paramod$73b27ef6171e6e83e498cee9f8b313883b7823d3\inout_ports      1
     $paramod$9cd58d0b41ce8aa0e71d5f026604ec65e9f1e686\combined_vc_sw_alloc      1

=== $paramod$cd97bb07c3ba596a2e064fd5f30135f5369a7cdb\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$32ad0df4e54c09cd7b607ad549e9ba2d38d48e41\mesh_torus_destp_decoder      1
     $paramod$81a9c968d5f62f088a9041f62a65912976075354\mesh_torus_mask_non_assignable_destport      1

=== $paramod$cdbc9d9ca5c2679d5a9196757208adbcd3969295\input_queue_per_port ===

   Number of wires:                107
   Number of wire bits:            440
   Number of public wires:          60
   Number of public wire bits:     390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$0cce57f0e6292857db3c21b385e1d93459a85d49\destp_generator      2
     $paramod$8f1b8149ee364043559c26a943fa3b42605179d8\look_ahead_routing      1
     $paramod$9aa4a10d8ebfade4211a48f491b9c8905786e6f0\header_flit_update_lk_route_ovc      1
     $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1

=== $paramod$cf186ea7b044cfa2e6e9b74f729e7c19a213e6f4\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d03206ddc6f476bb0f7f0ccc61d61cc5da335076\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$dde002e7c9eeeedfac56f012bb6655bae4db9293\mesh_torus_destp_decoder      1
     $paramod$efa3b44b48dfc7abb5d552eb359d1971c20060d7\mesh_torus_mask_non_assignable_destport      1

=== $paramod$d03d6eb4f1072a85faa339f8b48c2b210cd15d25\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$75fc124bdb21915e7bb8a18e028ab3887cb9cca3\mesh_torus_destp_generator      1

=== $paramod$d0724433ce39eb6915c0befe175843d4b06d3f65\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d280c295fdf8791c8ca47a078485d43903aa8b67\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$d540252ac9f7acdb60d2d8b625c41abc751e612e\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$f2952d9337375c44723e40f9e9d2bb5bf94e8e87\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$d54b7c7cc08d2ae4b2617916f749ebfb004bc6a0\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            484
   Number of public wires:          58
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc      1
     $paramod$4367d34c93442aeac8a91cb11701bca3551b026c\destp_generator      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$e677c945bc783f41a21297588e1c0893b2cce08d\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$d594da188dbcfe4f7d9b304f0ef4b4a2b42a92cf\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$973d40613370b940af2bf4690b07312e6e9357eb\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$d5be5601e7d1da0ca682e12a6a761024e9fb1e2c\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d6586f4cdc0d911399bae5e272cef5d204737708\mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d694ba9afb3691bb122632075bcc31f93091cf3d\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$3e093b54ac6f3a1ce933ee07e83b96b190a85915\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$d6bb94c911e1034937b18646bc28c17ee90f14e8\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== $paramod$d6d4bd3502531469ea077b26fba204eedccfc48c\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d787f36fd2f7cf0a73958c049dddf78bf40f7ccf\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$d7eb0e3b9bdd6b369dcbbbd96a0e57b7ebf025c0\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing ===

   Number of wires:                  9
   Number of wire bits:             75
   Number of public wires:           9
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\xy_mesh_routing\NX=2\NY=2\OUT_BIN=0      1

=== $paramod$d8a504e8d0e1e74af103452f72ec5fb13a92fcb2\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$94f58bccc92e3f8eecd5cbe95cf23f4e044657b6\mesh_torus_destp_generator      1

=== $paramod$d96e5b83ee2ef7fd1ced388abde0489ac80c842c\mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      2

=== $paramod$da1a0307b2885cae08780b96792b17df56693291\comb_nonspec_allocator ===

   Number of wires:                203
   Number of wire bits:            702
   Number of public wires:         105
   Number of public wire bits:     604
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $_AND_                         10
     $_MUX_                         64
     $_NAND_                        10
     $_NOR_                         20
     $_NOT_                         20
     $_OAI3_                        15
     $_OR_                          32
     $paramod$da1a0307b2885cae08780b96792b17df56693291\nonspec_sw_alloc      1
     $paramod\arbiter\ARBITER_WIDTH=2     10
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=4      5
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      5

=== $paramod$da1a0307b2885cae08780b96792b17df56693291\nonspec_sw_alloc ===

   Number of wires:                125
   Number of wire bits:            502
   Number of public wires:          72
   Number of public wire bits:     449
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $_AOI3_                        10
     $_MUX_                         64
     $_NAND_                         5
     $_NOR_                         10
     $_NOT_                         10
     $_OR_                           2
     $paramod$5e783e83f2fa14f50092daf44cda63cbf6f1b4f1\swa_input_port_arbiter      5
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2      5
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=4\ARBITER_TYPE=24'010100100101001001000001      5

=== $paramod$da28b97e16bb00922a2941197b39f1d4acc1cf14\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$3ea1ebf6ad97e60ba5a8af5c52fd0bc0e8519899\mesh_torus_destp_generator      1

=== $paramod$da5862421a351cdf8a6d99ebecad58031f6718b8\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2      1

=== $paramod$da800fb582a89d22459c6d58fc8f33710d7116c9\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$9ed3d0aed1c1cdedf12596d2b3787fa9d76c9fab\mesh_torus_ssa_check_destport      1

=== $paramod$da80dba34997dab98acd29477d23630ecd6da103\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$6175839b1724b5c61c49bb484a4d33e5e442adc7\mesh_torus_destp_generator      1

=== $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             66
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          3

=== $paramod$daed63fed883bc2bbdec6c6656c5ab7064a9fc7a\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$2077d18b3d56167b4a539fb14ac2c3bb687d587b\mesh_torus_ssa_check_destport      1

=== $paramod$db4aefb9b90cdc053877e2308938404e1b3542fa\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            456
   Number of public wires:          58
   Number of public wire bits:     406
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$690dfd47de3ca62a590df5e09fd6310da8790ab1\extract_header_flit_info      1
     $paramod$a4e72301cfe6e992ca7840295bbcf243c2c53211\look_ahead_routing      1
     $paramod$a8c981546882a311a533eeddba499a0a79bc4c1a\destp_generator      2
     $paramod$b9de7ea0449123bd0dfffae9995ae9084b9323e7\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$db769424b8e3ccc19bc99a8c5ae0587f212f636d\crossbar ===

   Number of wires:                 25
   Number of wire bits:            378
   Number of public wires:          25
   Number of public wire bits:     378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_OR_                           2
     $paramod\add_sw_loc_one_hot\P=2\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=2\SW_LOC=1      1
     $paramod\binary_mux\IN_WIDTH=36\OUT_WIDTH=36      2
     $paramod\custom_or\IN_NUM=2\OUT_WIDTH=2      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=1\BIN_WIDTH=1      2

=== $paramod$dba52151149fb2572026f916bce948836019bdd8\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$da800fb582a89d22459c6d58fc8f33710d7116c9\ssa_check_destport      1

=== $paramod$dbcc2f86c4c104b8e2ac5611171f3ee16396d9e0\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$dbe698847be5e64419e8f5df7b87feba232039c6\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=1      1

=== $paramod$dcfc578a2b762f78fdd3bb447ed242a45c116fe3\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$7c922d538a2106a38522ad7cda5cb0116a962b3d\mesh_torus_mask_non_assignable_destport      1
     $paramod$b392c388bac5d533e56a73dbcbf50298b9df2bbf\mesh_torus_destp_decoder      1

=== $paramod$dde002e7c9eeeedfac56f012bb6655bae4db9293\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             33
   Number of public wires:           8
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          1
     $_MUX_                          3
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=2      1

=== $paramod$de660932912390c63100fcf45494a411fa9aaa7f\router ===

   Number of wires:                 80
   Number of wire bits:           1374
   Number of public wires:          47
   Number of public wire bits:    1341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $_DFF_PP0_                     20
     $_MUX_                         64
     $_OR_                           2
     $paramod$8a85e80eebe5d881fd705d3a6ed8fdd3f2370499\inout_ports      1
     $paramod$95c31331f372dc86ef609abd15089a8ca1311e73\crossbar      1
     $paramod$9cd58d0b41ce8aa0e71d5f026604ec65e9f1e686\combined_vc_sw_alloc      1

=== $paramod$debfa33a221b34bcd0bfd4bc1f3de99c26f02d8a\header_flit_update_lk_route_ovc ===

   Number of wires:                 22
   Number of wire bits:            211
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_PP0_                      2
     $_MUX_                         36
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2      1

=== $paramod$df02a6f47f09bb21938ff7a0e5f07c6edcbfb3bb\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$be14b230e3064d54f73c4d455066a264ff5530ae\look_ahead_routing      1
     $paramod$da80dba34997dab98acd29477d23630ecd6da103\destp_generator      4
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$df4958c32bc0ba41e3f2be4ee199b87efbbb266a\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             17
   Number of public wires:           6
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$8e3d0d4a19b2f412fefd0b7fb489386273635de5\mesh_torus_destp_generator      1

=== $paramod$df907473b9f28f6c9d65436e04ac3f9613be3d42\input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            484
   Number of public wires:          58
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$216cbc5ff34b2f482dafff177e191e351bef6b25\header_flit_update_lk_route_ovc      1
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$aa5d63658047410a07da029711691c7395867a25\destp_generator      4
     $paramod$fae94112899c9397496479d3f211f9f8c1c44511\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$dfde8daf48dedc86537dbe2353078a43c1610e90\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$dfe0e7d38a5a293640430505c6362f7d4c57adc4\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             96
   Number of public wires:           8
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e01b491256b5c7d309f0584df3e365e1572659a9\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1
     $paramod$c293a33f428bdc07551b84c0d6026dab20a2b207\single_port_ram_top      1

=== $paramod$e0c474d7e8b14c2f00ad7da3b4d96afa46c15c21\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$21ccb9797f8e904a8d15f60d6568c947742dfcb6\ssa_check_destport      1
     $paramod$b946b4e1fbaa5826a7f94f32cf691fdb247a2627\extract_header_flit_info      1

=== $paramod$e0edd2c37d84421dc572a7e203a100313b4bb644\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$86e3d26909273e0b7f81c2d463753a36380b41d7\mesh_torus_destp_decoder      1
     $paramod$a9134571cc83e7c9cc2d89a86f65f468802da528\mesh_torus_mask_non_assignable_destport      1

=== $paramod$e125363ae509c9f7db72f30b722909def977c6b5\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e1488ac19a6f7ee1322c6566cd8e17fbde587e0f\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e1dacb5dc743b84ee36b92ec2e4dd1e250ddd8e4\congestion_out_gen ===

   Number of wires:                  6
   Number of wire bits:             26
   Number of public wires:           6
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e1e76db853deee6b616e03e406d2efd5c196f9fe\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$9f67358f8e7b4a9a2a1272f96736fb0f57f30b16\mesh_torus_destp_generator      1

=== $paramod$e223eb69114f2cbf230b18f24a682c045e953158\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$0ba2cd6b5e4b924789c81ee2d148c153968f9a52\mesh_torus_mask_non_assignable_destport      1
     $paramod$7fccdde2bd60034f02efe630678b535c0918deea\mesh_torus_destp_decoder      1

=== $paramod$e29c396df39ad37e9d052d4b90519706bde0fac0\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info      1
     $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc      1
     $paramod$8d425f9f3e58847bee355271b6962a6cfb58aa7c\look_ahead_routing      1
     $paramod$d8a504e8d0e1e74af103452f72ec5fb13a92fcb2\destp_generator      2
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$e321377d7b045ce2b01681d3983ce73ef6b924b9\input_ports ===

   Number of wires:                 35
   Number of wire bits:            565
   Number of public wires:          34
   Number of public wire bits:     564
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $_MUX_                         32
     $_OR_                           2
     $paramod$b15acd17dc578f52458a6155ca670cbb28f7f465\input_queue_per_port      1
     $paramod$cdbc9d9ca5c2679d5a9196757208adbcd3969295\input_queue_per_port      1
     $paramod$e5a933efc0e21f17369a358c3f53e3b5a9fe5f7f\input_queue_per_port      1

=== $paramod$e36cb0b7ab39ea9e41ce578bb6d334dfc7daa225\combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:            173
   Number of public wires:          25
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$a4fe8d62d844deb1b49ddfa0425ebbf8e5fc328b\comb_nonspec_allocator      1

=== $paramod$e4153ffe2d3285d9a171af0e1f996d83515ac7da\combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:            635
   Number of public wires:          25
   Number of public wire bits:     635
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e49385a54d0769cb7b73a3bedf56b1338d840c16\combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:           2063
   Number of public wires:          25
   Number of public wire bits:    2063
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$616a1f0444d525a16caf3a2fa52db905a9cb4943\comb_nonspec_allocator      1

=== $paramod$e5a933efc0e21f17369a358c3f53e3b5a9fe5f7f\input_queue_per_port ===

   Number of wires:                107
   Number of wire bits:            440
   Number of public wires:          60
   Number of public wire bits:     390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$3914b9240729eab4f664efbd232f6ed834153d68\destp_generator      2
     $paramod$9aa4a10d8ebfade4211a48f491b9c8905786e6f0\header_flit_update_lk_route_ovc      1
     $paramod$da5862421a351cdf8a6d99ebecad58031f6718b8\look_ahead_routing      1
     $paramod$dac6f04e5a42db4b56e30ba25002aee690c26649\extract_header_flit_info      1
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5      1

=== $paramod$e5afcaaf223ad857f962dee60144e81c5b001c32\mesh_torus_destp_decoder ===

   Number of wires:                 40
   Number of wire bits:             62
   Number of public wires:          11
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          5
     $_AOI4_                         2
     $_MUX_                          5
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          3
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=0      1

=== $paramod$e5b8d91f2c6f803258e3b4eeec96597d0848c3b9\single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             85
   Number of public wires:           7
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e5c897689bcb77e5263728890e851ea45e97cbb0\mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$d889f60a07a7400656aa53109eedbdd79c922a47\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== $paramod$e5ee624ec3b999b187f756a8d473f53964b1f3c2\mor1kx_cpu_cappuccino ===

   Number of wires:                244
   Number of wire bits:           1951
   Number of public wires:         244
   Number of public wire bits:    1951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $paramod$0ae7720d3bdf7fffdea958b87ac845015b3cc4b8\mor1kx_execute_ctrl_cappuccino      1
     $paramod$118a60d85a864a83ecd141be18f8d5f02f491256\mor1kx_decode      1
     $paramod$33a3c77f1355b536bd4621500d145147baeee108\mor1kx_fetch_cappuccino      1
     $paramod$7a4d297dc0785195fb6d0f9b07ecca52fc200828\mor1kx_decode_execute_cappuccino      1
     $paramod$7a5f011bec27708c7c100b68e22d7a9b442ede07\mor1kx_lsu_cappuccino      1
     $paramod$8411a79acc422629d322cb8ef5f57430f2dca625\mor1kx_rf_cappuccino      1
     $paramod$a08f5495737fe68a4d0110a242001ab1c1bd2580\mor1kx_ctrl_cappuccino      1
     $paramod$fc13551f3d473f73a39f73cedea50c6da8364111\mor1kx_execute_alu      1
     $paramod\mor1kx_branch_prediction\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_cappuccino\OPTION_OPERAND_WIDTH=32      1

=== $paramod$e677c945bc783f41a21297588e1c0893b2cce08d\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            133
   Number of public wires:          15
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$e67a0e912c0af3c1dbbca8321fc421327118571b\router ===

   Number of wires:                 80
   Number of wire bits:            591
   Number of public wires:          47
   Number of public wire bits:     558
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $_DFF_PP0_                      2
     $_MUX_                         64
     $_OR_                           2
     $paramod$61dd52aaa6ae896b781de764d4903ae9d2b4d5fd\inout_ports      1
     $paramod$73a40961eae96564270cb208c2edd865d9c33928\combined_vc_sw_alloc      1
     $paramod$db769424b8e3ccc19bc99a8c5ae0587f212f636d\crossbar      1

=== $paramod$e6d51e007c8141e49d0971f2d72f33d05ff9a88a\credit_counter ===

   Number of wires:                916
   Number of wire bits:           2917
   Number of public wires:         163
   Number of public wire bits:    2164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1132
     $_AND_                         81
     $_DFF_PP0_                    120
     $_DFF_PP1_                     20
     $_MUX_                        260
     $_NAND_                        27
     $_NOR_                         52
     $_NOT_                        116
     $_OAI3_                        68
     $_OR_                         262
     $_XNOR_                        20
     $_XOR_                         80
     $paramod$03dad6a930b3cf0bc95e063586c277868c6d98c7\port_pre_sel_gen      1
     $paramod\inport_module\V=4\P=5      5
     $paramod\sw_mask_gen\V=4\P=5     20

=== $paramod$e6f19a3e71e3c4029ee6af97cb52ed922a03cfaa\ni_conventional_routing ===

   Number of wires:                 13
   Number of wire bits:             88
   Number of public wires:          13
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$e8e81941aac1c9de60eb74551e3da0cf2042ef4d\mesh_torus_ni_conventional_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4      1

=== $paramod$e782fe57f05a6100ceb374c459baf1955621870b\port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:            234
   Number of public wires:           8
   Number of public wire bits:     234
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=12\CONGw=3      1

=== $paramod$e8854aeb0f742fc683533a32270761a68e73ba08\mor1kx_immu ===

   Number of wires:                266
   Number of wire bits:            735
   Number of public wires:          41
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                397
     $_AND_                        143
     $_AOI3_                         8
     $_AOI4_                        15
     $_DFF_P_                       36
     $_MUX_                         98
     $_NAND_                         9
     $_NOR_                         20
     $_NOT_                         42
     $_OAI3_                         9
     $_OAI4_                        13
     $_OR_                           2
     $paramod\mor1kx_true_dpram_sclk\ADDR_WIDTH=6\DATA_WIDTH=32      2

=== $paramod$e8dd9b2179959141fce9bdf354c72e632496bbb2\mor1kx_fetch_espresso ===

   Number of wires:                327
   Number of wire bits:            738
   Number of public wires:          35
   Number of public wire bits:     353
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                521
     $_AND_                        162
     $_AOI3_                         6
     $_AOI4_                         2
     $_DFF_P_                      104
     $_MUX_                        161
     $_NAND_                         5
     $_NOR_                         15
     $_NOT_                         14
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          18
     $_XOR_                         29

=== $paramod$e8e81941aac1c9de60eb74551e3da0cf2042ef4d\mesh_torus_ni_conventional_routing ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$80902b84d29c176e82125c8ebbad4749f2e8cc3d\mesh_torus_conventional_routing      1

=== $paramod$e9113187c13eea4bad782dba3776eb6103988131\mesh_torus_ssa_check_destport ===

   Number of wires:                  8
   Number of wire bits:             14
   Number of public wires:           8
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$e9dc77fac9e6d23c23556576130a569bdb3da4bd\mor1kx_rf_espresso ===

   Number of wires:                 89
   Number of wire bits:            342
   Number of public wires:          19
   Number of public wire bits:     229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_AND_                         55
     $_DFF_P_                       47
     $_MUX_                        111
     $_NOT_                          1
     $_OR_                           2
     $_XNOR_                        10
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0      2

=== $paramod$ea0ebf21e8492f079ea4caec4a7a411054fb3f4d\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$ea5293f4ca010e4066a67452d9afcf011b4d54ec\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             86
   Number of public wires:          15
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_DFF_PP0_                      6
     $paramod$617308a32b1dd4df939718f78c640d1c66a7882b\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$eb542f2118844f368016fa7555c3595e7dd1f677\input_queue_per_port ===

   Number of wires:                105
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_AND_                          3
     $_DFF_PP0_                      7
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           4
     $paramod$02e73ab66eee9db3618debfd8c681c01cbe6475a\fwft_fifo      2
     $paramod$116ba24e6dc1257d44e888ecf7739cd0dabce627\look_ahead_routing      1
     $paramod$1b602fa39b8a62b9148a5e839e7f72189ef4fdbc\extract_header_flit_info      1
     $paramod$38d74078e71d05e6997f7a60eeaec350c4ab5c35\header_flit_update_lk_route_ovc      1
     $paramod$a4bdb27c48dd841e6b38c0919b793285feba1c46\destp_generator      2
     $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111      2
     $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111      1
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      2
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4

=== $paramod$ebac07f4abc6766a5ae877870cd0799a9def465d\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$44d5776b1383d572e034170c1be32f3ba3d20b20\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$ed23518e2484d85262fd2eedc5538e7d6721ff7a\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            567
   Number of public wires:          62
   Number of public wire bits:     516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$404cd994cafd8195e4fc5df14201dec91e6e232d\flit_buffer      1
     $paramod$df4958c32bc0ba41e3f2be4ee199b87efbbb266a\destp_generator      4
     $paramod$f35e6e1c310978e38071f86840b50bb82a94d417\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== $paramod$ed9ef06ce2e21584e6697a078bf697a2301378d1\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            175
   Number of public wires:          15
   Number of public wire bits:     175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$edd5381d31383e839954269a3baf939afe621f70\mesh_torus_ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$ee26a4da3e7a4088aff1f4eadf0f77ff14278408\input_ports ===

   Number of wires:                 39
   Number of wire bits:           1359
   Number of public wires:          36
   Number of public wire bits:    1356
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_MUX_                         32
     $_OR_                           4
     $paramod$7188fd0102668f3cfe2169940a8ecb41d27510ac\input_queue_per_port      1
     $paramod$822d2ada300a2877daf6bfa43e55e6f9037151ec\input_queue_per_port      1
     $paramod$a4442a13ab3b3a9f92203b30c9b498034a5ae5f1\input_queue_per_port      1
     $paramod$d54b7c7cc08d2ae4b2617916f749ebfb004bc6a0\input_queue_per_port      1
     $paramod$df907473b9f28f6c9d65436e04ac3f9613be3d42\input_queue_per_port      1

=== $paramod$ee84efda0a2ef2e0a2868a5b563a7e92fe21a1a8\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$655357fc3468b587727bbb81903331fce05fe1ce\mesh_torus_destp_decoder      1
     $paramod$e125363ae509c9f7db72f30b722909def977c6b5\mesh_torus_mask_non_assignable_destport      1

=== $paramod$efa3b44b48dfc7abb5d552eb359d1971c20060d7\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$f0550b89f160edea21595fb6a9f6cb558e2cec6a\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$82a79f08195325407730e0a15b8daab672f3c586\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$f05f3dbf77951f5e5864bb99cd2642a76ec8ad7e\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$40dab6a27d20bda5f707eb4f331bc0756fc11bb1\mesh_torus_destp_decoder      1
     $paramod$672e51fd68a004b3051a736e3ea22fbd8511945b\mesh_torus_mask_non_assignable_destport      1

=== $paramod$f1e5ef73fad27c21d200ea5ccee4dab96d206240\mor1kx_dcache ===

   Number of wires:               1099
   Number of wire bits:           2102
   Number of public wires:          86
   Number of public wire bits:    1043
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1293
     $_AND_                        155
     $_AOI3_                        23
     $_AOI4_                        66
     $_DFF_P_                       97
     $_MUX_                        521
     $_NAND_                        25
     $_NOR_                         36
     $_NOT_                        195
     $_OAI3_                        40
     $_OAI4_                        70
     $_OR_                          59
     $_XOR_                          1
     $paramod\mor1kx_cache_lru\NUMWAYS=2      1
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=11\DATA_WIDTH=32\ENABLE_BYPASS=1      2
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=39\ENABLE_BYPASS=1      1
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=39\ENABLE_BYPASS=1'1      1

=== $paramod$f242334ec028ba7e74701101351abdd528efed04\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$92daefac1e2b0770109c215367c90a385c899ab6\destp_generator      4
     $paramod$b66ee7508a1bf35396f443eb2aee86b47bc4d9ff\look_ahead_routing      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$f2454c9e2aef8364a1a46da45a2ffd27cd73080d\mesh_torus_destp_decoder ===

   Number of wires:                 11
   Number of wire bits:             37
   Number of public wires:           8
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_MUX_                          5
     $_NOR_                          2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=0      1

=== $paramod$f280b1debdf28167c09c0da54c788f0d60d9eae9\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$1473d3c3b9e437492f79b016854b1067525c0529\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$f2952d9337375c44723e40f9e9d2bb5bf94e8e87\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$3e38f05209eb1251da8e1ef80541d89d6c392ea4\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$f2d15a67fcafae0f17516f9fa941bf694d6cdefe\ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$594253379546fd36c1051ee1fae3e3bd661aad03\ssa_check_destport      1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1

=== $paramod$f35e6e1c310978e38071f86840b50bb82a94d417\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== $paramod$f39d15b6d4b6938b9ae4688fcfaa48d178cdf8e5\mor1kx_cpu ===

   Number of wires:                 53
   Number of wire bits:            756
   Number of public wires:          53
   Number of public wire bits:     756
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$e5ee624ec3b999b187f756a8d473f53964b1f3c2\mor1kx_cpu_cappuccino      1

=== $paramod$f3b47cb113fd0e37100769dbbd4184b304395753\wb_bram_ctrl ===

   Number of wires:                 23
   Number of wire bits:            174
   Number of public wires:          21
   Number of public wire bits:     172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_P_                        1
     $_NOR_                          1

=== $paramod$f405eb819f3fad5212a553a7e2539b1e9ec5b173\mor1kx_cpu_cappuccino ===

   Number of wires:                244
   Number of wire bits:           1951
   Number of public wires:         244
   Number of public wire bits:    1951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $paramod$0ae7720d3bdf7fffdea958b87ac845015b3cc4b8\mor1kx_execute_ctrl_cappuccino      1
     $paramod$33a3c77f1355b536bd4621500d145147baeee108\mor1kx_fetch_cappuccino      1
     $paramod$49b25e9d24e32c316b74794ce87750fc82813a53\mor1kx_decode      1
     $paramod$70034a99b5aa5651ee9d9d1d443df8c7a785a215\mor1kx_ctrl_cappuccino      1
     $paramod$7a4d297dc0785195fb6d0f9b07ecca52fc200828\mor1kx_decode_execute_cappuccino      1
     $paramod$7a5f011bec27708c7c100b68e22d7a9b442ede07\mor1kx_lsu_cappuccino      1
     $paramod$8411a79acc422629d322cb8ef5f57430f2dca625\mor1kx_rf_cappuccino      1
     $paramod$fb281add24f09e6698cad1377a76fd610c221e37\mor1kx_execute_alu      1
     $paramod\mor1kx_branch_prediction\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_cappuccino\OPTION_OPERAND_WIDTH=32      1

=== $paramod$f428e7b5093e1695358380f7e2f58fa4195b895c\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$788cd17f0bd3ca99060bfbc7615affa146e39960\destp_generator      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$c3773f8e0ffe81fdaadc4505a84e04fe9d1bc99c\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$f43386495d45ebadc21e1636fb9c439e52c6800c\mor1kx_ctrl_espresso ===

   Number of wires:               2570
   Number of wire bits:           4286
   Number of public wires:         122
   Number of public wire bits:    1653
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2915
     $_AND_                        522
     $_AOI3_                        27
     $_AOI4_                        12
     $_DFF_P_                      204
     $_MUX_                        742
     $_NAND_                        58
     $_NOR_                         89
     $_NOT_                        558
     $_OAI3_                        59
     $_OAI4_                       237
     $_OR_                         344
     $_XNOR_                         2
     $_XOR_                         58
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$67225d851fadc6e3c961548e17f60fc8480d0895\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== $paramod$f43386495d45ebadc21e1636fb9c439e52c6800c\mor1kx_ctrl_prontoespresso ===

   Number of wires:               2326
   Number of wire bits:           4073
   Number of public wires:         123
   Number of public wire bits:    1716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2635
     $_AND_                        452
     $_AOI3_                        11
     $_AOI4_                        10
     $_DFF_P_                      169
     $_MUX_                        652
     $_NAND_                        72
     $_NOR_                         59
     $_NOT_                        559
     $_OAI3_                        66
     $_OAI4_                       235
     $_OR_                         317
     $_XOR_                         30
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$84f32bc9e07d1110eb5e48d8b5f1862ecc440bc7\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== $paramod$f46ae4dbce4d0bc3345b253cb93a8d8641e599ad\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$f521421ae831c4c84593267ff354ee9b903e89c0\ssa_per_vc ===

   Number of wires:                 17
   Number of wire bits:             60
   Number of public wires:          17
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$f53360243182cca00907213c7970d72d61ae7a88\mesh_torus_ni_conventional_routing ===

   Number of wires:                  8
   Number of wire bits:             53
   Number of public wires:           8
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$6fc55cf597fc0792604ccecad1c131279d7dab87\mesh_torus_conventional_routing      1

=== $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$b5e9e07fedc8f20a4a90406397f5a025adcd2909\mesh_torus_deterministic_look_ahead_routing      1

=== $paramod$f5e0739fe3f8dc08fb3af418ca49b905bf4e937f\congestion_out_gen ===

   Number of wires:                  6
   Number of wire bits:             47
   Number of public wires:           6
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$f692c64abebdafa07f9de9d67a4c1853f9ae56c2\mor1kx_icache ===

   Number of wires:                674
   Number of wire bits:           1431
   Number of public wires:          63
   Number of public wire bits:     798
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                798
     $_AND_                         80
     $_AOI3_                        15
     $_AOI4_                        42
     $_DFF_P_                       71
     $_MUX_                        257
     $_NAND_                        11
     $_NOR_                         22
     $_NOT_                        155
     $_OAI3_                        26
     $_OAI4_                        72
     $_OR_                          42
     $_XOR_                          1
     $paramod\mor1kx_cache_lru\NUMWAYS=2      1
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=11\DATA_WIDTH=32\ENABLE_BYPASS=0      2
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=41\ENABLE_BYPASS=0      1

=== $paramod$f6a312c069f4c5b2c88839cfa0c7c4c258f019f5\input_queue_per_port ===

   Number of wires:                110
   Number of wire bits:            697
   Number of public wires:          62
   Number of public wire bits:     646
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         65
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           7
     $paramod$0b9b7c11b24c0c956628ffee58d95a9df8a19fb9\header_flit_update_lk_route_ovc      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$3ad09828fff84605906223188812445113b3cdb8\destp_generator      4
     $paramod$91be37a6e2307c248892ef3edbdfd39e9908e585\extract_header_flit_info      1
     $paramod$bafd23636e374204b374d7ff93d1fa34c70d67b9\flit_buffer      1
     $paramod$ea0ebf21e8492f079ea4caec4a7a411054fb3f4d\look_ahead_routing      1
     $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111      4
     $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2      4
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1

=== $paramod$f73e978190b8448f765c11b25f0983d1f2c22cc1\mesh_torus_destp_decoder ===

   Number of wires:                 45
   Number of wire bits:             81
   Number of public wires:          11
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         14
     $_MUX_                          6
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7
     $_XNOR_                         4
     $_XOR_                          4
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1
     $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=9      1

=== $paramod$f7b539ff1facfcd73be787a9b514b3e6b55e1e04\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$4ca3f7cc67c3d92180953d48f4843eb3b2cb59d5\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$f7ba06b5b9e755ecc7a1b073b162d6b8d57cafc5\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$e223eb69114f2cbf230b18f24a682c045e953158\mesh_torus_destp_generator      1

=== $paramod$f8afa159b8402aa1234f8208e77e1e30495156a0\mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2893
   Number of public wires:         245
   Number of public wire bits:    2781
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod$e01b491256b5c7d309f0584df3e365e1572659a9\wb_single_port_ram      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== $paramod$f95332a67ee30788c52ad5f2ed8f3c89d5996318\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$6fc1136d1c8da6e2c412fae5acb4e44eec576188\mesh_torus_ssa_check_destport      1

=== $paramod$f96b570ac1cd8a1c1860fa95a4780a781ee5c498\ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$be6392c6164b0fc1dec11dfc35bb52d4b73ef85a\mesh_torus_ssa_check_destport      1

=== $paramod$fa3ab084b5f8fcb17128dbed68057fbb8b47d4b2\router ===

   Number of wires:                 80
   Number of wire bits:            832
   Number of public wires:          47
   Number of public wire bits:     799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $_DFF_PP0_                      6
     $_MUX_                         64
     $_OR_                           2
     $paramod$059266997663c05fb4561f20b8bbeb1c93f83bf8\inout_ports      1
     $paramod$6909ec1b4925c76710c2634c6dc131774b841bc8\crossbar      1
     $paramod$e36cb0b7ab39ea9e41ce578bb6d334dfc7daa225\combined_vc_sw_alloc      1

=== $paramod$fae94112899c9397496479d3f211f9f8c1c44511\look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            133
   Number of public wires:          15
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$69c23b7b897fe4b2ac1fb96adf91b6ea111f249c\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6      1

=== $paramod$fae98f6e04ba6fa2b89e364cc19e797b9bd073e3\destp_generator ===

   Number of wires:                  6
   Number of wire bits:             24
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$6749d5811fc9e6106859eaae35508530cf09f628\mesh_torus_destp_generator      1

=== $paramod$fb281add24f09e6698cad1377a76fd610c221e37\mor1kx_execute_alu ===

   Number of wires:               3954
   Number of wire bits:           4641
   Number of public wires:          61
   Number of public wire bits:     653
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4188
     $_AND_                        920
     $_AOI3_                       310
     $_AOI4_                        16
     $_DFF_P_                      131
     $_MUX_                        453
     $_NAND_                        69
     $_NOR_                        496
     $_NOT_                        418
     $_OAI3_                        32
     $_OAI4_                        65
     $_OR_                         150
     $_XNOR_                       294
     $_XOR_                        834

=== $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc ===

   Number of wires:                 25
   Number of wire bits:            240
   Number of public wires:          21
   Number of public wire bits:     236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_DFF_PP0_                      5
     $_MUX_                         40
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2

=== $paramod$fbf129666b91fe5be4e608164d845dec00329762\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$263047734e7960980b814a4a2bcaa75c39befffb\mesh_torus_destp_decoder      1
     $paramod$b896247747992d6a7cbf8e8179931d6f52046e11\mesh_torus_mask_non_assignable_destport      1

=== $paramod$fc13551f3d473f73a39f73cedea50c6da8364111\mor1kx_execute_alu ===

   Number of wires:               5133
   Number of wire bits:           6016
   Number of public wires:          69
   Number of public wire bits:     759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5562
     $_AND_                       1228
     $_AOI3_                       356
     $_AOI4_                        17
     $_DFF_P_                      235
     $_MUX_                        882
     $_NAND_                        88
     $_NOR_                        600
     $_NOT_                        509
     $_OAI3_                        80
     $_OAI4_                        63
     $_OR_                         204
     $_XNOR_                       312
     $_XOR_                        988

=== $paramod$fca88a947f12634eaf621d06e6722671dc96b190\mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$a79757576c2e521dbbaebda7e6ba231eff70651c\mesh_torus_destp_decoder      1
     $paramod$e125363ae509c9f7db72f30b722909def977c6b5\mesh_torus_mask_non_assignable_destport      1

=== $paramod$fdab8dbcf7ce4799c936c8dd68a4ac82c6dfabdd\mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$fdfddf70d73d3c6d30d3cceab1ea31bf51fb43a3\wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            181
   Number of public wires:          20
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$518f3b3ed6bb8e3e06d3dc0a72b38d9da1dc40bb\single_port_ram_top      1
     $paramod$aa31b6dd487e06613e476f5bcb5d6da91a3f6bed\wb_bram_ctrl      1

=== $paramod$ff9254b75fc8fe351e8176f97dd89890a9598ecc\mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             98
   Number of public wires:          15
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod$127b169b59c51fdce9a2cd807743c4ff757ae13c\mesh_torus_adaptive_look_ahead_routing      1

=== $paramod\accumulator\INw=12\OUTw=4\NUM=12 ===

   Number of wires:                 55
   Number of wire bits:             73
   Number of public wires:          15
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $_AND_                          4
     $_AOI3_                         3
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          7
     $_OAI3_                         4
     $_OR_                           3
     $_XNOR_                         6
     $_XOR_                         12

=== $paramod\accumulator\INw=20\OUTw=4\NUM=5 ===

   Number of wires:                 82
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $_AND_                         10
     $_AOI3_                         9
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          5
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          15
     $_XNOR_                        12
     $_XOR_                         18

=== $paramod\accumulator\INw=20\OUTw=5\NUM=20 ===

   Number of wires:                107
   Number of wire bits:            135
   Number of public wires:          23
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $_AND_                          9
     $_AOI3_                         7
     $_NAND_                         5
     $_NOR_                         11
     $_NOT_                         14
     $_OAI3_                         6
     $_OR_                           3
     $_XNOR_                        10
     $_XOR_                         24

=== $paramod\accumulator\INw=4\OUTw=3\NUM=4 ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          2
     $_NAND_                         1
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         1
     $_XOR_                          3

=== $paramod\accumulator\INw=8\OUTw=4\NUM=8 ===

   Number of wires:                 34
   Number of wire bits:             47
   Number of public wires:          11
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_AND_                          2
     $_AOI3_                         2
     $_NOR_                          5
     $_NOT_                          4
     $_OAI3_                         1
     $_OR_                           2
     $_XNOR_                         5
     $_XOR_                          6

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=0\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=0\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=0\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=0\P=5      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=10\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=10\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=11\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=11\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=1\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=1\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=1\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=1\P=5      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=2\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=2\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=2\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=2\P=5      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=3\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=3\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=3\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=3\P=5      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=4\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=4\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=4\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=4\P=5      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=5\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=5\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=6\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=6\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=7\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=7\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=8\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=8\P=12      1

=== $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=9\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=9\P=12      1

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=10 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=11 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=3 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=4 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=5 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=6 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=7 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=8 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=12\SW_LOC=9 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=2\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=2\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=3\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=3\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=3\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\arbiter\ARBITER_WIDTH=1 ===

   Number of wires:                  7
   Number of wire bits:             38
   Number of public wires:           7
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\arbiter\ARBITER_WIDTH=11 ===

   Number of wires:                  7
   Number of wire bits:             58
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\thermo_arbiter\ARBITER_WIDTH=11      1

=== $paramod\arbiter\ARBITER_WIDTH=2 ===

   Number of wires:                  9
   Number of wire bits:             73
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\my_one_hot_arbiter\ARBITER_WIDTH=2      1

=== $paramod\arbiter\ARBITER_WIDTH=4 ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\my_one_hot_arbiter\ARBITER_WIDTH=4      1

=== $paramod\arbiter_priority_en\ARBITER_WIDTH=2 ===

   Number of wires:                 10
   Number of wire bits:             74
   Number of public wires:          10
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\my_one_hot_arbiter_priority_en\ARBITER_WIDTH=2      1

=== $paramod\arbiter_priority_en\ARBITER_WIDTH=4 ===

   Number of wires:                 10
   Number of wire bits:             78
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\my_one_hot_arbiter_priority_en\ARBITER_WIDTH=4      1

=== $paramod\arbiter_priority_en\ARBITER_WIDTH=8 ===

   Number of wires:                  8
   Number of wire bits:             53
   Number of public wires:           8
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\thermo_arbiter_priority_en\ARBITER_WIDTH=8      1

=== $paramod\bin_to_one_hot\BIN_WIDTH=1\ONE_HOT_WIDTH=2 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_NOT_                          1

=== $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=3 ===

   Number of wires:                  3
   Number of wire bits:              6
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          1
     $_NOR_                          2
     $_NOT_                          1

=== $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=4 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          2
     $_NOR_                          2
     $_NOT_                          1

=== $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8 ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_AND_                         10
     $_NOR_                          2
     $_NOT_                          2

=== $paramod\binary_mux\IN_WIDTH=128\OUT_WIDTH=32 ===

   Number of wires:                108
   Number of wire bits:            391
   Number of public wires:           7
   Number of public wire bits:     290
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_AND_                          2
     $_AOI4_                        32
     $_MUX_                         32
     $_NOR_                          1
     $_NOT_                         33
     $_OAI3_                        32
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=12\OUT_WIDTH=3 ===

   Number of wires:                 21
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          2
     $_AOI4_                         3
     $_MUX_                          3
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         3
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=144\OUT_WIDTH=36 ===

   Number of wires:                120
   Number of wire bits:            439
   Number of public wires:           7
   Number of public wire bits:     326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                149
     $_AND_                          2
     $_AOI4_                        36
     $_MUX_                         36
     $_NOR_                          1
     $_NOT_                         37
     $_OAI3_                        36
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=152\OUT_WIDTH=38 ===

   Number of wires:                126
   Number of wire bits:            463
   Number of public wires:           7
   Number of public wire bits:     344
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                          2
     $_AOI4_                        38
     $_MUX_                         38
     $_NOR_                          1
     $_NOT_                         39
     $_OAI3_                        38
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=15\OUT_WIDTH=3 ===

   Number of wires:                 41
   Number of wire bits:             69
   Number of public wires:           8
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_AND_                          3
     $_MUX_                          3
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                         13
     $_OAI4_                         6
     $_OR_                           7

=== $paramod\binary_mux\IN_WIDTH=16\OUT_WIDTH=4 ===

   Number of wires:                 24
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_AND_                          2
     $_AOI4_                         4
     $_MUX_                          4
     $_NOR_                          1
     $_NOT_                          5
     $_OAI3_                         4
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=36\OUT_WIDTH=36 ===

   Number of wires:                  3
   Number of wire bits:             73
   Number of public wires:           3
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\binary_mux\IN_WIDTH=4\OUT_WIDTH=1 ===

   Number of wires:                 15
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          2
     $_AOI4_                         1
     $_MUX_                          1
     $_NOR_                          1
     $_NOT_                          2
     $_OAI3_                         1
     $_OR_                           1

=== $paramod\binary_mux\IN_WIDTH=72\OUT_WIDTH=36 ===

   Number of wires:                  5
   Number of wire bits:            181
   Number of public wires:           5
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_MUX_                         36

=== $paramod\binary_mux\IN_WIDTH=8\OUT_WIDTH=2 ===

   Number of wires:                 18
   Number of wire bits:             31
   Number of public wires:           7
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $_AND_                          2
     $_AOI4_                         2
     $_MUX_                          2
     $_NOR_                          1
     $_NOT_                          3
     $_OAI3_                         2
     $_OR_                           1

=== $paramod\bus_arbiter\M=2 ===

   Number of wires:                 11
   Number of wire bits:             48
   Number of public wires:           9
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          2
     $_AOI4_                         1
     $_DFF_PP0_                      2
     $_MUX_                          2
     $paramod\arbiter\ARBITER_WIDTH=2      1

=== $paramod\bus_arbiter\M=4 ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:           9
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_AND_                          5
     $_AOI4_                         2
     $_DFF_PP0_                      4
     $_MUX_                          4
     $paramod\arbiter\ARBITER_WIDTH=4      1

=== $paramod\class_ovc_table\C=2\V=2\CVw=4\CLASS_SETTING=4'1001 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_NOT_                          1

=== $paramod\class_ovc_table\C=2\V=4\CVw=8\CLASS_SETTING=8'11111111 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\class_ovc_table\C=4\V=2\CVw=8\CLASS_SETTING=8'11111111 ===

   Number of wires:                  2
   Number of wire bits:              4
   Number of public wires:           2
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111 ===

   Number of wires:                  2
   Number of wire bits:              6
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\congestion_out_based_3port_avb_ovc\P=12\V=4\CONGw=3 ===

   Number of wires:                 14
   Number of wire bits:            160
   Number of public wires:          14
   Number of public wire bits:     160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=12\OUTw=3      4

=== $paramod\congestion_out_based_3port_avb_ovc\P=5\V=4\CONGw=3 ===

   Number of wires:                 14
   Number of wire bits:            111
   Number of public wires:          14
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=12\OUTw=3      4

=== $paramod\congestion_out_based_ivc_req\P=5\V=4\CONGw=2 ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\parallel_count_normalize\INw=20\OUTw=2      1

=== $paramod\custom_or\IN_NUM=12\OUT_WIDTH=12 ===

   Number of wires:                134
   Number of wire bits:            420
   Number of public wires:          14
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $_OR_                         132

=== $paramod\custom_or\IN_NUM=2\OUT_WIDTH=2 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_OR_                           2

=== $paramod\custom_or\IN_NUM=3\OUT_WIDTH=3 ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           5
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_OR_                           6

=== $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4 ===

   Number of wires:                 14
   Number of wire bits:             44
   Number of public wires:           6
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_OR_                          12

=== $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5 ===

   Number of wires:                 22
   Number of wire bits:             70
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_OR_                          20

=== $paramod\duato_mesh_routing\NX=8\NY=8 ===

   Number of wires:                 41
   Number of wire bits:             52
   Number of public wires:          15
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_AND_                          7
     $_AOI3_                         4
     $_NAND_                         5
     $_NOT_                          2
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $paramod\mesh_dir\NX=8\NY=8      1

=== $paramod\fifo_ram\DATA_WIDTH=32\ADDR_WIDTH=512\SSA_EN=16'0100111001001111 ===

   Number of wires:                  7
   Number of wire bits:           1091
   Number of public wires:           7
   Number of public wire bits:    1091
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\fifo_ram\DATA_WIDTH=34\ADDR_WIDTH=3\SSA_EN=16'0100111001001111 ===

   Number of wires:                  7
   Number of wire bits:             77
   Number of public wires:           7
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\fifo_ram\DATA_WIDTH=34\ADDR_WIDTH=4\SSA_EN=16'0100111001001111 ===

   Number of wires:                  7
   Number of wire bits:             79
   Number of public wires:           7
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\flit_buffer\V=2\B=4\Fpay=32\DEBUG_EN=0\SSA_EN=16'0100111001001111 ===

   Number of wires:                142
   Number of wire bits:            465
   Number of public wires:          36
   Number of public wire bits:     351
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                168
     $_AND_                          2
     $_DFF_PP0_                     14
     $_MUX_                        112
     $_NAND_                         4
     $_NOR_                          2
     $_NOT_                          2
     $_OR_                           9
     $_XNOR_                         4
     $_XOR_                         14
     $paramod\fifo_ram\DATA_WIDTH=34\ADDR_WIDTH=3\SSA_EN=16'0100111001001111      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2      2

=== $paramod\flit_buffer\V=4\B=4\Fpay=32\DEBUG_EN=1\SSA_EN=16'0100111001001111 ===

   Number of wires:                188
   Number of wire bits:            551
   Number of public wires:          42
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                232
     $_AND_                          4
     $_DFF_PP0_                     28
     $_MUX_                        128
     $_NAND_                         8
     $_NOR_                          4
     $_NOT_                          4
     $_OR_                          15
     $_XNOR_                         8
     $_XOR_                         28
     $paramod\fifo_ram\DATA_WIDTH=34\ADDR_WIDTH=4\SSA_EN=16'0100111001001111      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== $paramod\fwft_fifo\DATA_WIDTH=1\MAX_DEPTH=2 ===

   Number of wires:                 27
   Number of wire bits:             29
   Number of public wires:          12
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $_AND_                          2
     $_DFF_PP0_                      3
     $_DFF_P_                        1
     $_MUX_                          7
     $_NOT_                          3
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1 ===

   Number of wires:                 20
   Number of wire bits:             24
   Number of public wires:          13
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $_DFF_PP0_                      3
     $_MUX_                          3
     $_NOR_                          1
     $_NOT_                          2
     $_XOR_                          1

=== $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=2 ===

   Number of wires:                 28
   Number of wire bits:             35
   Number of public wires:          12
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                          2
     $_DFF_PP0_                      4
     $_DFF_P_                        2
     $_MUX_                         10
     $_NOT_                          3
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1 ===

   Number of wires:                 20
   Number of wire bits:             28
   Number of public wires:          13
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $_AND_                          1
     $_DFF_PP0_                      4
     $_MUX_                          4
     $_NOR_                          1
     $_NOT_                          2
     $_XOR_                          1

=== $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=2 ===

   Number of wires:                 29
   Number of wire bits:             41
   Number of public wires:          12
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $_AND_                          2
     $_DFF_PP0_                      5
     $_DFF_P_                        3
     $_MUX_                         13
     $_NOT_                          3
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1 ===

   Number of wires:                 20
   Number of wire bits:             32
   Number of public wires:          13
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_AND_                          1
     $_DFF_PP0_                      5
     $_MUX_                          5
     $_NOR_                          1
     $_NOT_                          2
     $_XOR_                          1

=== $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=2 ===

   Number of wires:                 30
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_AND_                          2
     $_DFF_PP0_                      6
     $_DFF_P_                        4
     $_MUX_                         16
     $_NOT_                          3
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\fwft_fifo_with_output_clear\DATA_WIDTH=4\MAX_DEPTH=2 ===

   Number of wires:                 42
   Number of wire bits:             59
   Number of public wires:          13
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $_AND_                          6
     $_DFF_PP0_                      6
     $_DFF_P_                        4
     $_MUX_                         16
     $_NOT_                          7
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\hdr_flit_weight_update\V=4\Fpay=32\EAw=3\DSTPw=4\WEIGHTw=4\C=2 ===

   Number of wires:                  3
   Number of wire bits:             80
   Number of public wires:           3
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\hdr_flit_weight_update\V=4\Fpay=32\EAw=3\DSTPw=4\WEIGHTw=4\C=4 ===

   Number of wires:                  3
   Number of wire bits:             80
   Number of public wires:           3
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\inport_module\V=2\P=2 ===

   Number of wires:                 16
   Number of wire bits:            121
   Number of public wires:          16
   Number of public wire bits:     121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          6
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=1      1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1

=== $paramod\inport_module\V=2\P=3 ===

   Number of wires:                 16
   Number of wire bits:            126
   Number of public wires:          16
   Number of public wire bits:     126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $_AND_                          8
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1

=== $paramod\inport_module\V=2\P=5 ===

   Number of wires:                 16
   Number of wire bits:            136
   Number of public wires:          16
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                         12
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      1

=== $paramod\inport_module\V=4\P=12 ===

   Number of wires:                 16
   Number of wire bits:            247
   Number of public wires:          16
   Number of public wire bits:     247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     $_AND_                         60
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=11      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== $paramod\inport_module\V=4\P=5 ===

   Number of wires:                 16
   Number of wire bits:            184
   Number of public wires:          16
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_AND_                         32
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== $paramod\jtag_control_port\VJTAG_INDEX=127\DW=2 ===

   Number of wires:                 29
   Number of wire bits:             42
   Number of public wires:          20
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $_AND_                          3
     $_DFF_P_                        8
     $_MUX_                         10
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $paramod\vjtag\VJTAG_INDEX=127      1

=== $paramod\mesh_dir\NX=4\NY=4 ===

   Number of wires:                 22
   Number of wire bits:             26
   Number of public wires:          10
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                          4
     $_AOI3_                         2
     $_NAND_                         2
     $_NOT_                          4
     $_OAI3_                         2
     $_XNOR_                         4

=== $paramod\mesh_dir\NX=8\NY=8 ===

   Number of wires:                 34
   Number of wire bits:             42
   Number of public wires:          10
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_AND_                          6
     $_AOI3_                         4
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          6
     $_OAI3_                         2
     $_XNOR_                         6
     $_XOR_                          2

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=0 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=1 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=3 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=4 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=0 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=1 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=3 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_NOT_                          1

=== $paramod\mesh_tori_dspt_clear_gen\SSA_EN=24'010110010100010101010011\DSTPw=4\SW_LOC=4 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_NOT_                          1

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\EAw=2 ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=2\EAw=2 ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\EAw=5 ===

   Number of wires:                  5
   Number of wire bits:             11
   Number of public wires:           5
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\EAw=4 ===

   Number of wires:                  5
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=2 ===

   Number of wires:                  5
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=3 ===

   Number of wires:                  5
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=4 ===

   Number of wires:                  5
   Number of wire bits:             11
   Number of public wires:           5
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3 ===

   Number of wires:                  5
   Number of wire bits:             13
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=9 ===

   Number of wires:                  5
   Number of wire bits:             19
   Number of public wires:           5
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=1\RAw=2 ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=3\RAw=4 ===

   Number of wires:                  4
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=8\RAw=2 ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=1\RAw=4 ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\RAw=3 ===

   Number of wires:                  4
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\RAw=4 ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=6 ===

   Number of wires:                  4
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_torus_adaptive_avb_ovc_mux\V=4 ===

   Number of wires:                 57
   Number of wire bits:             94
   Number of public wires:          13
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_MUX_                          8
     $_NAND_                         1
     $_NOT_                         25
     $_OAI4_                         4
     $_OR_                          10

=== $paramod\mesh_torus_adaptive_dest_encoder\V=4\P=12\DSTPw=4\Fw=38\DST_P_MSB=21\DST_P_LSB=18 ===

   Number of wires:                  9
   Number of wire bits:             60
   Number of public wires:           8
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          2
     $_NOR_                          1
     $_XOR_                          2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== $paramod\mesh_torus_adaptive_dest_encoder\V=4\P=5\DSTPw=4\Fw=38\DST_P_MSB=21\DST_P_LSB=18 ===

   Number of wires:                  9
   Number of wire bits:             60
   Number of public wires:           8
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          2
     $_NOR_                          1
     $_XOR_                          2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== $paramod\mesh_torus_add_ss_port\SW_LOC=0\P=12 ===

   Number of wires:                  2
   Number of wire bits:             22
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_torus_add_ss_port\SW_LOC=0\P=5 ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_torus_add_ss_port\SW_LOC=10\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=11\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=1\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=1\P=5 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1

=== $paramod\mesh_torus_add_ss_port\SW_LOC=2\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=2\P=5 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1

=== $paramod\mesh_torus_add_ss_port\SW_LOC=3\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=3\P=5 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1

=== $paramod\mesh_torus_add_ss_port\SW_LOC=4\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=4\P=5 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1

=== $paramod\mesh_torus_add_ss_port\SW_LOC=5\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=6\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=7\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=8\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_add_ss_port\SW_LOC=9\P=12 ===

   Number of wires:                 12
   Number of wire bits:             32
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           9

=== $paramod\mesh_torus_distance_gen\T1=4\T2=4\T3=4\EAw=2\DISTw=4\TOPOLOGY=1296388936 ===

   Number of wires:                 34
   Number of wire bits:             43
   Number of public wires:           7
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_AND_                          3
     $_AOI4_                         2
     $_MUX_                          2
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OR_                           1
     $_XNOR_                         6
     $_XOR_                          5
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=2      2

=== $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=2\NY=2 ===

   Number of wires:                 12
   Number of wire bits:             16
   Number of public wires:           5
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_MUX_                          5
     $_NOT_                          2
     $_XOR_                          2

=== $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4 ===

   Number of wires:                 36
   Number of wire bits:             44
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_AND_                          2
     $_MUX_                         10
     $_NOR_                          4
     $_NOT_                          6
     $_OAI3_                         1
     $_OAI4_                         3
     $_OR_                           7
     $_XNOR_                         2

=== $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=8\NY=8 ===

   Number of wires:                 52
   Number of wire bits:             64
   Number of public wires:           5
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_AND_                          6
     $_AOI3_                         2
     $_MUX_                         15
     $_NAND_                         2
     $_NOR_                          4
     $_NOT_                          7
     $_OAI3_                         2
     $_OAI4_                         5
     $_OR_                           5
     $_XNOR_                         2
     $_XOR_                          3

=== $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5 ===

   Number of wires:                  2
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=12\CONGw=3 ===

   Number of wires:                 45
   Number of wire bits:             94
   Number of public wires:           7
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          7
     $_AOI3_                         4
     $_AOI4_                         3
     $_NOT_                          6
     $_OAI3_                         5
     $_OR_                           3
     $_XNOR_                        11
     $_XOR_                          3

=== $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=5\CONGw=2 ===

   Number of wires:                 23
   Number of wire bits:             42
   Number of public wires:           7
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_AOI3_                         4
     $_AOI4_                         2
     $_NOT_                          4
     $_OAI3_                         2
     $_OR_                           2
     $_XNOR_                         4
     $_XOR_                          2

=== $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=5\CONGw=3 ===

   Number of wires:                 45
   Number of wire bits:             73
   Number of public wires:           7
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          7
     $_AOI3_                         4
     $_AOI4_                         3
     $_NOT_                          6
     $_OAI3_                         5
     $_OR_                           3
     $_XNOR_                        11
     $_XOR_                          3

=== $paramod\mesh_torus_port_selector\SW_LOC=0\PPSw=4 ===

   Number of wires:                 21
   Number of wire bits:             28
   Number of public wires:          13
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          3
     $_NOT_                          1
     $_XNOR_                         4

=== $paramod\mesh_torus_port_selector\SW_LOC=1\PPSw=4 ===

   Number of wires:                 21
   Number of wire bits:             28
   Number of public wires:          13
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          3
     $_NOT_                          1
     $_XNOR_                         4

=== $paramod\mesh_torus_port_selector\SW_LOC=2\PPSw=4 ===

   Number of wires:                 20
   Number of wire bits:             27
   Number of public wires:          12
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_MUX_                          3
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         4

=== $paramod\mesh_torus_port_selector\SW_LOC=3\PPSw=4 ===

   Number of wires:                 21
   Number of wire bits:             28
   Number of public wires:          13
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          3
     $_NOT_                          1
     $_XNOR_                         4

=== $paramod\mesh_torus_port_selector\SW_LOC=4\PPSw=4 ===

   Number of wires:                 20
   Number of wire bits:             27
   Number of public wires:          12
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_MUX_                          3
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         4

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=0 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=1 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=10 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=11 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=12 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=13 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=14 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=15 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=16 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=17 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=18 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=19 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=2 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=20 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=21 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=22 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=23 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=24 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=25 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=26 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=27 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=28 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=29 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=3 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=30 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=31 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=32 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=33 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=34 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=35 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=36 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=37 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=38 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=39 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=4 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=40 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=41 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=42 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=43 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=44 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=45 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=46 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=47 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=5 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=6 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=7 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=8 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=9 ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== $paramod\mor1kx_branch_prediction\OPTION_OPERAND_WIDTH=32 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          10
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_XOR_                          1

=== $paramod\mor1kx_cache_lru\NUMWAYS=2 ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AOI3_                         1
     $_NOT_                          3
     $_OAI3_                         1

=== $paramod\mor1kx_lsu_espresso\OPTION_OPERAND_WIDTH=32 ===

   Number of wires:                347
   Number of wire bits:            664
   Number of public wires:          35
   Number of public wire bits:     290
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                537
     $_AND_                         73
     $_AOI3_                        28
     $_AOI4_                         8
     $_DFF_P_                       68
     $_MUX_                        230
     $_NAND_                         8
     $_NOR_                         16
     $_NOT_                         50
     $_OAI3_                        22
     $_OAI4_                        10
     $_OR_                          24

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=11\DATA_WIDTH=32\ENABLE_BYPASS=0 ===

   Number of wires:                 73
   Number of wire bits:            217
   Number of public wires:           9
   Number of public wire bits:     153
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                       64
     $_MUX_                         64

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=11\DATA_WIDTH=32\ENABLE_BYPASS=1 ===

   Number of wires:                116
   Number of wire bits:            322
   Number of public wires:          11
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $_AND_                          1
     $_AOI4_                         5
     $_DFF_P_                       97
     $_MUX_                        128
     $_NAND_                         2
     $_NOT_                         17
     $_OAI3_                         2
     $_OAI4_                         6
     $_OR_                           7

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=12\DATA_WIDTH=32\ENABLE_BYPASS=0 ===

   Number of wires:                 73
   Number of wire bits:            219
   Number of public wires:           9
   Number of public wire bits:     155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                       64
     $_MUX_                         64

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=12\DATA_WIDTH=32\ENABLE_BYPASS=1 ===

   Number of wires:                120
   Number of wire bits:            328
   Number of public wires:          11
   Number of public wire bits:     188
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $_AND_                          1
     $_AOI4_                         5
     $_DFF_P_                       97
     $_MUX_                        128
     $_NAND_                         2
     $_NOT_                         19
     $_OAI3_                         2
     $_OAI4_                         7
     $_OR_                           8

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=4\DATA_WIDTH=101\ENABLE_BYPASS=1 ===

   Number of wires:                230
   Number of wire bits:            836
   Number of public wires:          11
   Number of public wire bits:     517
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                724
     $_AND_                          1
     $_AOI4_                         1
     $_DFF_P_                      304
     $_MUX_                        404
     $_NOT_                          7
     $_OAI3_                         2
     $_OAI4_                         3
     $_OR_                           2

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0 ===

   Number of wires:                 73
   Number of wire bits:            205
   Number of public wires:           9
   Number of public wire bits:     141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_DFF_P_                       64
     $_MUX_                         64

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=101\ENABLE_BYPASS=1 ===

   Number of wires:                244
   Number of wire bits:            858
   Number of public wires:          11
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                738
     $_AND_                          1
     $_AOI4_                         3
     $_DFF_P_                      304
     $_MUX_                        404
     $_NAND_                         1
     $_NOT_                         13
     $_OAI3_                         2
     $_OAI4_                         5
     $_OR_                           5

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=39\ENABLE_BYPASS=1 ===

   Number of wires:                120
   Number of wire bits:            362
   Number of public wires:          11
   Number of public wire bits:     215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                304
     $_AND_                          1
     $_AOI4_                         3
     $_DFF_P_                      118
     $_MUX_                        156
     $_NAND_                         1
     $_NOT_                         13
     $_OAI3_                         2
     $_OAI4_                         5
     $_OR_                           5

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=39\ENABLE_BYPASS=1'1 ===

   Number of wires:                120
   Number of wire bits:            362
   Number of public wires:          11
   Number of public wire bits:     215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                304
     $_AND_                          1
     $_AOI4_                         3
     $_DFF_P_                      118
     $_MUX_                        156
     $_NAND_                         1
     $_NOT_                         13
     $_OAI3_                         2
     $_OAI4_                         5
     $_OR_                           5

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=41\ENABLE_BYPASS=0 ===

   Number of wires:                 91
   Number of wire bits:            265
   Number of public wires:           9
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     $_DFF_P_                       82
     $_MUX_                         82

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=9\DATA_WIDTH=39\ENABLE_BYPASS=0 ===

   Number of wires:                 87
   Number of wire bits:            255
   Number of public wires:           9
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_DFF_P_                       78
     $_MUX_                         78

=== $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=9\DATA_WIDTH=39\ENABLE_BYPASS=1'0 ===

   Number of wires:                 87
   Number of wire bits:            255
   Number of public wires:           9
   Number of public wire bits:     177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_DFF_P_                       78
     $_MUX_                         78

=== $paramod\mor1kx_store_buffer\DEPTH_WIDTH=8\OPTION_OPERAND_WIDTH=32 ===

   Number of wires:                 96
   Number of wire bits:            520
   Number of public wires:          20
   Number of public wire bits:     428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $_AND_                         49
     $_DFF_P_                       18
     $_MUX_                         16
     $_NOT_                          2
     $_XNOR_                         9
     $_XOR_                         18
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=8\DATA_WIDTH=101\ENABLE_BYPASS=1      1

=== $paramod\mor1kx_true_dpram_sclk\ADDR_WIDTH=6\DATA_WIDTH=32 ===

   Number of wires:                176
   Number of wire bits:            465
   Number of public wires:          12
   Number of public wire bits:     239
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $_AOI4_                        32
     $_DFF_P_                       96
     $_MUX_                         96
     $_NOT_                         65
     $_OAI4_                        32
     $_OR_                           1

=== $paramod\mor1kx_wb_mux_cappuccino\OPTION_OPERAND_WIDTH=32 ===

   Number of wires:                 45
   Number of wire bits:            262
   Number of public wires:          12
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $_DFF_P_                       33
     $_MUX_                         96

=== $paramod\mor1kx_wb_mux_espresso\OPTION_OPERAND_WIDTH=32 ===

   Number of wires:                 75
   Number of wire bits:            261
   Number of public wires:          11
   Number of public wire bits:     197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     $_MUX_                         96

=== $paramod\my_one_hot_arbiter\ARBITER_WIDTH=2 ===

   Number of wires:                 10
   Number of wire bits:             43
   Number of public wires:           9
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_DFF_PP0_                      1
     $_MUX_                          1
     $_OR_                           1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2      1
     arbiter_2_one_hot               1

=== $paramod\my_one_hot_arbiter\ARBITER_WIDTH=4 ===

   Number of wires:                 13
   Number of wire bits:             53
   Number of public wires:           9
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_DFF_PP0_                      2
     $_MUX_                          2
     $_NAND_                         1
     $_NOR_                          2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1
     arbiter_4_one_hot               1

=== $paramod\my_one_hot_arbiter_priority_en\ARBITER_WIDTH=2 ===

   Number of wires:                 11
   Number of wire bits:             44
   Number of public wires:          10
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_DFF_PP0_                      1
     $_MUX_                          1
     $_OR_                           1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2      1
     arbiter_2_one_hot               1

=== $paramod\my_one_hot_arbiter_priority_en\ARBITER_WIDTH=4 ===

   Number of wires:                 13
   Number of wire bits:             53
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      2
     $_MUX_                          2
     $_OR_                           3
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1
     arbiter_4_one_hot               1

=== $paramod\next_router_addr_selector_bin\P=4\RXw=2\RYw=1 ===

   Number of wires:                  5
   Number of wire bits:             17
   Number of public wires:           5
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\binary_mux\IN_WIDTH=4\OUT_WIDTH=1      1
     $paramod\binary_mux\IN_WIDTH=8\OUT_WIDTH=2      1

=== $paramod\normalizer\MAX_IN=12\OUTw=2 ===

   Number of wires:                 18
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_AND_                          5
     $_AOI3_                         3
     $_NOR_                          2
     $_NOT_                          2
     $_OAI3_                         2
     $_OR_                           5
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1

=== $paramod\normalizer\MAX_IN=12\OUTw=3 ===

   Number of wires:                 29
   Number of wire bits:             41
   Number of public wires:           3
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_AND_                          7
     $_AOI3_                         8
     $_NAND_                         3
     $_NOR_                          3
     $_NOT_                          3
     $_OAI3_                         3
     $_OR_                           7
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=8      1

=== $paramod\normalizer\MAX_IN=20\OUTw=2 ===

   Number of wires:                 32
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $_AND_                          6
     $_AOI3_                         2
     $_AOI4_                         1
     $_NAND_                         4
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         4
     $_OR_                          10
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1

=== $paramod\normalizer\MAX_IN=24\OUTw=3 ===

   Number of wires:                 52
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $_AND_                          4
     $_AOI3_                         6
     $_AOI4_                         5
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          7
     $_OAI3_                         2
     $_OAI4_                         1
     $_OR_                          22
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=8      1

=== $paramod\normalizer\MAX_IN=4\OUTw=1 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          1
     $_NOR_                          1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2      1

=== $paramod\normalizer\MAX_IN=8\OUTw=1 ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_AND_                          1
     $_AOI3_                         1
     $_NOR_                          1
     $_NOT_                          2
     $_OAI3_                         2
     $_OR_                           1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2      1

=== $paramod\normalizer\MAX_IN=8\OUTw=2 ===

   Number of wires:                 17
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          1
     $_AOI3_                         3
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         2
     $_OR_                           5
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1

=== $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_AND_                          2

=== $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=2 ===

   Number of wires:                  3
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          4

=== $paramod\one_hot_demux\IN_WIDTH=2\SEL_WIDTH=4 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          8

=== $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=11 ===

   Number of wires:                  3
   Number of wire bits:             59
   Number of public wires:           3
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $_AND_                         44

=== $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=4 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_AND_                         16

=== $paramod\one_hot_mux\IN_WIDTH=152\SEL_WIDTH=4 ===

   Number of wires:                 82
   Number of wire bits:            455
   Number of public wires:           6
   Number of public wire bits:     379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $_AOI4_                        76
     $_NAND_                        38

=== $paramod\one_hot_mux\IN_WIDTH=15\SEL_WIDTH=5 ===

   Number of wires:                 24
   Number of wire bits:             89
   Number of public wires:           6
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_AND_                          6
     $_AOI4_                         3
     $_NAND_                         6
     $_OR_                           6

=== $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4 ===

   Number of wires:                 14
   Number of wire bits:             81
   Number of public wires:           6
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_AOI4_                         8
     $_NAND_                         4

=== $paramod\one_hot_mux\IN_WIDTH=24\SEL_WIDTH=8 ===

   Number of wires:                 24
   Number of wire bits:            110
   Number of public wires:           6
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_AOI4_                        12
     $_NAND_                         6
     $_OR_                           3

=== $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=1 ===

   Number of wires:                  9
   Number of wire bits:             44
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_AND_                          2

=== $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2 ===

   Number of wires:                  8
   Number of wire bits:             42
   Number of public wires:           6
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_OR_                           1

=== $paramod\one_hot_mux\IN_WIDTH=418\SEL_WIDTH=11 ===

   Number of wires:                386
   Number of wire bits:           1298
   Number of public wires:           6
   Number of public wire bits:     918
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                418
     $_AOI4_                       190
     $_NAND_                       152
     $_OR_                          76

=== $paramod\one_hot_mux\IN_WIDTH=44\SEL_WIDTH=11 ===

   Number of wires:                 46
   Number of wire bits:            176
   Number of public wires:           6
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $_AOI4_                        20
     $_NAND_                        16
     $_OR_                           8

=== $paramod\one_hot_mux\IN_WIDTH=44\SEL_WIDTH=4 ===

   Number of wires:                 28
   Number of wire bits:            158
   Number of public wires:           6
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $_AOI4_                        22
     $_NAND_                        11

=== $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2 ===

   Number of wires:                 10
   Number of wire bits:             49
   Number of public wires:           6
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_AND_                          4
     $_OR_                           2

=== $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4 ===

   Number of wires:                  8
   Number of wire bits:             48
   Number of public wires:           6
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AOI4_                         2
     $_NAND_                         1

=== $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4\OUT_WIDTH=1 ===

   Number of wires:                  8
   Number of wire bits:             48
   Number of public wires:           6
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AOI4_                         2
     $_NAND_                         1

=== $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=2 ===

   Number of wires:                 14
   Number of wire bits:             63
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $_AND_                          8
     $_OR_                           4

=== $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4 ===

   Number of wires:                 10
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_AOI4_                         4
     $_NAND_                         2

=== $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=8\OUT_WIDTH=1 ===

   Number of wires:                 12
   Number of wire bits:             64
   Number of public wires:           6
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $_AOI4_                         4
     $_NAND_                         2
     $_OR_                           1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=1\BIN_WIDTH=1 ===

   Number of wires:                  4
   Number of wire bits:             35
   Number of public wires:           4
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2 ===

   Number of wires:                  4
   Number of wire bits:             36
   Number of public wires:           4
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=2\BIN_WIDTH=1 ===

   Number of wires:                  4
   Number of wire bits:             36
   Number of public wires:           4
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4 ===

   Number of wires:                  4
   Number of wire bits:             39
   Number of public wires:           4
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4\BIN_WIDTH=2 ===

   Number of wires:                  4
   Number of wire bits:             39
   Number of public wires:           4
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=5\BIN_WIDTH=3 ===

   Number of wires:                  4
   Number of wire bits:             41
   Number of public wires:           4
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=15\SEL_WIDTH=5      1

=== $paramod\one_hot_to_bin\ONE_HOT_WIDTH=8 ===

   Number of wires:                  4
   Number of wire bits:             44
   Number of public wires:           4
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=24\SEL_WIDTH=8      1

=== $paramod\ovc_status\V=2\B=4 ===

   Number of wires:                 39
   Number of wire bits:             52
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $_AND_                          6
     $_DFF_PP0_                      6
     $_MUX_                         10
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          6
     $_OR_                           6
     $_XOR_                          8

=== $paramod\ovc_status\V=4\B=4 ===

   Number of wires:                 71
   Number of wire bits:            102
   Number of public wires:          11
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     $_AND_                         12
     $_DFF_PP0_                     12
     $_MUX_                         20
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                         12
     $_OR_                          12
     $_XOR_                         16

=== $paramod\parallel_count_normalize\INw=12\OUTw=2 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=12\OUTw=4\NUM=12      1
     $paramod\normalizer\MAX_IN=12\OUTw=2      1

=== $paramod\parallel_count_normalize\INw=12\OUTw=3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=12\OUTw=4\NUM=12      1
     $paramod\normalizer\MAX_IN=12\OUTw=3      1

=== $paramod\parallel_count_normalize\INw=20\OUTw=2 ===

   Number of wires:                  3
   Number of wire bits:             27
   Number of public wires:           3
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=20\OUTw=5\NUM=20      1
     $paramod\normalizer\MAX_IN=20\OUTw=2      1

=== $paramod\parallel_count_normalize\INw=4\OUTw=1 ===

   Number of wires:                  3
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=4\OUTw=3\NUM=4      1
     $paramod\normalizer\MAX_IN=4\OUTw=1      1

=== $paramod\parallel_count_normalize\INw=8\OUTw=1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=8\OUTw=4\NUM=8      1
     $paramod\normalizer\MAX_IN=8\OUTw=1      1

=== $paramod\parallel_count_normalize\INw=8\OUTw=2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=8\OUTw=4\NUM=8      1
     $paramod\normalizer\MAX_IN=8\OUTw=2      1

=== $paramod\parallel_counter\IN_WIDTH=2 ===

   Number of wires:                  4
   Number of wire bits:             14
   Number of public wires:           4
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     PC_7_3                          1

=== $paramod\remove_receive_port_one_hot\P=5 ===

   Number of wires:                 17
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          1
     $_NOT_                          3
     $_OAI3_                         2
     $_XNOR_                         4
     $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=4      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=5\BIN_WIDTH=3      2

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=10 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=11 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=3 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=4 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=5 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=6 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=7 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=8 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=12\SW_LOC=9 ===

   Number of wires:                  2
   Number of wire bits:             23
   Number of public wires:           2
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=2\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=2\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              3
   Number of public wires:           2
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=1 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=2 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=3 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=5\SW_LOC=4 ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\remove_sw_loc_one_hot\P=6\SW_LOC=0 ===

   Number of wires:                  2
   Number of wire bits:             11
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\sw_mask_gen\V=2\P=2 ===

   Number of wires:                 97
   Number of wire bits:            260
   Number of public wires:          29
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $_AND_                          5
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                          2
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=1      2
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      2

=== $paramod\sw_mask_gen\V=2\P=3 ===

   Number of wires:                 99
   Number of wire bits:            273
   Number of public wires:          29
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $_AND_                          9
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                          4
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      2

=== $paramod\sw_mask_gen\V=2\P=5 ===

   Number of wires:                103
   Number of wire bits:            299
   Number of public wires:          29
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $_AND_                         17
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                          8
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=2      2
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      2

=== $paramod\sw_mask_gen\V=4\P=12 ===

   Number of wires:                139
   Number of wire bits:            528
   Number of public wires:          29
   Number of public wire bits:     418
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                239
     $_AND_                         89
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                         44
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=44\SEL_WIDTH=11      2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      2

=== $paramod\sw_mask_gen\V=4\P=5 ===

   Number of wires:                111
   Number of wire bits:            353
   Number of public wires:          29
   Number of public wire bits:     271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $_AND_                         33
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                         16
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      2

=== $paramod\swa_input_port_arbiter\ARBITER_WIDTH=4\EXT_P_EN=1\ARBITER_TYPE=1465012801 ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          13
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $paramod\arbiter_priority_en\ARBITER_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4\OUT_WIDTH=1      1

=== $paramod\swa_output_port_arbiter\ARBITER_WIDTH=11\ARBITER_TYPE=24'010100100101001001000001 ===

   Number of wires:                 10
   Number of wire bits:            102
   Number of public wires:          10
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter\ARBITER_WIDTH=11      1

=== $paramod\swa_output_port_arbiter\ARBITER_WIDTH=1\ARBITER_TYPE=24'010100100101001001000001 ===

   Number of wires:                 10
   Number of wire bits:             72
   Number of public wires:          10
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter\ARBITER_WIDTH=1      1

=== $paramod\swa_output_port_arbiter\ARBITER_WIDTH=2\ARBITER_TYPE=24'010100100101001001000001 ===

   Number of wires:                 10
   Number of wire bits:             75
   Number of public wires:          10
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter\ARBITER_WIDTH=2      1

=== $paramod\swa_output_port_arbiter\ARBITER_WIDTH=4\ARBITER_TYPE=1465012801 ===

   Number of wires:                  9
   Number of wire bits:             49
   Number of public wires:           9
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\arbiter_priority_en\ARBITER_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== $paramod\swa_output_port_arbiter\ARBITER_WIDTH=4\ARBITER_TYPE=24'010100100101001001000001 ===

   Number of wires:                 10
   Number of wire bits:             81
   Number of public wires:          10
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\arbiter\ARBITER_WIDTH=4      1

=== $paramod\thermo_arbiter\ARBITER_WIDTH=11 ===

   Number of wires:                 23
   Number of wire bits:            113
   Number of public wires:          11
   Number of public wire bits:      91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $_AND_                         12
     $_DFF_PP1_                     11
     $_MUX_                         20
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                         10
     $paramod\thermo_gen\WIDTH=11      2

=== $paramod\thermo_arbiter\ARBITER_WIDTH=8 ===

   Number of wires:                 20
   Number of wire bits:             83
   Number of public wires:          11
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          9
     $_DFF_PP1_                      8
     $_MUX_                         14
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                          7
     $paramod\thermo_gen\WIDTH=8      2

=== $paramod\thermo_arbiter_ext_priority\ARBITER_WIDTH=8 ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          10
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $_AND_                          8
     $_MUX_                          7
     $_OR_                           1
     $_XOR_                          7
     $paramod\thermo_gen\WIDTH=8      3

=== $paramod\thermo_arbiter_priority_en\ARBITER_WIDTH=8 ===

   Number of wires:                 21
   Number of wire bits:             84
   Number of public wires:          12
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          9
     $_DFF_PP1_                      8
     $_MUX_                         14
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                          7
     $paramod\thermo_gen\WIDTH=8      2

=== $paramod\thermo_gen\WIDTH=11 ===

   Number of wires:                 21
   Number of wire bits:             41
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_OR_                          29

=== $paramod\thermo_gen\WIDTH=4 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_OR_                           5

=== $paramod\thermo_gen\WIDTH=8 ===

   Number of wires:                 12
   Number of wire bits:             26
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_OR_                          17

=== $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32 ===

   Number of wires:                636
   Number of wire bits:            937
   Number of public wires:          33
   Number of public wire bits:     334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                825
     $_AND_                         63
     $_AOI3_                         2
     $_AOI4_                        12
     $_DFF_PP0_                     79
     $_DFF_PP1_                     32
     $_MUX_                        341
     $_NAND_                        21
     $_NOR_                          5
     $_NOT_                         77
     $_OAI3_                         8
     $_OAI4_                        87
     $_OR_                          53
     $_XNOR_                         1
     $_XOR_                         43
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1

=== $paramod\trace_buffer\Fpay=32\TB_Depth=512 ===

   Number of wires:               3042
   Number of wire bits:           5210
   Number of public wires:          10
   Number of public wire bits:    1156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5079
     $_AND_                       2008
     $_DFF_PP0_                   1024
     $_MUX_                       1022
     $_XOR_                       1024
     $paramod\fifo_ram\DATA_WIDTH=32\ADDR_WIDTH=512\SSA_EN=16'0100111001001111      1

=== $paramod\tranc_dir\NX=4\NY=4 ===

   Number of wires:                 72
   Number of wire bits:             88
   Number of public wires:          14
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_AND_                         16
     $_AOI3_                         6
     $_NAND_                         4
     $_NOR_                          8
     $_NOT_                         10
     $_OAI3_                         4
     $_OR_                           8
     $_XNOR_                         2
     $_XOR_                          6

=== $paramod\tree_conventional_routing\ROUTE_NAME=24'010011100100001101000001\K=2\L=2 ===

   Number of wires:                  4
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\tree_nca_routing\K=2\L=2      1

=== $paramod\tree_destport_decoder\K=2 ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=3      1

=== $paramod\tree_deterministic_look_ahead_routing\P=4\ROUTE_NAME=24'010011100100001101000001\K=2\L=2 ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\next_router_addr_selector_bin\P=4\RXw=2\RYw=1      1
     $paramod\tree_conventional_routing\ROUTE_NAME=24'010011100100001101000001\K=2\L=2      1

=== $paramod\tree_nca_routing\K=2\L=2 ===

   Number of wires:                 13
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          3
     $_XNOR_                         1

=== $paramod\vc_alloc_request_gen_determinstic\P=12\V=4 ===

   Number of wires:                452
   Number of wire bits:           4737
   Number of public wires:         164
   Number of public wire bits:    4449
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                528
     $_AND_                        432
     $_NOT_                         48
     $paramod\one_hot_mux\IN_WIDTH=44\SEL_WIDTH=11     48

=== $paramod\vc_alloc_request_gen_determinstic\P=2\V=2 ===

   Number of wires:                 38
   Number of wire bits:            105
   Number of public wires:          22
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                         20
     $_NOT_                          4
     $paramod\one_hot_mux\IN_WIDTH=2\SEL_WIDTH=1      4

=== $paramod\vc_alloc_request_gen_determinstic\P=3\V=2 ===

   Number of wires:                 53
   Number of wire bits:            171
   Number of public wires:          29
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                         30
     $_NOT_                          6
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=2      6

=== $paramod\vc_alloc_request_gen_determinstic\P=5\V=2 ===

   Number of wires:                 83
   Number of wire bits:            363
   Number of public wires:          43
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_AND_                         50
     $_NOT_                         10
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4     10

=== $paramod\vc_alloc_request_gen_determinstic\P=5\V=4 ===

   Number of wires:                193
   Number of wire bits:           1013
   Number of public wires:          73
   Number of public wire bits:     893
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     $_AND_                        180
     $_NOT_                         20
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4     20

=== $paramod\vjtag\VJTAG_INDEX=126 ===

   Number of wires:                 13
   Number of wire bits:             17
   Number of public wires:          13
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\vjtag\VJTAG_INDEX=127 ===

   Number of wires:                 13
   Number of wire bits:             17
   Number of public wires:          13
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod\vjtag_ctrl\DW=32\STW=32\VJTAG_INDEX=126 ===

   Number of wires:                145
   Number of wire bits:            308
   Number of public wires:          34
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $_AND_                         10
     $_AOI3_                         1
     $_DFF_PP0_                     42
     $_MUX_                        132
     $_NAND_                         1
     $_NOR_                          2
     $_NOT_                          5
     $_OR_                           1
     $paramod\vjtag\VJTAG_INDEX=126      1

=== $paramod\wb_burst_bram_ctrl\Dw=32\Aw=14\SELw=4\CTIw=3\BTEw=2 ===

   Number of wires:                604
   Number of wire bits:           1002
   Number of public wires:          28
   Number of public wire bits:     346
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                795
     $_AND_                        185
     $_AOI3_                        10
     $_AOI4_                        13
     $_DFF_P_                       92
     $_MUX_                        287
     $_NAND_                        12
     $_NOR_                         30
     $_NOT_                         74
     $_OAI3_                        23
     $_OAI4_                         3
     $_OR_                          10
     $_XNOR_                         3
     $_XOR_                         53

=== $paramod\weight_counter\WEIGHTw=4 ===

   Number of wires:                 52
   Number of wire bits:             61
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_AND_                          8
     $_AOI3_                         4
     $_DFF_PP0_                      4
     $_MUX_                         12
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          5
     $_OAI3_                         2
     $_OR_                           3
     $_XNOR_                         5
     $_XOR_                          4

=== $paramod\west_first_routing\NX=4\NY=4 ===

   Number of wires:                 29
   Number of wire bits:             36
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          3
     $_AOI3_                         2
     $_AOI4_                         2
     $_NAND_                         4
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OAI4_                         1
     $_OR_                           1
     $paramod\mesh_dir\NX=4\NY=4      1

=== $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2 ===

   Number of wires:                175
   Number of wire bits:           1488
   Number of public wires:          65
   Number of public wire bits:    1378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $_AND_                         19
     $_MUX_                        128
     $_NAND_                         3
     $_NOR_                          6
     $_OR_                           4
     $paramod\binary_mux\IN_WIDTH=128\OUT_WIDTH=32      3
     $paramod\binary_mux\IN_WIDTH=12\OUT_WIDTH=3      2
     $paramod\binary_mux\IN_WIDTH=16\OUT_WIDTH=4      1
     $paramod\binary_mux\IN_WIDTH=4\OUT_WIDTH=1      1
     $paramod\binary_mux\IN_WIDTH=8\OUT_WIDTH=2      1
     $paramod\bus_arbiter\M=4        1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4\OUT_WIDTH=1      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=0 ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=1 ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=2 ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=3 ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=4 ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== $paramod\xy_mesh_routing\NX=2\NY=2\OUT_BIN=0 ===

   Number of wires:                 18
   Number of wire bits:             57
   Number of public wires:           8
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_AND_                          6
     $_AOI3_                         1
     $_AOI4_                         1
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          3
     $_OR_                           2

=== $paramod\xy_mesh_routing\NX=4\NY=4\OUT_BIN=0 ===

   Number of wires:                 34
   Number of wire bits:             77
   Number of public wires:           8
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $_AND_                          8
     $_AOI3_                         1
     $_AOI4_                         2
     $_NAND_                         1
     $_NOR_                          2
     $_NOT_                          5
     $_OAI3_                         2
     $_OAI4_                         1
     $_OR_                           3
     $_XNOR_                         4
     $_XOR_                          2

=== $paramod\xy_mesh_routing\NX=8\NY=8\OUT_BIN=0 ===

   Number of wires:                 49
   Number of wire bits:             96
   Number of public wires:           8
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $_AND_                         12
     $_AOI3_                         3
     $_AOI4_                         2
     $_NAND_                         3
     $_NOR_                          2
     $_NOT_                          8
     $_OAI3_                         3
     $_OAI4_                         1
     $_OR_                           3
     $_XNOR_                         5
     $_XOR_                          4

=== CS_GEN ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:           8
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          3
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          2
     $_OAI3_                         1
     $_OAI4_                         1
     $_OR_                           2
     $_XNOR_                         2
     $_XOR_                          5

=== PC_127_7 ===

   Number of wires:                  5
   Number of wire bits:            365
   Number of public wires:           5
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     CS_GEN                         21
     PC_63_6                         1

=== PC_15_4 ===

   Number of wires:                 10
   Number of wire bits:             31
   Number of public wires:           7
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_NAND_                         1
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         1
     $_XOR_                          1
     CS_GEN                          2
     PC_7_3                          1

=== PC_31_5 ===

   Number of wires:                  5
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     CS_GEN                          5
     PC_15_4                         1

=== PC_63_6 ===

   Number of wires:                  8
   Number of wire bits:            183
   Number of public wires:           5
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_NAND_                         1
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         1
     $_XOR_                          1
     CS_GEN                         10
     PC_31_5                         1

=== PC_7_3 ===

   Number of wires:                  6
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NAND_                         1
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         1
     $_XOR_                          1
     CS_GEN                          1

=== RxD_fifo ===

   Number of wires:               1556
   Number of wire bits:           2426
   Number of public wires:          22
   Number of public wire bits:     883
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2350
     $_AND_                         34
     $_AOI3_                         3
     $_DFF_P_                      804
     $_MUX_                       1447
     $_NAND_                         4
     $_NOR_                          8
     $_NOT_                         15
     $_OAI3_                         2
     $_OAI4_                         5
     $_OR_                          18
     $_XNOR_                         1
     $_XOR_                          9

=== accumulator ===

   Number of wires:                 82
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $_AND_                         10
     $_AOI3_                         9
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                          5
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          15
     $_XNOR_                        12
     $_XOR_                         18

=== add_ss_port ===

   Number of wires:                  2
   Number of wire bits:              8
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_add_ss_port\SW_LOC=1\P=5      1

=== add_sw_loc_one_hot ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== altera_jtag_uart_wb ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          13
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NAND_                         1
     $_NOT_                          3
     $_OR_                           1
     qsys_jtag_uart_0                1

=== altera_reset_synchronizer ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_PP1_                      3

=== altera_simulator_UART ===

   Number of wires:                 16
   Number of wire bits:             90
   Number of public wires:          14
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_DFF_P_                        1
     $_NOR_                          1

=== arbiter ===

   Number of wires:                  7
   Number of wire bits:             52
   Number of public wires:           7
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\thermo_arbiter\ARBITER_WIDTH=8      1

=== arbiter_2_one_hot ===

   Number of wires:                  6
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AOI3_                         2
     $_NOT_                          3

=== arbiter_3_one_hot ===

   Number of wires:                 26
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $_AND_                          6
     $_AOI4_                         3
     $_NAND_                         4
     $_NOR_                          3
     $_NOT_                          5
     $_OAI3_                         3
     $_OR_                           2

=== arbiter_4_one_hot ===

   Number of wires:                 40
   Number of wire bits:             47
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_AND_                          7
     $_AOI4_                         2
     $_MUX_                          4
     $_NAND_                         6
     $_NOR_                          4
     $_NOT_                          8
     $_OAI3_                         3
     $_OAI4_                         1
     $_OR_                           6

=== arbiter_ext_priority ===

   Number of wires:                  4
   Number of wire bits:             25
   Number of public wires:           4
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\thermo_arbiter_ext_priority\ARBITER_WIDTH=8      1

=== arbiter_priority_en ===

   Number of wires:                  8
   Number of wire bits:             53
   Number of public wires:           8
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\thermo_arbiter_priority_en\ARBITER_WIDTH=8      1

=== bin_to_one_hot ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          2
     $_NOR_                          2
     $_NOT_                          1

=== binary_mux ===

   Number of wires:                 27
   Number of wire bits:             67
   Number of public wires:           7
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $_AND_                          2
     $_AOI4_                         5
     $_MUX_                          5
     $_NOR_                          1
     $_NOT_                          6
     $_OAI3_                         5
     $_OR_                           1

=== bus_arbiter ===

   Number of wires:                 13
   Number of wire bits:             62
   Number of public wires:           9
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_AND_                          5
     $_AOI4_                         2
     $_DFF_PP0_                      4
     $_MUX_                          4
     $paramod\arbiter\ARBITER_WIDTH=4      1

=== byte_enabled_single_port_ram ===

   Number of wires:                  6
   Number of wire bits:             76
   Number of public wires:           6
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_single_port_ram_4      1

=== byte_enabled_single_port_ram_1 ===

   Number of wires:                  7
   Number of wire bits:             33
   Number of public wires:           7
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_10 ===

   Number of wires:                 16
   Number of wire bits:            258
   Number of public wires:          16
   Number of public wire bits:     258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_11 ===

   Number of wires:                 17
   Number of wire bits:            283
   Number of public wires:          17
   Number of public wire bits:     283
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_12 ===

   Number of wires:                 18
   Number of wire bits:            308
   Number of public wires:          18
   Number of public wire bits:     308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_13 ===

   Number of wires:                 19
   Number of wire bits:            333
   Number of public wires:          19
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_14 ===

   Number of wires:                 20
   Number of wire bits:            358
   Number of public wires:          20
   Number of public wire bits:     358
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_15 ===

   Number of wires:                 21
   Number of wire bits:            383
   Number of public wires:          21
   Number of public wire bits:     383
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_2 ===

   Number of wires:                  8
   Number of wire bits:             58
   Number of public wires:           8
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_3 ===

   Number of wires:                  9
   Number of wire bits:             83
   Number of public wires:           9
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_4 ===

   Number of wires:                 10
   Number of wire bits:            108
   Number of public wires:          10
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_5 ===

   Number of wires:                 11
   Number of wire bits:            133
   Number of public wires:          11
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_6 ===

   Number of wires:                 12
   Number of wire bits:            158
   Number of public wires:          12
   Number of public wire bits:     158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_7 ===

   Number of wires:                 13
   Number of wire bits:            183
   Number of public wires:          13
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_8 ===

   Number of wires:                 14
   Number of wire bits:            208
   Number of public wires:          14
   Number of public wire bits:     208
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_single_port_ram_9 ===

   Number of wires:                 15
   Number of wire bits:            233
   Number of public wires:          15
   Number of public wire bits:     233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram ===

   Number of wires:                 11
   Number of wire bits:            151
   Number of public wires:          11
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7abe6e865c544468ead223587b01ecf25bd42e77\byte_enabled_true_dual_port_ram_4      1

=== byte_enabled_true_dual_port_ram_1 ===

   Number of wires:                 13
   Number of wire bits:             65
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_10 ===

   Number of wires:                 31
   Number of wire bits:            515
   Number of public wires:          31
   Number of public wire bits:     515
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_11 ===

   Number of wires:                 33
   Number of wire bits:            565
   Number of public wires:          33
   Number of public wire bits:     565
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_12 ===

   Number of wires:                 35
   Number of wire bits:            615
   Number of public wires:          35
   Number of public wire bits:     615
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_13 ===

   Number of wires:                 37
   Number of wire bits:            665
   Number of public wires:          37
   Number of public wire bits:     665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_14 ===

   Number of wires:                 39
   Number of wire bits:            715
   Number of public wires:          39
   Number of public wire bits:     715
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_15 ===

   Number of wires:                 41
   Number of wire bits:            765
   Number of public wires:          41
   Number of public wire bits:     765
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_2 ===

   Number of wires:                 15
   Number of wire bits:            115
   Number of public wires:          15
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_3 ===

   Number of wires:                 17
   Number of wire bits:            165
   Number of public wires:          17
   Number of public wire bits:     165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_4 ===

   Number of wires:                 19
   Number of wire bits:            215
   Number of public wires:          19
   Number of public wire bits:     215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_5 ===

   Number of wires:                 21
   Number of wire bits:            265
   Number of public wires:          21
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_6 ===

   Number of wires:                 23
   Number of wire bits:            315
   Number of public wires:          23
   Number of public wire bits:     315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_7 ===

   Number of wires:                 25
   Number of wire bits:            365
   Number of public wires:          25
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_8 ===

   Number of wires:                 27
   Number of wire bits:            415
   Number of public wires:          27
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== byte_enabled_true_dual_port_ram_9 ===

   Number of wires:                 29
   Number of wire bits:            465
   Number of public wires:          29
   Number of public wire bits:     465
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== check_destination_addr ===

   Number of wires:                  7
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AOI3_                         1
     $_NOT_                          1
     $_XNOR_                         2
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=2\T2=2\T3=2\EAw=2      1

=== check_single_bit_assertation ===

   Number of wires:                  5
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          1
     $_NOT_                          1
     $_OR_                           1
     $paramod\parallel_counter\IN_WIDTH=2      1

=== class_ovc_table ===

   Number of wires:                  2
   Number of wire bits:              6
   Number of public wires:           2
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== classic_weight_counter ===

   Number of wires:                 50
   Number of wire bits:             59
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $_AND_                          8
     $_AOI3_                         4
     $_DFF_PP0_                      4
     $_MUX_                          8
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          6
     $_OAI3_                         2
     $_OR_                           4
     $_XNOR_                         5
     $_XOR_                          4

=== clk_source ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     altera_reset_synchronizer       1

=== comb_nonspec_allocator ===

   Number of wires:                338
   Number of wire bits:           1447
   Number of public wires:         145
   Number of public wire bits:    1254
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                337
     $_AND_                         60
     $_AOI3_                         5
     $_MUX_                         64
     $_NAND_                        20
     $_NOR_                         50
     $_NOT_                         25
     $_OAI3_                        20
     $_OR_                          62
     $paramod$131fea07547fa4e5c74366a79732afe6633f81f8\nonspec_sw_alloc      1
     $paramod\arbiter\ARBITER_WIDTH=4     20
     $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=4      5
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      5

=== combined_vc_sw_alloc ===

   Number of wires:                 25
   Number of wire bits:            635
   Number of public wires:          25
   Number of public wire bits:     635
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== congestion_out_based_3port_avb_ovc ===

   Number of wires:                 14
   Number of wire bits:            102
   Number of public wires:          14
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=12\OUTw=2      4

=== congestion_out_based_avb_ovc_not_granted_ivc ===

   Number of wires:                140
   Number of wire bits:            361
   Number of public wires:          35
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_AND_                         40
     $_AOI3_                        12
     $_DFF_PP0_                     16
     $_NAND_                         8
     $_NOT_                         32
     $_OAI3_                         4
     $_OR_                           8
     $_XNOR_                        12
     $_XOR_                         40
     $paramod\accumulator\INw=12\OUTw=4\NUM=12      4
     $paramod\accumulator\INw=4\OUTw=3\NUM=4      4
     $paramod\normalizer\MAX_IN=24\OUTw=3      4

=== congestion_out_based_avb_ovc_w2 ===

   Number of wires:                 15
   Number of wire bits:             90
   Number of public wires:          15
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=8\OUTw=1      4

=== congestion_out_based_avb_ovc_w3 ===

   Number of wires:                 11
   Number of wire bits:             67
   Number of public wires:          11
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=4\OUTw=1      4

=== congestion_out_based_avb_ovc_w4 ===

   Number of wires:                 18
   Number of wire bits:            112
   Number of public wires:          18
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_NOT_                         16
     $paramod\parallel_count_normalize\INw=8\OUTw=2      4

=== congestion_out_based_ivc_notgrant ===

   Number of wires:                 52
   Number of wire bits:            142
   Number of public wires:           8
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $_AND_                         22
     $_AOI3_                         2
     $_AOI4_                         1
     $_DFF_PP0_                     20
     $_NAND_                         3
     $_NOR_                          5
     $_NOT_                         24
     $_OAI3_                         1
     $_OAI4_                         1
     $_OR_                           6
     $paramod\accumulator\INw=20\OUTw=5\NUM=20      1

=== congestion_out_based_ivc_req ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\parallel_count_normalize\INw=20\OUTw=2      1

=== congestion_out_gen ===

   Number of wires:                  7
   Number of wire bits:             82
   Number of public wires:           7
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP0_                     10
     $paramod\congestion_out_based_ivc_req\P=5\V=4\CONGw=2      1

=== crc_32_combinational ===

   Number of wires:                821
   Number of wire bits:            914
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                850
     $_NOT_                          3
     $_XNOR_                        20
     $_XOR_                        827

=== crc_32_multi_channel ===

   Number of wires:                380
   Number of wire bits:            753
   Number of public wires:          13
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                652
     $_AND_                          2
     $_AOI4_                        32
     $_DFF_PP0_                    128
     $_MUX_                        160
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                        163
     $_OAI3_                        32
     $_OAI4_                       128
     $_OR_                           2
     crc_32_combinational            1

=== credit_counter ===

   Number of wires:                888
   Number of wire bits:           2846
   Number of public wires:         161
   Number of public wire bits:    2119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1066
     $_AND_                         63
     $_DFF_PP0_                    100
     $_DFF_PP1_                     20
     $_MUX_                        260
     $_NAND_                        19
     $_NOR_                         46
     $_NOT_                        164
     $_OAI3_                        44
     $_OR_                         224
     $_XNOR_                        20
     $_XOR_                         80
     $paramod$0ac1f378a53d6deba79871178b7f116888247fd7\port_pre_sel_gen      1
     $paramod\inport_module\V=4\P=5      5
     $paramod\sw_mask_gen\V=4\P=5     20

=== crossbar ===

   Number of wires:                 40
   Number of wire bits:           1533
   Number of public wires:          40
   Number of public wire bits:    1533
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $_OR_                           5
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=0\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=1\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=2\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=3\P=5      1
     $paramod\add_ss_port\TOPOLOGY=1296388936\SW_LOC=4\P=5      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=1      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=2      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=3      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=4      1
     $paramod\binary_mux\IN_WIDTH=152\OUT_WIDTH=38      5
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4\BIN_WIDTH=2      5

=== custom_or ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_OR_                          15

=== deadlock_detector ===

   Number of wires:                100
   Number of wire bits:            213
   Number of public wires:          18
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $_AND_                         32
     $_DFF_PP0_                     36
     $_MUX_                         12
     $_NAND_                         4
     $_NOR_                         16
     $_NOT_                          4
     $_OAI4_                         2
     $_OR_                           9
     $_XNOR_                         4
     $_XOR_                         12

=== debug_IVC_flit_type_order_check ===

   Number of wires:                 59
   Number of wire bits:             68
   Number of public wires:          12
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $_AND_                         22
     $_AOI4_                         4
     $_DFF_PP0_                      7
     $_NAND_                         4
     $_NOR_                          9
     $_NOT_                          7
     $_OAI3_                         5

=== debug_mesh_edges ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== debug_mesh_tori_route_ckeck ===

   Number of wires:                 11
   Number of wire bits:             32
   Number of public wires:          11
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== destp_generator ===

   Number of wires:                  6
   Number of wire bits:             15
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$0e151b8176c50832d77e673be477f42aa727896c\mesh_torus_destp_generator      1

=== distance_gen ===

   Number of wires:                  3
   Number of wire bits:              8
   Number of public wires:           3
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_distance_gen\T1=4\T2=4\T3=4\EAw=2\DISTw=4\TOPOLOGY=1296388936      1

=== dual_port_ram ===

   Number of wires:               2327
   Number of wire bits:           2827
   Number of public wires:          73
   Number of public wire bits:     559
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2796
     $_AND_                        174
     $_DFF_P_                      528
     $_MUX_                       2048
     $_NAND_                         7
     $_NOR_                          6
     $_NOT_                         16
     $_OR_                          17

=== duato_mesh_routing ===

   Number of wires:                 41
   Number of wire bits:             48
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_AND_                          7
     $_AOI3_                         4
     $_NAND_                         5
     $_NOT_                          2
     $_OAI3_                         2
     $_OAI4_                         2
     $_OR_                           6
     $paramod\mesh_dir\NX=4\NY=4      1

=== extract_header_flit_info ===

   Number of wires:                 14
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          5

=== fast_minimum_number ===

   Number of wires:                653
   Number of wire bits:            731
   Number of public wires:          10
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                651
     $_AND_                        132
     $_AOI3_                        38
     $_AOI4_                        24
     $_NAND_                        17
     $_NOR_                         16
     $_NOT_                         59
     $_OAI3_                        79
     $_OAI4_                         2
     $_OR_                         118
     $_XNOR_                       117
     $_XOR_                         49

=== fifo_ram ===

   Number of wires:                  7
   Number of wire bits:             75
   Number of public wires:           7
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== flit_buffer ===

   Number of wires:                188
   Number of wire bits:            551
   Number of public wires:          42
   Number of public wire bits:     389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                232
     $_AND_                          4
     $_DFF_PP0_                     28
     $_MUX_                        128
     $_NAND_                         8
     $_NOR_                          4
     $_NOT_                          4
     $_OR_                          15
     $_XNOR_                         8
     $_XOR_                         28
     $paramod\fifo_ram\DATA_WIDTH=34\ADDR_WIDTH=4\SSA_EN=16'0100111001001111      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== fwft_fifo ===

   Number of wires:                 28
   Number of wire bits:             35
   Number of public wires:          12
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                          2
     $_DFF_PP0_                      4
     $_DFF_P_                        2
     $_MUX_                         10
     $_NOT_                          3
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== fwft_fifo_with_output_clear ===

   Number of wires:                 34
   Number of wire bits:             41
   Number of public wires:          13
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_AND_                          4
     $_DFF_PP0_                      4
     $_DFF_P_                        2
     $_MUX_                         10
     $_NOT_                          5
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== generic_dual_port_ram ===

   Number of wires:                 11
   Number of wire bits:             49
   Number of public wires:          11
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$28a3f71600fb6329fd56c908e1e0be7a65319f94\byte_enabled_true_dual_port_ram      1

=== generic_single_port_ram ===

   Number of wires:                  6
   Number of wire bits:             25
   Number of public wires:           6
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$28a3f71600fb6329fd56c908e1e0be7a65319f94\byte_enabled_single_port_ram      1

=== hdr_flit_weight_update ===

   Number of wires:                  3
   Number of wire bits:             76
   Number of public wires:           3
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== header_flit_generator ===

   Number of wires:                  8
   Number of wire bits:             69
   Number of public wires:           8
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== header_flit_update_lk_route_ovc ===

   Number of wires:                 25
   Number of wire bits:            240
   Number of public wires:          21
   Number of public wire bits:     236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_DFF_PP0_                      5
     $_MUX_                         40
     $_OR_                           1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2

=== injection_ratio_ctrl ===

   Number of wires:                273
   Number of wire bits:            320
   Number of public wires:          15
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                298
     $_AND_                         39
     $_AOI3_                        20
     $_AOI4_                         5
     $_DFF_PP0_                     10
     $_DFF_PP1_                      7
     $_DFF_P_                        7
     $_MUX_                         31
     $_NAND_                        13
     $_NOR_                         31
     $_NOT_                         35
     $_OAI3_                        19
     $_OAI4_                         4
     $_OR_                          22
     $_XNOR_                        12
     $_XOR_                         43

=== inout_ports ===

   Number of wires:                237
   Number of wire bits:           2240
   Number of public wires:          64
   Number of public wire bits:    2067
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                471
     $_AND_                         20
     $_AOI3_                        20
     $_DFF_PP0_                    120
     $_MUX_                        144
     $_NOR_                         20
     $_NOT_                         20
     $_OR_                         122
     $paramod$4637f2af02f32a2f97b6b13907f5c32a9fc806b1\vc_alloc_request_gen      1
     $paramod$4edf7951efd635fc4171bb514fd791832e7bedd0\congestion_out_gen      1
     $paramod$4ff66b48d01737f953b9dab905a669d2203c72f9\input_ports      1
     $paramod$8151711bf35d10e496f098d75f1adb65ab10cd4d\ss_allocator      1
     $paramod$822e572a4602b0868157783b0fdc95f340d05391\credit_counter      1

=== inport_module ===

   Number of wires:                 16
   Number of wire bits:            184
   Number of public wires:          16
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $_AND_                         32
     $_MUX_                         32
     $_OR_                           1
     $paramod\one_hot_demux\IN_WIDTH=4\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== input_ports ===

   Number of wires:                 39
   Number of wire bits:           1341
   Number of public wires:          36
   Number of public wire bits:    1338
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_MUX_                         32
     $_OR_                           4
     $paramod$1e968e60c9ff4c082c6f4aaafe2451aa4784f7d9\input_queue_per_port      1
     $paramod$396f1ff4384b0f76b627cdb888ebaa952b9265de\input_queue_per_port      1
     $paramod$90a83aad98692279d2f8703afaba016bec4738ea\input_queue_per_port      1
     $paramod$a7c4134dfbebb2485151bd3926cf7316268af5c4\input_queue_per_port      1
     $paramod$df02a6f47f09bb21938ff7a0e5f07c6edcbfb3bb\input_queue_per_port      1

=== input_queue_per_port ===

   Number of wires:                 73
   Number of wire bits:            459
   Number of public wires:          58
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $_AND_                          4
     $_DFF_PP0_                     11
     $_DFF_PP1_                      1
     $_MUX_                         33
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         4
     $_OAI4_                         3
     $_OR_                           6
     $paramod$0641ffb8594dfd9f0f1819623a706331565e6dab\extract_header_flit_info      1
     $paramod$1efa661f73f6bc372f2471c0f86b7f379878ad79\fwft_fifo      4
     $paramod$74789524394e5fb64256ac589de83926f5c88f8e\destp_generator      4
     $paramod$aaff518c17304ef1afa90ed0a5a03e3984ae71d0\look_ahead_routing      1
     $paramod$fb2a2dcdc3ff3d7a2d71cd1fb567a1cf063cee6d\header_flit_update_lk_route_ovc      1
     $paramod\class_ovc_table\C=4\V=4\CVw=16\CLASS_SETTING=16'1111111111111111      4
     $paramod\fwft_fifo\DATA_WIDTH=2\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=3\MAX_DEPTH=1      4
     $paramod\fwft_fifo\DATA_WIDTH=4\MAX_DEPTH=1      8
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1

=== jtag_control_port ===

   Number of wires:                 29
   Number of wire bits:             42
   Number of public wires:          20
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $_AND_                          3
     $_DFF_P_                        8
     $_MUX_                         10
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $paramod\vjtag\VJTAG_INDEX=127      1

=== jtag_source_probe ===

   Number of wires:                 42
   Number of wire bits:             55
   Number of public wires:          20
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_AND_                          4
     $_AOI4_                         2
     $_DFF_P_                        8
     $_MUX_                         15
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          4
     $_OAI3_                         2
     $paramod\vjtag\VJTAG_INDEX=127      1

=== jtag_system_en ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_NOT_                          1
     $paramod\jtag_control_port\VJTAG_INDEX=127\DW=2      1

=== jtag_uart_wb ===

   Number of wires:                 15
   Number of wire bits:             89
   Number of public wires:          15
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     altera_jtag_uart_wb             1

=== look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:            109
   Number of public wires:          15
   Number of public wire bits:     109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$f5d93a1ffbcc3b78de1fce76b365058097b4fc0e\mesh_torus_look_ahead_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=8\T2=8\T3=8\RAw=3      1

=== mesh_dir ===

   Number of wires:                 22
   Number of wire bits:             26
   Number of public wires:          10
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                          4
     $_AOI3_                         2
     $_NAND_                         2
     $_NOT_                          4
     $_OAI3_                         2
     $_XNOR_                         4

=== mesh_tori_addr_encoder ===

   Number of wires:                 34
   Number of wire bits:             40
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_AND_                          9
     $_AOI3_                         4
     $_AOI4_                         2
     $_NAND_                         5
     $_NOT_                          4
     $_OAI4_                         4
     $_OR_                           7

=== mesh_tori_dspt_clear_gen ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          2
     $_NOT_                          1

=== mesh_tori_endp_addr_decode ===

   Number of wires:                  5
   Number of wire bits:             11
   Number of public wires:           5
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mesh_tori_router_addr_decode ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mesh_torus_adaptive_avb_ovc_mux ===

   Number of wires:                 57
   Number of wire bits:             94
   Number of public wires:          13
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_MUX_                          8
     $_NAND_                         1
     $_NOT_                         25
     $_OAI4_                         4
     $_OR_                          10

=== mesh_torus_adaptive_dest_encoder ===

   Number of wires:                  9
   Number of wire bits:             59
   Number of public wires:           8
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_MUX_                          2
     $_NOR_                          1
     $_XOR_                          2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== mesh_torus_adaptive_look_ahead_routing ===

   Number of wires:                 33
   Number of wire bits:            151
   Number of public wires:          22
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_AND_                          4
     $_AOI3_                         4
     $_MUX_                         32
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          4
     $_OR_                           3
     $paramod$3b96b9f643b90351f985a35f59d803371269bf1d\mesh_torus_ni_conventional_routing      2
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      2

=== mesh_torus_add_ss_port ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_NOT_                          1
     $_OAI3_                         1
     $_OR_                           1

=== mesh_torus_conventional_routing ===

   Number of wires:                  9
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\xy_mesh_routing\NX=4\NY=4\OUT_BIN=0      1

=== mesh_torus_destp_decoder ===

   Number of wires:                 15
   Number of wire bits:             35
   Number of public wires:           8
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_AND_                          2
     $_MUX_                          1
     $_NOR_                          6
     $_NOT_                          4
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\bin_to_one_hot\BIN_WIDTH=1\ONE_HOT_WIDTH=2      1
     $paramod\remove_sw_loc_one_hot\P=6\SW_LOC=0      1

=== mesh_torus_destp_generator ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$3d25e1f3b8902e6775c1d86759b6683e1ea99b05\mesh_torus_destp_decoder      1
     $paramod$84aa93f4c812f37200320babea3221d816170a72\mesh_torus_mask_non_assignable_destport      1

=== mesh_torus_deterministic_look_ahead_routing ===

   Number of wires:                 13
   Number of wire bits:             68
   Number of public wires:          13
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\mesh_torus_next_router_addr_predictor\P=5\TOPOLOGY=1296388936\NX=4\NY=4      1
     $paramod\mesh_torus_next_router_inport_predictor\TOPOLOGY=1296388936\P=5      1
     $paramod\remove_receive_port_one_hot\P=5      1

=== mesh_torus_distance_gen ===

   Number of wires:                 34
   Number of wire bits:             47
   Number of public wires:           7
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_AND_                          3
     $_AOI4_                         2
     $_MUX_                          2
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         3
     $_OR_                           1
     $_XNOR_                         6
     $_XOR_                          5
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=4      2

=== mesh_torus_dynamic_portsel_control ===

   Number of wires:                 61
   Number of wire bits:            503
   Number of public wires:          21
   Number of public wire bits:     463
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                140
     $_AND_                         20
     $_NOR_                         20
     $_NOT_                         20
     $_OR_                          20
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=0      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=1      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=2      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=3      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=0\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=1\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=2\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=3\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=4\PPSw=4      4
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=0      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=1      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=10      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=11      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=12      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=13      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=14      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=15      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=16      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=17      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=18      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=19      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=2      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=3      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=4      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=5      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=6      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=7      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=8      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=9      1

=== mesh_torus_look_ahead_routing ===

   Number of wires:                 15
   Number of wire bits:             92
   Number of public wires:          15
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      8
     $paramod$43cad72c2f25f99aa5eed79d1fd969994b227949\mesh_torus_deterministic_look_ahead_routing      1

=== mesh_torus_mask_non_assignable_destport ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mesh_torus_next_router_addr_predictor ===

   Number of wires:                 36
   Number of wire bits:             44
   Number of public wires:           5
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $_AND_                          2
     $_MUX_                         10
     $_NOR_                          4
     $_NOT_                          6
     $_OAI3_                         1
     $_OAI4_                         3
     $_OR_                           7
     $_XNOR_                         2

=== mesh_torus_next_router_inport_predictor ===

   Number of wires:                  2
   Number of wire bits:             10
   Number of public wires:           2
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mesh_torus_ni_conventional_routing ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$b94d53e114daf757eef385bf8596e0e149a15f19\mesh_torus_conventional_routing      1

=== mesh_torus_noc ===

   Number of wires:                131
   Number of wire bits:           2374
   Number of public wires:          65
   Number of public wire bits:    2308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $_MUX_                         96
     $_OR_                           3
     $paramod$de660932912390c63100fcf45494a411fa9aaa7f\router      4

=== mesh_torus_port_presel_based_dst_routers_vc ===

   Number of wires:                 23
   Number of wire bits:             42
   Number of public wires:           7
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_AOI3_                         4
     $_AOI4_                         2
     $_NOT_                          4
     $_OAI3_                         2
     $_OR_                           2
     $_XNOR_                         4
     $_XOR_                          2

=== mesh_torus_port_selector ===

   Number of wires:                 21
   Number of wire bits:             28
   Number of public wires:          13
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          3
     $_NOT_                          1
     $_XNOR_                         4

=== mesh_torus_ssa_check_destport ===

   Number of wires:                  6
   Number of wire bits:             20
   Number of public wires:           6
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      2

=== mesh_torus_swap_port_presel_gen ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_PP0_                      1
     $_MUX_                          1

=== mesh_torus_vc_alloc_request_gen_adaptive ===

   Number of wires:                115
   Number of wire bits:            903
   Number of public wires:          35
   Number of public wire bits:     823
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                240
     $_AND_                         60
     $_NOR_                         20
     $_NOT_                         60
     $_OR_                          20
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=0      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=1      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=2      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=3      4
     $paramod\mesh_tori_dspt_clear_gen\SSA_EN=16'0100111001001111\DSTPw=4\SW_LOC=4      4
     $paramod\mesh_torus_adaptive_avb_ovc_mux\V=4     20
     $paramod\mesh_torus_port_selector\SW_LOC=0\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=1\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=2\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=3\PPSw=4      4
     $paramod\mesh_torus_port_selector\SW_LOC=4\PPSw=4      4
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=0      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=1      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=10      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=11      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=12      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=13      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=14      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=15      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=16      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=17      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=18      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=19      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=2      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=3      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=4      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=5      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=6      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=7      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=8      1
     $paramod\mesh_torus_swap_port_presel_gen\V=4\ESCAP_VC_MASK=4'1000\VC_NUM=9      1

=== mor1k ===

   Number of wires:                 34
   Number of wire bits:            387
   Number of public wires:          34
   Number of public wire bits:     387
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_NOT_                          1
     $paramod$9e11186363afa7dd1fde7431ab72e53c5389744d\mor1kx      1

=== mor1k_16Soc ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mor1k_16Soc_top ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mor1k_tile ===

   Number of wires:                357
   Number of wire bits:           2917
   Number of public wires:         245
   Number of public wire bits:    2805
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     $_AND_                         27
     $_AOI3_                        10
     $_AOI4_                         4
     $_MUX_                         32
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         10
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          26
     $paramod$606a23e5cb2e234e720304734a6598e3f15082d5\wb_single_port_ram      1
     $paramod$8af181adf5ffd3abbe2f48910ee4b5dc439f87e0\jtag_uart_wb      1
     $paramod$8c1d2d5078934e92ad9f7f6e330a8f2c93e7581f\mor1k      1
     $paramod$8c2ea6be911c23890da417389aa92f03f110c98c\ni_master      1
     $paramod\timer\PRESCALER_WIDTH=8\Dw=32\Aw=3\SELw=4\TAGw=3\CNTw=32      1
     $paramod\wishbone_bus\M=4\S=4\Dw=32\Aw=32\SELw=4\TAGw=3\CTIw=3\BTEw=2      1
     clk_source                      1

=== mor1kx ===

   Number of wires:                 81
   Number of wire bits:            963
   Number of public wires:          81
   Number of public wire bits:     963
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$7b676a8d88555b86cb147327b17aabdf07221440\mor1kx_bus_if_wb32      1
     $paramod$87bd01bbb414ee55ee8dacddcd36d7171a4526e7\mor1kx_bus_if_wb32      1
     $paramod$f39d15b6d4b6938b9ae4688fcfaa48d178cdf8e5\mor1kx_cpu      1

=== mor1kx_branch_prediction ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          10
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $_MUX_                          1
     $_XOR_                          1

=== mor1kx_bus_if_avalon ===

   Number of wires:                 44
   Number of wire bits:            242
   Number of public wires:          21
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_AND_                          7
     $_AOI3_                         1
     $_DFF_P_                        4
     $_NAND_                         3
     $_NOR_                          3
     $_NOT_                          6
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           5

=== mor1kx_bus_if_wb32 ===

   Number of wires:                 27
   Number of wire bits:            222
   Number of public wires:          24
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AND_                          1
     $_DFF_P_                        1
     $_NOT_                          1
     $_OR_                           2

=== mor1kx_cache_lru ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_AOI3_                         1
     $_NOT_                          3
     $_OAI3_                         1

=== mor1kx_cfgrs ===

   Number of wires:                 12
   Number of wire bits:            384
   Number of public wires:          12
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mor1kx_cpu ===

   Number of wires:                 53
   Number of wire bits:            756
   Number of public wires:          53
   Number of public wire bits:     756
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$f405eb819f3fad5212a553a7e2539b1e9ec5b173\mor1kx_cpu_cappuccino      1

=== mor1kx_cpu_cappuccino ===

   Number of wires:                244
   Number of wire bits:           1951
   Number of public wires:         244
   Number of public wire bits:    1951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $paramod$0ae7720d3bdf7fffdea958b87ac845015b3cc4b8\mor1kx_execute_ctrl_cappuccino      1
     $paramod$33a3c77f1355b536bd4621500d145147baeee108\mor1kx_fetch_cappuccino      1
     $paramod$49b25e9d24e32c316b74794ce87750fc82813a53\mor1kx_decode      1
     $paramod$70034a99b5aa5651ee9d9d1d443df8c7a785a215\mor1kx_ctrl_cappuccino      1
     $paramod$7a4d297dc0785195fb6d0f9b07ecca52fc200828\mor1kx_decode_execute_cappuccino      1
     $paramod$7a5f011bec27708c7c100b68e22d7a9b442ede07\mor1kx_lsu_cappuccino      1
     $paramod$8411a79acc422629d322cb8ef5f57430f2dca625\mor1kx_rf_cappuccino      1
     $paramod$fb281add24f09e6698cad1377a76fd610c221e37\mor1kx_execute_alu      1
     $paramod\mor1kx_branch_prediction\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_cappuccino\OPTION_OPERAND_WIDTH=32      1

=== mor1kx_cpu_espresso ===

   Number of wires:                131
   Number of wire bits:           1227
   Number of public wires:         131
   Number of public wire bits:    1227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $paramod$497926b3d39eecf87d4666a62ffcb3c616088dec\mor1kx_decode      1
     $paramod$5725d1efa3d3c2cf4251c86d9fd666ed98818da7\mor1kx_execute_alu      1
     $paramod$e8dd9b2179959141fce9bdf354c72e632496bbb2\mor1kx_fetch_espresso      1
     $paramod$e9dc77fac9e6d23c23556576130a569bdb3da4bd\mor1kx_rf_espresso      1
     $paramod$f43386495d45ebadc21e1636fb9c439e52c6800c\mor1kx_ctrl_espresso      1
     $paramod\mor1kx_lsu_espresso\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_espresso\OPTION_OPERAND_WIDTH=32      1

=== mor1kx_cpu_prontoespresso ===

   Number of wires:                137
   Number of wire bits:           1295
   Number of public wires:         137
   Number of public wire bits:    1295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $paramod$497926b3d39eecf87d4666a62ffcb3c616088dec\mor1kx_decode      1
     $paramod$5725d1efa3d3c2cf4251c86d9fd666ed98818da7\mor1kx_execute_alu      1
     $paramod$82f234fb442dbdd3e80a7c36e703e367588e324b\mor1kx_fetch_prontoespresso      1
     $paramod$e9dc77fac9e6d23c23556576130a569bdb3da4bd\mor1kx_rf_espresso      1
     $paramod$f43386495d45ebadc21e1636fb9c439e52c6800c\mor1kx_ctrl_prontoespresso      1
     $paramod\mor1kx_lsu_espresso\OPTION_OPERAND_WIDTH=32      1
     $paramod\mor1kx_wb_mux_espresso\OPTION_OPERAND_WIDTH=32      1

=== mor1kx_ctrl_cappuccino ===

   Number of wires:               1808
   Number of wire bits:           3839
   Number of public wires:         141
   Number of public wire bits:    1925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2294
     $_AND_                        629
     $_AOI3_                        54
     $_AOI4_                       248
     $_DFF_P_                      267
     $_MUX_                        556
     $_NAND_                        95
     $_NOR_                        126
     $_NOT_                         86
     $_OAI3_                        86
     $_OR_                          85
     $_XNOR_                         7
     $_XOR_                         52
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$d6586f4cdc0d911399bae5e272cef5d204737708\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== mor1kx_ctrl_espresso ===

   Number of wires:               2572
   Number of wire bits:           4288
   Number of public wires:         122
   Number of public wire bits:    1653
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2917
     $_AND_                        522
     $_AOI3_                        27
     $_AOI4_                        12
     $_DFF_P_                      204
     $_MUX_                        742
     $_NAND_                        58
     $_NOR_                         90
     $_NOT_                        559
     $_OAI3_                        59
     $_OAI4_                       237
     $_OR_                         344
     $_XNOR_                         2
     $_XOR_                         58
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$67225d851fadc6e3c961548e17f60fc8480d0895\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== mor1kx_ctrl_prontoespresso ===

   Number of wires:               2327
   Number of wire bits:           4074
   Number of public wires:         123
   Number of public wire bits:    1716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2636
     $_AND_                        452
     $_AOI3_                        11
     $_AOI4_                        10
     $_DFF_P_                      169
     $_MUX_                        652
     $_NAND_                        73
     $_NOR_                         60
     $_NOT_                        559
     $_OAI3_                        66
     $_OAI4_                       235
     $_OR_                         316
     $_XOR_                         30
     $paramod$0988442e7bf49b3a6af7c772139c2bfe6b05e716\mor1kx_pic      1
     $paramod$84f32bc9e07d1110eb5e48d8b5f1862ecc440bc7\mor1kx_cfgrs      1
     mor1kx_ticktimer                1

=== mor1kx_dcache ===

   Number of wires:                804
   Number of wire bits:           1660
   Number of public wires:          75
   Number of public wire bits:     908
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                960
     $_AND_                         91
     $_AOI3_                        26
     $_AOI4_                        45
     $_DFF_P_                       71
     $_MUX_                        394
     $_NAND_                        16
     $_NOR_                         26
     $_NOT_                        158
     $_OAI3_                        20
     $_OAI4_                        68
     $_OR_                          40
     $_XOR_                          1
     $paramod\mor1kx_cache_lru\NUMWAYS=2      1
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=12\DATA_WIDTH=32\ENABLE_BYPASS=1      2
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=9\DATA_WIDTH=39\ENABLE_BYPASS=1'0      1

=== mor1kx_decode ===

   Number of wires:                230
   Number of wire bits:            441
   Number of public wires:          52
   Number of public wire bits:     263
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $_AND_                         28
     $_AOI3_                        32
     $_MUX_                         20
     $_NAND_                        17
     $_NOR_                         35
     $_NOT_                         31
     $_OAI3_                        14
     $_OAI4_                         8
     $_OR_                          76

=== mor1kx_decode_execute_cappuccino ===

   Number of wires:                655
   Number of wire bits:           1283
   Number of public wires:         113
   Number of public wire bits:     577
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                953
     $_AND_                        105
     $_AOI3_                        52
     $_AOI4_                         2
     $_DFF_P_                      213
     $_MUX_                        277
     $_NAND_                        80
     $_NOR_                         15
     $_NOT_                         24
     $_OAI3_                        27
     $_OAI4_                         2
     $_OR_                          44
     $_XNOR_                        40
     $_XOR_                         72

=== mor1kx_dmmu ===

   Number of wires:                228
   Number of wire bits:            666
   Number of public wires:          40
   Number of public wire bits:     478
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                262
     $_AND_                         60
     $_AOI3_                         3
     $_AOI4_                        15
     $_DFF_P_                        3
     $_MUX_                         66
     $_NAND_                        13
     $_NOR_                          8
     $_NOT_                         45
     $_OAI3_                        12
     $_OAI4_                        14
     $_OR_                          21
     $paramod\mor1kx_true_dpram_sclk\ADDR_WIDTH=6\DATA_WIDTH=32      2

=== mor1kx_execute_alu ===

   Number of wires:               3976
   Number of wire bits:           4601
   Number of public wires:          59
   Number of public wire bits:     589
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4212
     $_AND_                        944
     $_AOI3_                       295
     $_AOI4_                        15
     $_DFF_P_                      131
     $_MUX_                        515
     $_NAND_                        62
     $_NOR_                        508
     $_NOT_                        365
     $_OAI3_                        42
     $_OAI4_                        66
     $_OR_                         132
     $_XNOR_                       309
     $_XOR_                        828

=== mor1kx_execute_ctrl_cappuccino ===

   Number of wires:                235
   Number of wire bits:            657
   Number of public wires:          81
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                451
     $_AND_                         60
     $_AOI3_                         1
     $_AOI4_                         1
     $_DFF_P_                      166
     $_MUX_                        185
     $_NAND_                         9
     $_NOR_                          4
     $_NOT_                          8
     $_OAI3_                         9
     $_OAI4_                         1
     $_OR_                           7

=== mor1kx_fetch_cappuccino ===

   Number of wires:                614
   Number of wire bits:           1290
   Number of public wires:          57
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                899
     $_AND_                        168
     $_AOI3_                         8
     $_AOI4_                         1
     $_DFF_P_                      176
     $_MUX_                        354
     $_NAND_                         8
     $_NOR_                         12
     $_NOT_                         82
     $_OAI3_                         6
     $_OAI4_                        32
     $_OR_                          20
     $_XNOR_                         2
     $_XOR_                         30

=== mor1kx_fetch_espresso ===

   Number of wires:                327
   Number of wire bits:            738
   Number of public wires:          35
   Number of public wire bits:     353
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                521
     $_AND_                        162
     $_AOI3_                         6
     $_AOI4_                         2
     $_DFF_P_                      104
     $_MUX_                        161
     $_NAND_                         5
     $_NOR_                         15
     $_NOT_                         14
     $_OAI3_                         4
     $_OAI4_                         1
     $_OR_                          18
     $_XOR_                         29

=== mor1kx_fetch_prontoespresso ===

   Number of wires:                960
   Number of wire bits:           1515
   Number of public wires:          56
   Number of public wire bits:     518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1149
     $_AND_                        325
     $_AOI3_                        28
     $_AOI4_                         7
     $_DFF_P_                      107
     $_MUX_                        319
     $_NAND_                        37
     $_NOR_                         35
     $_NOT_                         65
     $_OAI3_                        37
     $_OAI4_                        13
     $_OR_                          84
     $_XNOR_                        23
     $_XOR_                         69

=== mor1kx_fetch_tcm_prontoespresso ===

   Number of wires:               1027
   Number of wire bits:           1475
   Number of public wires:          46
   Number of public wire bits:     367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1298
     $_AND_                        275
     $_AOI3_                        12
     $_DFF_P_                      147
     $_MUX_                        526
     $_NAND_                        40
     $_NOR_                         37
     $_NOT_                         54
     $_OAI3_                        34
     $_OAI4_                         2
     $_OR_                         111
     $_XOR_                         60

=== mor1kx_icache ===

   Number of wires:                659
   Number of wire bits:           1410
   Number of public wires:          63
   Number of public wire bits:     791
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                782
     $_AND_                         79
     $_AOI3_                        15
     $_AOI4_                        41
     $_DFF_P_                       70
     $_MUX_                        252
     $_NAND_                        11
     $_NOR_                         22
     $_NOT_                        151
     $_OAI3_                        26
     $_OAI4_                        69
     $_OR_                          41
     $_XOR_                          1
     $paramod\mor1kx_cache_lru\NUMWAYS=2      1
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=12\DATA_WIDTH=32\ENABLE_BYPASS=0      2
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=9\DATA_WIDTH=39\ENABLE_BYPASS=0      1

=== mor1kx_immu ===

   Number of wires:                266
   Number of wire bits:            735
   Number of public wires:          41
   Number of public wire bits:     510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                397
     $_AND_                        143
     $_AOI3_                         8
     $_AOI4_                        15
     $_DFF_P_                       36
     $_MUX_                         98
     $_NAND_                         9
     $_NOR_                         20
     $_NOT_                         42
     $_OAI3_                         9
     $_OAI4_                        13
     $_OR_                           2
     $paramod\mor1kx_true_dpram_sclk\ADDR_WIDTH=6\DATA_WIDTH=32      2

=== mor1kx_lsu_cappuccino ===

   Number of wires:               1215
   Number of wire bits:           2082
   Number of public wires:          83
   Number of public wire bits:     854
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1412
     $_AND_                        120
     $_AOI3_                        39
     $_AOI4_                        42
     $_DFF_P_                      117
     $_MUX_                        268
     $_NAND_                        85
     $_NOR_                         39
     $_NOT_                        261
     $_OAI3_                        80
     $_OAI4_                       101
     $_OR_                         195
     $_XOR_                         64
     $paramod\mor1kx_store_buffer\DEPTH_WIDTH=8\OPTION_OPERAND_WIDTH=32      1

=== mor1kx_lsu_espresso ===

   Number of wires:                347
   Number of wire bits:            664
   Number of public wires:          35
   Number of public wire bits:     290
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                537
     $_AND_                         73
     $_AOI3_                        28
     $_AOI4_                         8
     $_DFF_P_                       68
     $_MUX_                        230
     $_NAND_                         8
     $_NOR_                         16
     $_NOT_                         50
     $_OAI3_                        22
     $_OAI4_                        10
     $_OR_                          24

=== mor1kx_pic ===

   Number of wires:                132
   Number of wire bits:            426
   Number of public wires:          14
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $_AND_                         64
     $_DFF_P_                       32
     $_MUX_                         32
     $_NAND_                        32
     $_NOT_                         36
     $_OAI4_                        32
     $_OR_                          17

=== mor1kx_rf_cappuccino ===

   Number of wires:                640
   Number of wire bits:           1470
   Number of public wires:          59
   Number of public wire bits:     734
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1165
     $_AND_                         24
     $_AOI3_                         6
     $_AOI4_                         8
     $_DFF_P_                      235
     $_MUX_                        804
     $_NAND_                         1
     $_NOR_                          2
     $_NOT_                         32
     $_OAI3_                         5
     $_OAI4_                        12
     $_OR_                          14
     $_XNOR_                        10
     $_XOR_                         10
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0      2

=== mor1kx_rf_espresso ===

   Number of wires:                 89
   Number of wire bits:            342
   Number of public wires:          19
   Number of public wire bits:     229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                228
     $_AND_                         55
     $_DFF_P_                       47
     $_MUX_                        111
     $_NOT_                          1
     $_OR_                           2
     $_XNOR_                        10
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=5\DATA_WIDTH=32\ENABLE_BYPASS=0      2

=== mor1kx_simple_dpram_sclk ===

   Number of wires:                190
   Number of wire bits:            438
   Number of public wires:          11
   Number of public wire bits:     228
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                339
     $_AND_                          1
     $_AOI4_                        15
     $_DFF_P_                       97
     $_MUX_                        128
     $_NAND_                         7
     $_NOT_                         49
     $_OAI3_                         2
     $_OAI4_                        17
     $_OR_                          23

=== mor1kx_store_buffer ===

   Number of wires:                 58
   Number of wire bits:            466
   Number of public wires:          20
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $_AND_                         22
     $_DFF_P_                       10
     $_MUX_                          8
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $_XNOR_                         4
     $_XOR_                         11
     $paramod\mor1kx_simple_dpram_sclk\ADDR_WIDTH=4\DATA_WIDTH=101\ENABLE_BYPASS=1      1

=== mor1kx_ticktimer ===

   Number of wires:                377
   Number of wire bits:            640
   Number of public wires:          12
   Number of public wire bits:     213
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                523
     $_AND_                        153
     $_AOI3_                         1
     $_DFF_P_                       64
     $_MUX_                         95
     $_NAND_                         2
     $_NOR_                          3
     $_NOT_                         72
     $_OAI3_                         2
     $_OAI4_                        32
     $_OR_                          39
     $_XNOR_                         1
     $_XOR_                         59

=== mor1kx_true_dpram_sclk ===

   Number of wires:                176
   Number of wire bits:            517
   Number of public wires:          12
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                322
     $_AOI4_                        32
     $_DFF_P_                       96
     $_MUX_                         96
     $_NOT_                         65
     $_OAI4_                        32
     $_OR_                           1

=== mor1kx_wb_mux_cappuccino ===

   Number of wires:                 45
   Number of wire bits:            262
   Number of public wires:          12
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $_DFF_P_                       33
     $_MUX_                         96

=== mor1kx_wb_mux_espresso ===

   Number of wires:                 75
   Number of wire bits:            261
   Number of public wires:          11
   Number of public wire bits:     197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     $_MUX_                         96

=== my_one_hot_arbiter ===

   Number of wires:                 13
   Number of wire bits:             53
   Number of public wires:           9
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_AND_                          1
     $_DFF_PP0_                      2
     $_MUX_                          2
     $_NAND_                         1
     $_NOR_                          2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1
     arbiter_4_one_hot               1

=== my_one_hot_arbiter_priority_en ===

   Number of wires:                 13
   Number of wire bits:             53
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFF_PP0_                      2
     $_MUX_                          2
     $_OR_                           3
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1
     arbiter_4_one_hot               1

=== negetive_first_routing ===

   Number of wires:                 40
   Number of wire bits:             47
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                         10
     $_AOI3_                         4
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           5
     $paramod\mesh_dir\NX=4\NY=4      1

=== next_router_addr_selector_bin ===

   Number of wires:                  5
   Number of wire bits:             39
   Number of public wires:           5
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\binary_mux\IN_WIDTH=15\OUT_WIDTH=3      2

=== ni_conventional_routing ===

   Number of wires:                 13
   Number of wire bits:             86
   Number of public wires:          13
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$e8e81941aac1c9de60eb74551e3da0cf2042ef4d\mesh_torus_ni_conventional_routing      1
     $paramod\mesh_tori_endp_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\EAw=3      1
     $paramod\mesh_tori_router_addr_decode\TOPOLOGY=1296388936\T1=4\T2=4\T3=4\RAw=3      1

=== ni_master ===

   Number of wires:                938
   Number of wire bits:           2464
   Number of public wires:         202
   Number of public wire bits:    1712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1043
     $_AND_                         37
     $_AOI3_                        27
     $_AOI4_                        90
     $_DFF_PP0_                     43
     $_DFF_PP1_                      9
     $_MUX_                        419
     $_NAND_                        14
     $_NOR_                         22
     $_NOT_                        167
     $_OAI3_                        99
     $_OAI4_                        28
     $_OR_                          62
     $_XNOR_                         3
     $_XOR_                          5
     $paramod$40c75dfd0f26e09797dafa954563d382088deecc\header_flit_generator      1
     $paramod$4967a05e54b85d5926ad56e3b36a8a5c5be4e372\extract_header_flit_info      1
     $paramod$6569f3da58b64cd3ea090cab751845c600f54410\ni_vc_dma      4
     $paramod$7228567bcea60b3741eb34f35ef3780d1df9a4cf\ni_vc_wb_slave_regs      4
     $paramod$e6f19a3e71e3c4029ee6af97cb52ed922a03cfaa\ni_conventional_routing      1
     $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=4      1
     $paramod\bus_arbiter\M=4        2
     $paramod\flit_buffer\V=4\B=4\Fpay=32\DEBUG_EN=1\SSA_EN=16'0100111001001111      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4\BIN_WIDTH=2      2
     $paramod\ovc_status\V=4\B=4      1

=== ni_vc_dma ===

   Number of wires:                668
   Number of wire bits:            881
   Number of public wires:          68
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                753
     $_AND_                        183
     $_AOI3_                        36
     $_AOI4_                        13
     $_DFF_PP0_                     34
     $_DFF_PP1_                      2
     $_MUX_                         99
     $_NAND_                        21
     $_NOR_                         36
     $_NOT_                         81
     $_OAI3_                        47
     $_OAI4_                        29
     $_OR_                          45
     $_XNOR_                        20
     $_XOR_                        107

=== ni_vc_wb_slave_regs ===

   Number of wires:                256
   Number of wire bits:            464
   Number of public wires:          34
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                417
     $_AND_                         13
     $_AOI3_                         5
     $_DFF_PP0_                     96
     $_DFF_PP1_                      1
     $_MUX_                        277
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                          9
     $_OR_                           8

=== noc ===

   Number of wires:                 10
   Number of wire bits:          44067
   Number of public wires:          10
   Number of public wire bits:   44067
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$7870d851b0d8f647b25143ecdaa93a065143d554\mesh_torus_noc      1

=== nonspec_sw_alloc ===

   Number of wires:                135
   Number of wire bits:            682
   Number of public wires:          72
   Number of public wire bits:     619
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_AOI3_                        20
     $_MUX_                         64
     $_NAND_                         5
     $_NOR_                         10
     $_NOT_                         20
     $_OR_                           2
     $paramod\custom_or\IN_NUM=5\OUT_WIDTH=5      1
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      5
     $paramod\swa_input_port_arbiter\ARBITER_WIDTH=4\EXT_P_EN=1\ARBITER_TYPE=1465012801      5
     $paramod\swa_output_port_arbiter\ARBITER_WIDTH=4\ARBITER_TYPE=1465012801      5

=== normalizer ===

   Number of wires:                 17
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          3
     $_AOI3_                         3
     $_NAND_                         2
     $_NOT_                          3
     $_OAI3_                         2
     $_OR_                           5
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      1

=== north_last_routing ===

   Number of wires:                 41
   Number of wire bits:             48
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_AND_                          8
     $_AOI3_                         2
     $_NAND_                         8
     $_NOR_                          1
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           6
     $paramod\mesh_dir\NX=4\NY=4      1

=== odd_even_routing ===

   Number of wires:                 57
   Number of wire bits:             72
   Number of public wires:          13
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_AND_                          8
     $_AOI3_                         7
     $_AOI4_                         3
     $_MUX_                          1
     $_NAND_                         3
     $_NOR_                          6
     $_NOT_                          5
     $_OAI3_                         2
     $_OR_                           5
     $_XNOR_                         5
     $_XOR_                          3

=== one_hot_demux ===

   Number of wires:                  3
   Number of wire bits:             29
   Number of public wires:           3
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_AND_                         20

=== one_hot_mux ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:           6
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                          8
     $_AOI4_                         4
     $_NAND_                         8
     $_OR_                           8

=== one_hot_to_bin ===

   Number of wires:                  4
   Number of wire bits:             39
   Number of public wires:           4
   Number of public wire bits:      39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=4      1

=== output_weight_latch ===

   Number of wires:                  5
   Number of wire bits:             11
   Number of public wires:           5
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== ovc_status ===

   Number of wires:                147
   Number of wire bits:            194
   Number of public wires:          11
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $_AND_                         24
     $_AOI3_                         8
     $_DFF_PP0_                     20
     $_MUX_                         36
     $_NAND_                        12
     $_NOR_                         16
     $_NOT_                         12
     $_OAI3_                         4
     $_OR_                          20
     $_XNOR_                         4
     $_XOR_                         28

=== parallel_count_normalize ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\accumulator\INw=12\OUTw=4\NUM=12      1
     $paramod\normalizer\MAX_IN=12\OUTw=2      1

=== parallel_counter ===

   Number of wires:                  4
   Number of wire bits:            261
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     PC_127_7                        1

=== port_pre_sel_gen ===

   Number of wires:                  8
   Number of wire bits:             96
   Number of public wires:           8
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\mesh_torus_port_presel_based_dst_routers_vc\PPSw=4\P=5\CONGw=2      1

=== port_presel_based_dst_ports_credit ===

   Number of wires:                182
   Number of wire bits:            230
   Number of public wires:          10
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $_AND_                         22
     $_AOI3_                         4
     $_AOI4_                         1
     $_DFF_P_                       16
     $_MUX_                         28
     $_NAND_                         8
     $_NOR_                         23
     $_NOT_                         12
     $_OAI3_                        10
     $_OR_                          27
     $_XNOR_                        11
     $_XOR_                         30

=== port_presel_based_dst_ports_vc ===

   Number of wires:                 45
   Number of wire bits:             86
   Number of public wires:          11
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $_AND_                          6
     $_AOI3_                         4
     $_AOI4_                         2
     $_NOT_                          6
     $_OAI3_                         6
     $_OR_                           2
     $_XNOR_                        10
     $_XOR_                          2
     $paramod\accumulator\INw=4\OUTw=3\NUM=4      4

=== port_presel_based_dst_routers_ovc ===

   Number of wires:                 19
   Number of wire bits:             38
   Number of public wires:          15
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          4
     $_NOT_                          4

=== qsys_jtag_uart_0 ===

   Number of wires:                107
   Number of wire bits:            200
   Number of public wires:          34
   Number of public wire bits:     127
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                108
     $_AND_                         19
     $_AOI3_                         3
     $_AOI4_                         1
     $_DFF_PN0_                     10
     $_DFF_PN1_                      1
     $_MUX_                         17
     $_NAND_                         6
     $_NOR_                          9
     $_NOT_                         14
     $_OAI3_                         6
     $_OAI4_                         1
     $_OR_                          10
     $_XOR_                          9
     qsys_jtag_uart_0_scfifo_r       1
     qsys_jtag_uart_0_scfifo_w       1

=== qsys_jtag_uart_0_scfifo_r ===

   Number of wires:                 10
   Number of wire bits:             29
   Number of public wires:          10
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== qsys_jtag_uart_0_scfifo_w ===

   Number of wires:                  9
   Number of wire bits:             28
   Number of public wires:           9
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== qsys_jtag_uart_0_sim_scfifo_r ===

   Number of wires:                  7
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== qsys_jtag_uart_0_sim_scfifo_w ===

   Number of wires:                  7
   Number of wire bits:             26
   Number of public wires:           7
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== remove_receive_port_one_hot ===

   Number of wires:                 17
   Number of wire bits:             35
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $_AND_                          1
     $_AOI3_                         1
     $_MUX_                          1
     $_NOT_                          3
     $_OAI3_                         2
     $_XNOR_                         4
     $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=4      1
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=5\BIN_WIDTH=3      2

=== remove_sw_loc_one_hot ===

   Number of wires:                  2
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== router ===

   Number of wires:                 80
   Number of wire bits:           1788
   Number of public wires:          47
   Number of public wire bits:    1755
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $_DFF_PP0_                     20
     $_MUX_                         64
     $_OR_                           2
     $paramod$9d0ddb3eea52127b6964e66e2fcc702553c78a1c\crossbar      1
     $paramod$c365faaabdcd58ae1feea884562b19548aeade12\inout_ports      1
     $paramod$e4153ffe2d3285d9a171af0e1f996d83515ac7da\combined_vc_sw_alloc      1

=== rra_priority_lock ===

   Number of wires:                  9
   Number of wire bits:             30
   Number of public wires:           9
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $paramod\arbiter_priority_en\ARBITER_WIDTH=8      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=8\OUT_WIDTH=1      1

=== simple_dual_port_ram ===

   Number of wires:               1189
   Number of wire bits:           1661
   Number of public wires:          70
   Number of public wire bits:     542
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1639
     $_AND_                         94
     $_DFF_P_                      520
     $_MUX_                       1016
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          4

=== single_port_ram ===

   Number of wires:               1185
   Number of wire bits:           1652
   Number of public wires:          69
   Number of public wire bits:     536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1636
     $_AND_                         93
     $_DFF_P_                      518
     $_MUX_                       1016
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          4

=== single_port_ram_top ===

   Number of wires:                  7
   Number of wire bits:             81
   Number of public wires:           7
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== ss_allocator ===

   Number of wires:                 38
   Number of wire bits:            784
   Number of public wires:          26
   Number of public wire bits:     772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $_DFF_PP0_                      4
     $_OR_                          12
     $paramod$071192b2a66e50302ea281a04a86a848bf763fcb\ssa_per_vc      1
     $paramod$17933c2a68684d803ca1e8a0484d5e6e21fcc0e1\ssa_per_vc      1
     $paramod$35b04d6155c0db58c86bb765149adafcde308e3b\ssa_per_vc      1
     $paramod$3bbda9d12a16bbb102771249fdba042932098ee4\ssa_per_vc      1
     $paramod$3da4fc9d388b5b2a31216ebf90c8173621d6d264\ssa_per_vc      1
     $paramod$42cced697f494e0361326e04c9adf1910087f426\ssa_per_vc      1
     $paramod$4aff0633d03b3a4488ad78a3a7f526279e793118\ssa_per_vc      1
     $paramod$4c0ce16fe204804b431bee6c0df4df9576684178\ssa_per_vc      1
     $paramod$62bf0a164db44242c3771621a38a020119e30e8c\ssa_per_vc      1
     $paramod$6305adf7d8fa93a2680a4c634ea80c9aaaaa96e7\ssa_per_vc      1
     $paramod$79a56193739f47a4f48f5c9ca31c70f679a90d7c\ssa_per_vc      1
     $paramod$94d2af3efde79e9ec0048f871e18eab032e1980e\ssa_per_vc      1
     $paramod$a0531431eb3bc2364fd36bde372f7dcfc0ba1b09\ssa_per_vc      1
     $paramod$c762101d317893ceafdaa289d52a3c0cb0e85573\ssa_per_vc      1
     $paramod$dba52151149fb2572026f916bce948836019bdd8\ssa_per_vc      1
     $paramod$f2d15a67fcafae0f17516f9fa941bf694d6cdefe\ssa_per_vc      1

=== ssa_check_destport ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$d96e5b83ee2ef7fd1ced388abde0489ac80c842c\mesh_torus_ssa_check_destport      1

=== ssa_per_vc ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          24
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          9
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          2
     $_OAI4_                         1
     $_OR_                           1
     $paramod$8880b6ce3be58a5940327c39971da8b38a5fc5f8\extract_header_flit_info      1
     $paramod$c2f971e78c41cf65ae07324fde809e2cf2020764\ssa_check_destport      1

=== sw_mask_gen ===

   Number of wires:                111
   Number of wire bits:            353
   Number of public wires:          29
   Number of public wire bits:     271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $_AND_                         33
     $_DFF_PP0_                      2
     $_MUX_                         96
     $_NOT_                         16
     $_OR_                           4
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4      2
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      2

=== swa_input_port_arbiter ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          13
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_AND_                          1
     $paramod\arbiter_priority_en\ARBITER_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4\OUT_WIDTH=1      1

=== swa_output_port_arbiter ===

   Number of wires:                  9
   Number of wire bits:             49
   Number of public wires:           9
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\arbiter_priority_en\ARBITER_WIDTH=4      1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4      1

=== thermo_arbiter ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          11
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $_AND_                          5
     $_DFF_PP1_                      4
     $_MUX_                          6
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                          3
     $paramod\thermo_gen\WIDTH=4      2

=== thermo_arbiter_ext_priority ===

   Number of wires:                 13
   Number of wire bits:             40
   Number of public wires:          10
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_AND_                          4
     $_MUX_                          3
     $_OR_                           1
     $_XOR_                          3
     $paramod\thermo_gen\WIDTH=4      3

=== thermo_arbiter_priority_en ===

   Number of wires:                 17
   Number of wire bits:             44
   Number of public wires:          12
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $_AND_                          5
     $_DFF_PP1_                      4
     $_MUX_                          6
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                          3
     $paramod\thermo_gen\WIDTH=4      2

=== thermo_gen ===

   Number of wires:                 36
   Number of wire bits:             66
   Number of public wires:           2
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_OR_                          49

=== timer ===

   Number of wires:                636
   Number of wire bits:            937
   Number of public wires:          33
   Number of public wire bits:     334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                825
     $_AND_                         63
     $_AOI3_                         2
     $_AOI4_                        12
     $_DFF_PP0_                     79
     $_DFF_PP1_                     32
     $_MUX_                        341
     $_NAND_                        21
     $_NOR_                          5
     $_NOT_                         77
     $_OAI3_                         8
     $_OAI4_                        87
     $_OR_                          53
     $_XNOR_                         1
     $_XOR_                         43
     $paramod\bin_to_one_hot\BIN_WIDTH=3\ONE_HOT_WIDTH=8      1

=== trace_buffer ===

   Number of wires:               3042
   Number of wire bits:           5210
   Number of public wires:          10
   Number of public wire bits:    1156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5079
     $_AND_                       2008
     $_DFF_PP0_                   1024
     $_MUX_                       1022
     $_XOR_                       1024
     $paramod\fifo_ram\DATA_WIDTH=32\ADDR_WIDTH=512\SSA_EN=16'0100111001001111      1

=== tranc_dir ===

   Number of wires:                 72
   Number of wire bits:             88
   Number of public wires:          14
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_AND_                         16
     $_AOI3_                         6
     $_NAND_                         4
     $_NOR_                          8
     $_NOT_                         10
     $_OAI3_                         4
     $_OR_                           8
     $_XNOR_                         2
     $_XOR_                          6

=== tranc_duato_routing ===

   Number of wires:                 39
   Number of wire bits:             46
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $_AND_                          7
     $_AOI3_                         2
     $_AOI4_                         1
     $_NAND_                         5
     $_NOR_                          2
     $_NOT_                          2
     $_OAI3_                         3
     $_OAI4_                         2
     $_OR_                           2
     $paramod\tranc_dir\NX=4\NY=4      1

=== tranc_negetive_first_routing ===

   Number of wires:                 40
   Number of wire bits:             47
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_AND_                         10
     $_AOI3_                         4
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           5
     $paramod\tranc_dir\NX=4\NY=4      1

=== tranc_north_last_routing ===

   Number of wires:                 41
   Number of wire bits:             48
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $_AND_                          8
     $_AOI3_                         2
     $_NAND_                         8
     $_NOR_                          1
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           6
     $paramod\tranc_dir\NX=4\NY=4      1

=== tranc_ring_routing ===

   Number of wires:                 39
   Number of wire bits:             53
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $_AND_                          7
     $_AOI3_                         3
     $_DLATCH_P_                     3
     $_NAND_                         4
     $_NOR_                          4
     $_NOT_                          6
     $_OAI3_                         2
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          3

=== tranc_west_first_routing ===

   Number of wires:                 29
   Number of wire bits:             36
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          3
     $_AOI3_                         2
     $_AOI4_                         2
     $_NAND_                         4
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OAI4_                         1
     $_OR_                           1
     $paramod\tranc_dir\NX=4\NY=4      1

=== tranc_xy_routing ===

   Number of wires:                 20
   Number of wire bits:             32
   Number of public wires:          12
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_AND_                          8
     $_NOR_                          2
     $_NOT_                          3
     $paramod\tranc_dir\NX=4\NY=4      1

=== tree_conventional_routing ===

   Number of wires:                  4
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\tree_nca_routing\K=2\L=2      1

=== tree_destp_generator ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod\remove_sw_loc_one_hot\P=3\SW_LOC=0      1
     $paramod\tree_destport_decoder\K=2      1

=== tree_destport_decoder ===

   Number of wires:                  2
   Number of wire bits:              5
   Number of public wires:           2
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\bin_to_one_hot\BIN_WIDTH=2\ONE_HOT_WIDTH=3      1

=== tree_deterministic_look_ahead_routing ===

   Number of wires:                  7
   Number of wire bits:             21
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$b13e8765a445c0353e5625e28e0d2c09a35e8b06\tree_conventional_routing      1
     $paramod\next_router_addr_selector_bin\P=4\RXw=2\RYw=1      1

=== tree_look_ahead_routing ===

   Number of wires:                  9
   Number of wire bits:             24
   Number of public wires:           9
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_DFF_PP0_                      4
     $paramod\tree_deterministic_look_ahead_routing\P=4\ROUTE_NAME=24'010011100100001101000001\K=2\L=2      1

=== tree_nca_routing ===

   Number of wires:                 13
   Number of wire bits:             17
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_AND_                          1
     $_MUX_                          1
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          3
     $_XNOR_                         1

=== tree_noc ===

   Number of wires:                 56
   Number of wire bits:           1709
   Number of public wires:          56
   Number of public wire bits:    1709
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $_MUX_                         32
     $_OR_                           1
     $paramod$e67a0e912c0af3c1dbbca8321fc421327118571b\router      1
     $paramod$fa3ab084b5f8fcb17128dbed68057fbb8b47d4b2\router      2

=== vc_alloc_request_gen ===

   Number of wires:                 17
   Number of wire bits:            579
   Number of public wires:          17
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\vc_alloc_request_gen_determinstic\P=5\V=4      1

=== vc_alloc_request_gen_determinstic ===

   Number of wires:                193
   Number of wire bits:           1013
   Number of public wires:          73
   Number of public wire bits:     893
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     $_AND_                        180
     $_NOT_                         20
     $paramod\one_hot_mux\IN_WIDTH=16\SEL_WIDTH=4     20

=== vc_priority_based_dest_port ===

   Number of wires:                 10
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AOI3_                         3
     $_NOR_                          2
     $_NOT_                          4
     $_OAI3_                         1
     $_OR_                           1

=== vjtag ===

   Number of wires:                 13
   Number of wire bits:             17
   Number of public wires:          13
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== vjtag_ctrl ===

   Number of wires:                115
   Number of wire bits:            248
   Number of public wires:          34
   Number of public wire bits:     165
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_AND_                         10
     $_AOI3_                         1
     $_DFF_PP0_                     42
     $_MUX_                        102
     $_NAND_                         1
     $_NOR_                          2
     $_NOT_                          5
     $_OR_                           1
     $paramod\vjtag\VJTAG_INDEX=126      1

=== vjtag_wb ===

   Number of wires:                153
   Number of wire bits:            532
   Number of public wires:          24
   Number of public wire bits:     341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                324
     $_AND_                         53
     $_DFF_PP0_                     66
     $_DFF_PP1_                      1
     $_DFF_P_                       32
     $_MUX_                        127
     $_NAND_                         3
     $_NOT_                          4
     $_OAI3_                         1
     $_OAI4_                         2
     $_OR_                           2
     $_XOR_                         32
     $paramod\vjtag_ctrl\DW=32\STW=32\VJTAG_INDEX=126      1

=== wb_bram_ctrl ===

   Number of wires:                 23
   Number of wire bits:            174
   Number of public wires:          21
   Number of public wire bits:     172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $_AND_                          2
     $_DFF_P_                        1
     $_NOR_                          1

=== wb_burst_bram_ctrl ===

   Number of wires:                484
   Number of wire bits:            862
   Number of public wires:          28
   Number of public wire bits:     330
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                663
     $_AND_                        154
     $_AOI3_                        10
     $_AOI4_                         5
     $_DFF_P_                       88
     $_MUX_                        239
     $_NAND_                        11
     $_NOR_                         26
     $_NOT_                         52
     $_OAI3_                        21
     $_OAI4_                         6
     $_OR_                          11
     $_XNOR_                         3
     $_XOR_                         37

=== wb_single_port_ram ===

   Number of wires:                 20
   Number of wire bits:            173
   Number of public wires:          20
   Number of public wire bits:     173
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$afa0d31b6b1b657b0d1d69c837c20c8828b92f8e\single_port_ram_top      1
     $paramod$f3b47cb113fd0e37100769dbbd4184b304395753\wb_bram_ctrl      1

=== weight_control ===

   Number of wires:                 11
   Number of wire bits:             36
   Number of public wires:          11
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_AND_                          1
     $paramod\weight_counter\WEIGHTw=4      1

=== weight_counter ===

   Number of wires:                 52
   Number of wire bits:             61
   Number of public wires:           9
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_AND_                          8
     $_AOI3_                         4
     $_DFF_PP0_                      4
     $_MUX_                         12
     $_NAND_                         1
     $_NOR_                          4
     $_NOT_                          5
     $_OAI3_                         2
     $_OR_                           3
     $_XNOR_                         5
     $_XOR_                          4

=== weight_update_per_port ===

   Number of wires:                  9
   Number of wire bits:            126
   Number of public wires:           9
   Number of public wire bits:     126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $_AND_                          1
     $_MUX_                         37
     $paramod\hdr_flit_weight_update\V=4\Fpay=32\EAw=3\DSTPw=4\WEIGHTw=4\C=2      1

=== weights_update ===

   Number of wires:                  9
   Number of wire bits:            448
   Number of public wires:           9
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod$7ce417925b54484708e8030d4975bd7c515a0b9e\weight_update_per_port      4

=== west_first_routing ===

   Number of wires:                 29
   Number of wire bits:             36
   Number of public wires:          15
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $_AND_                          3
     $_AOI3_                         2
     $_AOI4_                         2
     $_NAND_                         4
     $_NOR_                          1
     $_NOT_                          1
     $_OAI3_                         1
     $_OAI4_                         1
     $_OR_                           1
     $paramod\mesh_dir\NX=4\NY=4      1

=== wishbone_bus ===

   Number of wires:                175
   Number of wire bits:           1468
   Number of public wires:          65
   Number of public wire bits:    1358
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $_AND_                         19
     $_MUX_                        128
     $_NAND_                         3
     $_NOR_                          6
     $_OR_                           4
     $paramod\binary_mux\IN_WIDTH=128\OUT_WIDTH=32      3
     $paramod\binary_mux\IN_WIDTH=12\OUT_WIDTH=3      2
     $paramod\binary_mux\IN_WIDTH=4\OUT_WIDTH=1      1
     $paramod\binary_mux\IN_WIDTH=8\OUT_WIDTH=2      2
     $paramod\bus_arbiter\M=4        1
     $paramod\one_hot_mux\IN_WIDTH=4\SEL_WIDTH=4\OUT_WIDTH=1      2
     $paramod\one_hot_to_bin\ONE_HOT_WIDTH=4      2

=== wrra ===

   Number of wires:                 18
   Number of wire bits:             94
   Number of public wires:          18
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_AND_                          1
     $paramod\arbiter_priority_en\ARBITER_WIDTH=8      1
     $paramod\one_hot_mux\IN_WIDTH=8\SEL_WIDTH=8\OUT_WIDTH=1      1
     $paramod\weight_counter\WEIGHTw=4      8

=== wrra_contention_gen ===

   Number of wires:                 43
   Number of wire bits:            610
   Number of public wires:          43
   Number of public wire bits:     610
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     $_AND_                        100
     $paramod\accumulator\INw=20\OUTw=4\NUM=5      5
     $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=0      1
     $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=1      1
     $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=2      1
     $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=3      1
     $paramod\wrra_inputport_destports_sum\V=4\P=5\SW_LOC=4      1

=== wrra_inputport_destports_sum ===

   Number of wires:                  5
   Number of wire bits:             45
   Number of public wires:           5
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_AND_                         16
     $paramod\add_sw_loc_one_hot\P=5\SW_LOC=0      1
     $paramod\custom_or\IN_NUM=4\OUT_WIDTH=4      1

=== xy_line_routing ===

   Number of wires:                 17
   Number of wire bits:             25
   Number of public wires:           4
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_AND_                          3
     $_AOI3_                         2
     $_AOI4_                         1
     $_NAND_                         1
     $_NOT_                          3
     $_OAI3_                         1
     $_OR_                           1
     $_XNOR_                         3
     $_XOR_                          1

=== xy_mesh_routing ===

   Number of wires:                 26
   Number of wire bits:             65
   Number of public wires:           8
   Number of public wire bits:      47
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_AND_                          6
     $_AOI3_                         1
     $_NAND_                         2
     $_NOT_                          4
     $_OAI3_                         3
     $_OR_                           1
     $_XNOR_                         2
     $_XOR_                          2

