
Ecran_Tactile_MLM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000467c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  0800484c  0800484c  0001484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e08  08004e08  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004e08  08004e08  00014e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e10  08004e10  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e10  08004e10  00014e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e14  08004e14  00014e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004e18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000074  08004e8c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08004e8c  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af37  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ee1  00000000  00000000  0002afdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  0002cec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000850  00000000  00000000  0002d808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023388  00000000  00000000  0002e058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfb7  00000000  00000000  000513e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5518  00000000  00000000  0005d397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001328af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028b8  00000000  00000000  00132900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004834 	.word	0x08004834

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08004834 	.word	0x08004834

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ILI9341_SendCommand>:
};

//***** Functions prototypes *****//
//1. Write Command to LCD
void ILI9341_SendCommand(uint8_t com)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60000000) = com;
	uint8_t tmpCmd = com;
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	73fb      	strb	r3, [r7, #15]
	//Set DC HIGH for COMMAND mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_RESET);
 80005d2:	4b11      	ldr	r3, [pc, #68]	; (8000618 <ILI9341_SendCommand+0x54>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	4a11      	ldr	r2, [pc, #68]	; (800061c <ILI9341_SendCommand+0x58>)
 80005d8:	8811      	ldrh	r1, [r2, #0]
 80005da:	2200      	movs	r2, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f002 fba5 	bl	8002d2c <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <ILI9341_SendCommand+0x5c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a0f      	ldr	r2, [pc, #60]	; (8000624 <ILI9341_SendCommand+0x60>)
 80005e8:	8811      	ldrh	r1, [r2, #0]
 80005ea:	2200      	movs	r2, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f002 fb9d 	bl	8002d2c <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 80005f2:	f107 010f 	add.w	r1, r7, #15
 80005f6:	2305      	movs	r3, #5
 80005f8:	2201      	movs	r2, #1
 80005fa:	480b      	ldr	r0, [pc, #44]	; (8000628 <ILI9341_SendCommand+0x64>)
 80005fc:	f003 fa61 	bl	8003ac2 <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000600:	4b07      	ldr	r3, [pc, #28]	; (8000620 <ILI9341_SendCommand+0x5c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a07      	ldr	r2, [pc, #28]	; (8000624 <ILI9341_SendCommand+0x60>)
 8000606:	8811      	ldrh	r1, [r2, #0]
 8000608:	2201      	movs	r2, #1
 800060a:	4618      	mov	r0, r3
 800060c:	f002 fb8e 	bl	8002d2c <HAL_GPIO_WritePin>
}
 8000610:	bf00      	nop
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	200000f4 	.word	0x200000f4
 800061c:	200000f8 	.word	0x200000f8
 8000620:	200000ec 	.word	0x200000ec
 8000624:	200000f0 	.word	0x200000f0
 8000628:	20000094 	.word	0x20000094

0800062c <ILI9341_SendData>:

//2. Write data to LCD
void ILI9341_SendData(uint8_t data)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
	//*(__IO uint8_t *)(0x60040000) = data;
	uint8_t tmpCmd = data;
 8000636:	79fb      	ldrb	r3, [r7, #7]
 8000638:	73fb      	strb	r3, [r7, #15]
	//Set DC LOW for DATA mode
	HAL_GPIO_WritePin(tftDC_GPIO, tftDC_PIN, GPIO_PIN_SET);
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <ILI9341_SendData+0x54>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a11      	ldr	r2, [pc, #68]	; (8000684 <ILI9341_SendData+0x58>)
 8000640:	8811      	ldrh	r1, [r2, #0]
 8000642:	2201      	movs	r2, #1
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fb71 	bl	8002d2c <HAL_GPIO_WritePin>
	//Put CS LOW
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_RESET);
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <ILI9341_SendData+0x5c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a0f      	ldr	r2, [pc, #60]	; (800068c <ILI9341_SendData+0x60>)
 8000650:	8811      	ldrh	r1, [r2, #0]
 8000652:	2200      	movs	r2, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f002 fb69 	bl	8002d2c <HAL_GPIO_WritePin>
	//Write byte using SPI
	HAL_SPI_Transmit(&lcdSPIhandle, &tmpCmd, 1, 5);
 800065a:	f107 010f 	add.w	r1, r7, #15
 800065e:	2305      	movs	r3, #5
 8000660:	2201      	movs	r2, #1
 8000662:	480b      	ldr	r0, [pc, #44]	; (8000690 <ILI9341_SendData+0x64>)
 8000664:	f003 fa2d 	bl	8003ac2 <HAL_SPI_Transmit>
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 8000668:	4b07      	ldr	r3, [pc, #28]	; (8000688 <ILI9341_SendData+0x5c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a07      	ldr	r2, [pc, #28]	; (800068c <ILI9341_SendData+0x60>)
 800066e:	8811      	ldrh	r1, [r2, #0]
 8000670:	2201      	movs	r2, #1
 8000672:	4618      	mov	r0, r3
 8000674:	f002 fb5a 	bl	8002d2c <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200000f4 	.word	0x200000f4
 8000684:	200000f8 	.word	0x200000f8
 8000688:	200000ec 	.word	0x200000ec
 800068c:	200000f0 	.word	0x200000f0
 8000690:	20000094 	.word	0x20000094

08000694 <ILI9341_SetCursorPosition>:
	//Bring CS HIGH
	HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
}

//3. Set cursor position
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4604      	mov	r4, r0
 800069c:	4608      	mov	r0, r1
 800069e:	4611      	mov	r1, r2
 80006a0:	461a      	mov	r2, r3
 80006a2:	4623      	mov	r3, r4
 80006a4:	80fb      	strh	r3, [r7, #6]
 80006a6:	4603      	mov	r3, r0
 80006a8:	80bb      	strh	r3, [r7, #4]
 80006aa:	460b      	mov	r3, r1
 80006ac:	807b      	strh	r3, [r7, #2]
 80006ae:	4613      	mov	r3, r2
 80006b0:	803b      	strh	r3, [r7, #0]

  ILI9341_SendCommand (ILI9341_COLUMN_ADDR);
 80006b2:	202a      	movs	r0, #42	; 0x2a
 80006b4:	f7ff ff86 	bl	80005c4 <ILI9341_SendCommand>
  ILI9341_SendData(x1>>8);
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	0a1b      	lsrs	r3, r3, #8
 80006bc:	b29b      	uxth	r3, r3
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ffb3 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(x1 & 0xFF);
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ffae 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(x2>>8);
 80006d0:	887b      	ldrh	r3, [r7, #2]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	4618      	mov	r0, r3
 80006da:	f7ff ffa7 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(x2 & 0xFF);
 80006de:	887b      	ldrh	r3, [r7, #2]
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	4618      	mov	r0, r3
 80006e4:	f7ff ffa2 	bl	800062c <ILI9341_SendData>

  ILI9341_SendCommand (ILI9341_PAGE_ADDR);
 80006e8:	202b      	movs	r0, #43	; 0x2b
 80006ea:	f7ff ff6b 	bl	80005c4 <ILI9341_SendCommand>
  ILI9341_SendData(y1>>8);
 80006ee:	88bb      	ldrh	r3, [r7, #4]
 80006f0:	0a1b      	lsrs	r3, r3, #8
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff ff98 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(y1 & 0xFF);
 80006fc:	88bb      	ldrh	r3, [r7, #4]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ff93 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(y2>>8);
 8000706:	883b      	ldrh	r3, [r7, #0]
 8000708:	0a1b      	lsrs	r3, r3, #8
 800070a:	b29b      	uxth	r3, r3
 800070c:	b2db      	uxtb	r3, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff8c 	bl	800062c <ILI9341_SendData>
  ILI9341_SendData(y2 & 0xFF);
 8000714:	883b      	ldrh	r3, [r7, #0]
 8000716:	b2db      	uxtb	r3, r3
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ff87 	bl	800062c <ILI9341_SendData>
  ILI9341_SendCommand (ILI9341_GRAM);
 800071e:	202c      	movs	r0, #44	; 0x2c
 8000720:	f7ff ff50 	bl	80005c4 <ILI9341_SendCommand>
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	bd90      	pop	{r4, r7, pc}

0800072c <ILI9341_Init>:
//4. Initialise function
void ILI9341_Init(SPI_HandleTypeDef *spiLcdHandle, GPIO_TypeDef *csPORT, uint16_t csPIN, GPIO_TypeDef *dcPORT, uint16_t dcPIN, GPIO_TypeDef *resetPORT, uint16_t resetPIN)
 {
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	603b      	str	r3, [r7, #0]
 8000738:	4613      	mov	r3, r2
 800073a:	80fb      	strh	r3, [r7, #6]
	 //Copy SPI settings
	 memcpy(&lcdSPIhandle, spiLcdHandle, sizeof(*spiLcdHandle));
 800073c:	2258      	movs	r2, #88	; 0x58
 800073e:	68f9      	ldr	r1, [r7, #12]
 8000740:	4853      	ldr	r0, [pc, #332]	; (8000890 <ILI9341_Init+0x164>)
 8000742:	f003 fbef 	bl	8003f24 <memcpy>
	 //CS pin
	 tftCS_GPIO = csPORT;
 8000746:	4a53      	ldr	r2, [pc, #332]	; (8000894 <ILI9341_Init+0x168>)
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	6013      	str	r3, [r2, #0]
	 tftCS_PIN = csPIN;
 800074c:	4a52      	ldr	r2, [pc, #328]	; (8000898 <ILI9341_Init+0x16c>)
 800074e:	88fb      	ldrh	r3, [r7, #6]
 8000750:	8013      	strh	r3, [r2, #0]
	 //DC pin
	 tftDC_GPIO = dcPORT;
 8000752:	4a52      	ldr	r2, [pc, #328]	; (800089c <ILI9341_Init+0x170>)
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	6013      	str	r3, [r2, #0]
	 tftDC_PIN = dcPIN;
 8000758:	4a51      	ldr	r2, [pc, #324]	; (80008a0 <ILI9341_Init+0x174>)
 800075a:	8b3b      	ldrh	r3, [r7, #24]
 800075c:	8013      	strh	r3, [r2, #0]
	 HAL_GPIO_WritePin(tftCS_GPIO, tftCS_PIN, GPIO_PIN_SET);
 800075e:	4b4d      	ldr	r3, [pc, #308]	; (8000894 <ILI9341_Init+0x168>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a4d      	ldr	r2, [pc, #308]	; (8000898 <ILI9341_Init+0x16c>)
 8000764:	8811      	ldrh	r1, [r2, #0]
 8000766:	2201      	movs	r2, #1
 8000768:	4618      	mov	r0, r3
 800076a:	f002 fadf 	bl	8002d2c <HAL_GPIO_WritePin>
	 //RESET pin
	 tftRESET_GPIO = resetPORT;
 800076e:	4a4d      	ldr	r2, [pc, #308]	; (80008a4 <ILI9341_Init+0x178>)
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	6013      	str	r3, [r2, #0]
	 tftRESET_PIN = resetPIN;
 8000774:	4a4c      	ldr	r2, [pc, #304]	; (80008a8 <ILI9341_Init+0x17c>)
 8000776:	8c3b      	ldrh	r3, [r7, #32]
 8000778:	8013      	strh	r3, [r2, #0]
	 HAL_GPIO_WritePin(resetPORT, resetPIN, GPIO_PIN_SET);  //Turn LCD ON
 800077a:	8c3b      	ldrh	r3, [r7, #32]
 800077c:	2201      	movs	r2, #1
 800077e:	4619      	mov	r1, r3
 8000780:	69f8      	ldr	r0, [r7, #28]
 8000782:	f002 fad3 	bl	8002d2c <HAL_GPIO_WritePin>
	 
   ILI9341_SendCommand (ILI9341_RESET); // software reset comand
 8000786:	2001      	movs	r0, #1
 8000788:	f7ff ff1c 	bl	80005c4 <ILI9341_SendCommand>
   HAL_Delay(100);
 800078c:	2064      	movs	r0, #100	; 0x64
 800078e:	f001 fb7d 	bl	8001e8c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_DISPLAY_OFF); // display off
 8000792:	2028      	movs	r0, #40	; 0x28
 8000794:	f7ff ff16 	bl	80005c4 <ILI9341_SendCommand>
   //------------power control------------------------------
   ILI9341_SendCommand (ILI9341_POWER1); // power control
 8000798:	20c0      	movs	r0, #192	; 0xc0
 800079a:	f7ff ff13 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x26); // GVDD = 4.75v
 800079e:	2026      	movs	r0, #38	; 0x26
 80007a0:	f7ff ff44 	bl	800062c <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_POWER2); // power control
 80007a4:	20c1      	movs	r0, #193	; 0xc1
 80007a6:	f7ff ff0d 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x11); // AVDD=VCIx2, VGH=VCIx7, VGL=-VCIx3
 80007aa:	2011      	movs	r0, #17
 80007ac:	f7ff ff3e 	bl	800062c <ILI9341_SendData>
   //--------------VCOM-------------------------------------
   ILI9341_SendCommand (ILI9341_VCOM1); // vcom control
 80007b0:	20c5      	movs	r0, #197	; 0xc5
 80007b2:	f7ff ff07 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x35); // Set the VCOMH voltage (0x35 = 4.025v)
 80007b6:	2035      	movs	r0, #53	; 0x35
 80007b8:	f7ff ff38 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x3e); // Set the VCOML voltage (0x3E = -0.950v)
 80007bc:	203e      	movs	r0, #62	; 0x3e
 80007be:	f7ff ff35 	bl	800062c <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_VCOM2); // vcom control
 80007c2:	20c7      	movs	r0, #199	; 0xc7
 80007c4:	f7ff fefe 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0xbe);
 80007c8:	20be      	movs	r0, #190	; 0xbe
 80007ca:	f7ff ff2f 	bl	800062c <ILI9341_SendData>

   //------------memory access control------------------------
   ILI9341_SendCommand (ILI9341_MAC); // memory access control
 80007ce:	2036      	movs	r0, #54	; 0x36
 80007d0:	f7ff fef8 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData(0x48);
 80007d4:	2048      	movs	r0, #72	; 0x48
 80007d6:	f7ff ff29 	bl	800062c <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_PIXEL_FORMAT); // pixel format set
 80007da:	203a      	movs	r0, #58	; 0x3a
 80007dc:	f7ff fef2 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x55); // 16bit /pixel
 80007e0:	2055      	movs	r0, #85	; 0x55
 80007e2:	f7ff ff23 	bl	800062c <ILI9341_SendData>

	 ILI9341_SendCommand(ILI9341_FRC);
 80007e6:	20b1      	movs	r0, #177	; 0xb1
 80007e8:	f7ff feec 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData(0);
 80007ec:	2000      	movs	r0, #0
 80007ee:	f7ff ff1d 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData(0x1F);
 80007f2:	201f      	movs	r0, #31
 80007f4:	f7ff ff1a 	bl	800062c <ILI9341_SendData>
   //-------------ddram ----------------------------
   ILI9341_SendCommand (ILI9341_COLUMN_ADDR); // column set
 80007f8:	202a      	movs	r0, #42	; 0x2a
 80007fa:	f7ff fee3 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x00); // x0_HIGH---0
 80007fe:	2000      	movs	r0, #0
 8000800:	f7ff ff14 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x00); // x0_LOW----0
 8000804:	2000      	movs	r0, #0
 8000806:	f7ff ff11 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x00); // x1_HIGH---240
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff ff0e 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0xEF); // x1_LOW----240
 8000810:	20ef      	movs	r0, #239	; 0xef
 8000812:	f7ff ff0b 	bl	800062c <ILI9341_SendData>
   ILI9341_SendCommand (ILI9341_PAGE_ADDR); // page address set
 8000816:	202b      	movs	r0, #43	; 0x2b
 8000818:	f7ff fed4 	bl	80005c4 <ILI9341_SendCommand>
   ILI9341_SendData   (0x00); // y0_HIGH---0
 800081c:	2000      	movs	r0, #0
 800081e:	f7ff ff05 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x00); // y0_LOW----0
 8000822:	2000      	movs	r0, #0
 8000824:	f7ff ff02 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x01); // y1_HIGH---320
 8000828:	2001      	movs	r0, #1
 800082a:	f7ff feff 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x3F); // y1_LOW----320
 800082e:	203f      	movs	r0, #63	; 0x3f
 8000830:	f7ff fefc 	bl	800062c <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_TEARING_OFF); // tearing effect off
 8000834:	2034      	movs	r0, #52	; 0x34
 8000836:	f7ff fec5 	bl	80005c4 <ILI9341_SendCommand>
   //LCD_write_cmd(ILI9341_TEARING_ON); // tearing effect on
   //LCD_write_cmd(ILI9341_DISPLAY_INVERSION); // display inversion
   ILI9341_SendCommand (ILI9341_Entry_Mode_Set); // entry mode set
 800083a:	20b7      	movs	r0, #183	; 0xb7
 800083c:	f7ff fec2 	bl	80005c4 <ILI9341_SendCommand>
   // Deep Standby Mode: OFF
   // Set the output level of gate driver G1-G320: Normal display
   // Low voltage detection: Disable
   ILI9341_SendData   (0x07);
 8000840:	2007      	movs	r0, #7
 8000842:	f7ff fef3 	bl	800062c <ILI9341_SendData>
   //-----------------display------------------------
   ILI9341_SendCommand (ILI9341_DFC); // display function control
 8000846:	20b6      	movs	r0, #182	; 0xb6
 8000848:	f7ff febc 	bl	80005c4 <ILI9341_SendCommand>
   //Set the scan mode in non-display area
   //Determine source/VCOM output in a non-display area in the partial display mode
   ILI9341_SendData   (0x0a);
 800084c:	200a      	movs	r0, #10
 800084e:	f7ff feed 	bl	800062c <ILI9341_SendData>
   //Select whether the liquid crystal type is normally white type or normally black type
   //Sets the direction of scan by the gate driver in the range determined by SCN and NL
   //Select the shift direction of outputs from the source driver
   //Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module
   //Specify the scan cycle interval of gate driver in non-display area when PTG to select interval scan
   ILI9341_SendData   (0x82);
 8000852:	2082      	movs	r0, #130	; 0x82
 8000854:	f7ff feea 	bl	800062c <ILI9341_SendData>
   // Sets the number of lines to drive the LCD at an interval of 8 lines
   ILI9341_SendData   (0x27);
 8000858:	2027      	movs	r0, #39	; 0x27
 800085a:	f7ff fee7 	bl	800062c <ILI9341_SendData>
   ILI9341_SendData   (0x00); // clock divisor
 800085e:	2000      	movs	r0, #0
 8000860:	f7ff fee4 	bl	800062c <ILI9341_SendData>

   ILI9341_SendCommand (ILI9341_SLEEP_OUT); // sleep out
 8000864:	2011      	movs	r0, #17
 8000866:	f7ff fead 	bl	80005c4 <ILI9341_SendCommand>
   HAL_Delay(100);
 800086a:	2064      	movs	r0, #100	; 0x64
 800086c:	f001 fb0e 	bl	8001e8c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_DISPLAY_ON); // display on
 8000870:	2029      	movs	r0, #41	; 0x29
 8000872:	f7ff fea7 	bl	80005c4 <ILI9341_SendCommand>
   HAL_Delay(100);
 8000876:	2064      	movs	r0, #100	; 0x64
 8000878:	f001 fb08 	bl	8001e8c <HAL_Delay>
   ILI9341_SendCommand (ILI9341_GRAM); // memory write
 800087c:	202c      	movs	r0, #44	; 0x2c
 800087e:	f7ff fea1 	bl	80005c4 <ILI9341_SendCommand>
   HAL_Delay(5);
 8000882:	2005      	movs	r0, #5
 8000884:	f001 fb02 	bl	8001e8c <HAL_Delay>
 }
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000094 	.word	0x20000094
 8000894:	200000ec 	.word	0x200000ec
 8000898:	200000f0 	.word	0x200000f0
 800089c:	200000f4 	.word	0x200000f4
 80008a0:	200000f8 	.word	0x200000f8
 80008a4:	200000fc 	.word	0x200000fc
 80008a8:	20000100 	.word	0x20000100

080008ac <ILI9341_DrawPixel>:

//5. Write data to a single pixel
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	80fb      	strh	r3, [r7, #6]
 80008b6:	460b      	mov	r3, r1
 80008b8:	80bb      	strh	r3, [r7, #4]
 80008ba:	4613      	mov	r3, r2
 80008bc:	807b      	strh	r3, [r7, #2]
  ILI9341_SetCursorPosition(x, y, x, y);
 80008be:	88bb      	ldrh	r3, [r7, #4]
 80008c0:	88fa      	ldrh	r2, [r7, #6]
 80008c2:	88b9      	ldrh	r1, [r7, #4]
 80008c4:	88f8      	ldrh	r0, [r7, #6]
 80008c6:	f7ff fee5 	bl	8000694 <ILI9341_SetCursorPosition>
	ILI9341_SendData(color>>8);
 80008ca:	887b      	ldrh	r3, [r7, #2]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff feaa 	bl	800062c <ILI9341_SendData>
	ILI9341_SendData(color&0xFF);
 80008d8:	887b      	ldrh	r3, [r7, #2]
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fea5 	bl	800062c <ILI9341_SendData>
}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <ILI9341_Fill>:
//6. Fill the entire screen with a background color
void ILI9341_Fill(uint16_t color) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	80fb      	strh	r3, [r7, #6]
	uint32_t n = ILI9341_PIXEL_COUNT;
 80008f6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80008fa:	60fb      	str	r3, [r7, #12]
	uint16_t myColor = 0xFF;
 80008fc:	23ff      	movs	r3, #255	; 0xff
 80008fe:	817b      	strh	r3, [r7, #10]
	
	if(rotationNum==1 || rotationNum==3)
 8000900:	4b1b      	ldr	r3, [pc, #108]	; (8000970 <ILI9341_Fill+0x84>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d003      	beq.n	8000910 <ILI9341_Fill+0x24>
 8000908:	4b19      	ldr	r3, [pc, #100]	; (8000970 <ILI9341_Fill+0x84>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b03      	cmp	r3, #3
 800090e:	d107      	bne.n	8000920 <ILI9341_Fill+0x34>
	{
		ILI9341_SetCursorPosition(0, 0,   ILI9341_WIDTH -1, ILI9341_HEIGHT -1);
 8000910:	f240 133f 	movw	r3, #319	; 0x13f
 8000914:	22ef      	movs	r2, #239	; 0xef
 8000916:	2100      	movs	r1, #0
 8000918:	2000      	movs	r0, #0
 800091a:	f7ff febb 	bl	8000694 <ILI9341_SetCursorPosition>
 800091e:	e00e      	b.n	800093e <ILI9341_Fill+0x52>
	}
	else if(rotationNum==2 || rotationNum==4)
 8000920:	4b13      	ldr	r3, [pc, #76]	; (8000970 <ILI9341_Fill+0x84>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b02      	cmp	r3, #2
 8000926:	d003      	beq.n	8000930 <ILI9341_Fill+0x44>
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <ILI9341_Fill+0x84>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d116      	bne.n	800095e <ILI9341_Fill+0x72>
	{
		ILI9341_SetCursorPosition(0, 0, ILI9341_HEIGHT -1, ILI9341_WIDTH -1);
 8000930:	23ef      	movs	r3, #239	; 0xef
 8000932:	f240 123f 	movw	r2, #319	; 0x13f
 8000936:	2100      	movs	r1, #0
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff feab 	bl	8000694 <ILI9341_SetCursorPosition>
	}
	
	
	while (n) {
 800093e:	e00e      	b.n	800095e <ILI9341_Fill+0x72>
			n--;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	3b01      	subs	r3, #1
 8000944:	60fb      	str	r3, [r7, #12]
       ILI9341_SendData(color>>8);
 8000946:	88fb      	ldrh	r3, [r7, #6]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	b29b      	uxth	r3, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff fe6c 	bl	800062c <ILI9341_SendData>
				ILI9341_SendData(color&0xff);
 8000954:	88fb      	ldrh	r3, [r7, #6]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe67 	bl	800062c <ILI9341_SendData>
	while (n) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d1ed      	bne.n	8000940 <ILI9341_Fill+0x54>
	}
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	3710      	adds	r7, #16
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000000 	.word	0x20000000

08000974 <ILI9341_Fill_Rect>:
//7. Rectangle drawing functions
void ILI9341_Fill_Rect(unsigned int x0,unsigned int y0, unsigned int x1,unsigned int y1, uint16_t color) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
 8000980:	603b      	str	r3, [r7, #0]
	uint32_t n = ((x1+1)-x0)*((y1+1)-y0);
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	3301      	adds	r3, #1
 800098a:	6839      	ldr	r1, [r7, #0]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	1a8a      	subs	r2, r1, r2
 8000990:	3201      	adds	r2, #1
 8000992:	fb02 f303 	mul.w	r3, r2, r3
 8000996:	617b      	str	r3, [r7, #20]
	if (n>ILI9341_PIXEL_COUNT) n=ILI9341_PIXEL_COUNT;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 800099e:	d902      	bls.n	80009a6 <ILI9341_Fill_Rect+0x32>
 80009a0:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80009a4:	617b      	str	r3, [r7, #20]
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	b298      	uxth	r0, r3
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	b299      	uxth	r1, r3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	f7ff fe6d 	bl	8000694 <ILI9341_SetCursorPosition>
	while (n) {
 80009ba:	e00e      	b.n	80009da <ILI9341_Fill_Rect+0x66>
			n--;
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	3b01      	subs	r3, #1
 80009c0:	617b      	str	r3, [r7, #20]
      ILI9341_SendData(color>>8);
 80009c2:	8c3b      	ldrh	r3, [r7, #32]
 80009c4:	0a1b      	lsrs	r3, r3, #8
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe2e 	bl	800062c <ILI9341_SendData>
				ILI9341_SendData(color&0xff);
 80009d0:	8c3b      	ldrh	r3, [r7, #32]
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fe29 	bl	800062c <ILI9341_SendData>
	while (n) {
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1ed      	bne.n	80009bc <ILI9341_Fill_Rect+0x48>
	}
}
 80009e0:	bf00      	nop
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <ILI9341_drawChar>:
	}
}

//11. Text printing functions
void ILI9341_drawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size)
{
 80009ec:	b5b0      	push	{r4, r5, r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af02      	add	r7, sp, #8
 80009f2:	4604      	mov	r4, r0
 80009f4:	4608      	mov	r0, r1
 80009f6:	4611      	mov	r1, r2
 80009f8:	461a      	mov	r2, r3
 80009fa:	4623      	mov	r3, r4
 80009fc:	80fb      	strh	r3, [r7, #6]
 80009fe:	4603      	mov	r3, r0
 8000a00:	80bb      	strh	r3, [r7, #4]
 8000a02:	460b      	mov	r3, r1
 8000a04:	70fb      	strb	r3, [r7, #3]
 8000a06:	4613      	mov	r3, r2
 8000a08:	803b      	strh	r3, [r7, #0]
	if(rotationNum == 1 || rotationNum ==3)
 8000a0a:	4b98      	ldr	r3, [pc, #608]	; (8000c6c <ILI9341_drawChar+0x280>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d003      	beq.n	8000a1a <ILI9341_drawChar+0x2e>
 8000a12:	4b96      	ldr	r3, [pc, #600]	; (8000c6c <ILI9341_drawChar+0x280>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b03      	cmp	r3, #3
 8000a18:	d11f      	bne.n	8000a5a <ILI9341_drawChar+0x6e>
	{
		if((x >= ILI9341_WIDTH)            || // Clip right
 8000a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a1e:	2bef      	cmp	r3, #239	; 0xef
 8000a20:	f300 811d 	bgt.w	8000c5e <ILI9341_drawChar+0x272>
 8000a24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a28:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000a2c:	f280 8117 	bge.w	8000c5e <ILI9341_drawChar+0x272>
     (y >= ILI9341_HEIGHT)           || // Clip bottom
     ((x + 6 * size - 1) < 0) || // Clip left
 8000a30:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000a34:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000a38:	4613      	mov	r3, r2
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	4413      	add	r3, r2
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	440b      	add	r3, r1
     (y >= ILI9341_HEIGHT)           || // Clip bottom
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f340 810b 	ble.w	8000c5e <ILI9341_drawChar+0x272>
     ((y + 8 * size - 1) < 0))   // Clip top
 8000a48:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a4c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000a50:	00db      	lsls	r3, r3, #3
 8000a52:	4413      	add	r3, r2
     ((x + 6 * size - 1) < 0) || // Clip left
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	dc21      	bgt.n	8000a9c <ILI9341_drawChar+0xb0>
    return;
 8000a58:	e101      	b.n	8000c5e <ILI9341_drawChar+0x272>
	}
	else
	{
		if((y >= ILI9341_WIDTH)            || // Clip right
 8000a5a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a5e:	2bef      	cmp	r3, #239	; 0xef
 8000a60:	f300 80ff 	bgt.w	8000c62 <ILI9341_drawChar+0x276>
 8000a64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a68:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000a6c:	f280 80f9 	bge.w	8000c62 <ILI9341_drawChar+0x276>
     (x >= ILI9341_HEIGHT)           || // Clip bottom
     ((y + 6 * size - 1) < 0) || // Clip left
 8000a70:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000a74:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000a78:	4613      	mov	r3, r2
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	4413      	add	r3, r2
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	440b      	add	r3, r1
     (x >= ILI9341_HEIGHT)           || // Clip bottom
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	f340 80ed 	ble.w	8000c62 <ILI9341_drawChar+0x276>
     ((x + 8 * size - 1) < 0))   // Clip top
 8000a88:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a8c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000a90:	00db      	lsls	r3, r3, #3
 8000a92:	4413      	add	r3, r2
     ((y + 6 * size - 1) < 0) || // Clip left
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	f340 80e4 	ble.w	8000c62 <ILI9341_drawChar+0x276>
 8000a9a:	e000      	b.n	8000a9e <ILI9341_drawChar+0xb2>
		if((x >= ILI9341_WIDTH)            || // Clip right
 8000a9c:	bf00      	nop
    return;
	}	
	

  if(!_cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
 8000a9e:	4b74      	ldr	r3, [pc, #464]	; (8000c70 <ILI9341_drawChar+0x284>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	f083 0301 	eor.w	r3, r3, #1
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d005      	beq.n	8000ab8 <ILI9341_drawChar+0xcc>
 8000aac:	78fb      	ldrb	r3, [r7, #3]
 8000aae:	2baf      	cmp	r3, #175	; 0xaf
 8000ab0:	d902      	bls.n	8000ab8 <ILI9341_drawChar+0xcc>
 8000ab2:	78fb      	ldrb	r3, [r7, #3]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	70fb      	strb	r3, [r7, #3]

  for (int8_t i=0; i<6; i++ ) {
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]
 8000abc:	e0c9      	b.n	8000c52 <ILI9341_drawChar+0x266>
    uint8_t line;
    if (i == 5) 
 8000abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac2:	2b05      	cmp	r3, #5
 8000ac4:	d102      	bne.n	8000acc <ILI9341_drawChar+0xe0>
      line = 0x0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	73bb      	strb	r3, [r7, #14]
 8000aca:	e00b      	b.n	8000ae4 <ILI9341_drawChar+0xf8>
    else 
      line = pgm_read_byte(font1+(c*5)+i);
 8000acc:	78fa      	ldrb	r2, [r7, #3]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ada:	4413      	add	r3, r2
 8000adc:	4a65      	ldr	r2, [pc, #404]	; (8000c74 <ILI9341_drawChar+0x288>)
 8000ade:	4413      	add	r3, r2
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	737b      	strb	r3, [r7, #13]
 8000ae8:	e0a8      	b.n	8000c3c <ILI9341_drawChar+0x250>
      if (line & 0x1) {
 8000aea:	7bbb      	ldrb	r3, [r7, #14]
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d04b      	beq.n	8000b8c <ILI9341_drawChar+0x1a0>
        if (size == 1) // default size
 8000af4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d110      	bne.n	8000b1e <ILI9341_drawChar+0x132>
          ILI9341_DrawPixel(x+i, y+j, color);
 8000afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	4413      	add	r3, r2
 8000b06:	b298      	uxth	r0, r3
 8000b08:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	88bb      	ldrh	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	883a      	ldrh	r2, [r7, #0]
 8000b16:	4619      	mov	r1, r3
 8000b18:	f7ff fec8 	bl	80008ac <ILI9341_DrawPixel>
 8000b1c:	e085      	b.n	8000c2a <ILI9341_drawChar+0x23e>
        else {  // big size
          ILI9341_Fill_Rect(x+(i*size), y+(j*size), size + x+(i*size), size+1 + y+(j*size), color);
 8000b1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b26:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000b2a:	fb01 f303 	mul.w	r3, r1, r3
 8000b2e:	4413      	add	r3, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000b36:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b3a:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000b3e:	fb01 f303 	mul.w	r3, r1, r3
 8000b42:	4413      	add	r3, r2
 8000b44:	461c      	mov	r4, r3
 8000b46:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b4e:	441a      	add	r2, r3
 8000b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b54:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000b58:	fb01 f303 	mul.w	r3, r1, r3
 8000b5c:	4413      	add	r3, r2
 8000b5e:	461d      	mov	r5, r3
 8000b60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000b64:	1c5a      	adds	r2, r3, #1
 8000b66:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b6a:	441a      	add	r2, r3
 8000b6c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b70:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000b74:	fb01 f303 	mul.w	r3, r1, r3
 8000b78:	4413      	add	r3, r2
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	883b      	ldrh	r3, [r7, #0]
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	4613      	mov	r3, r2
 8000b82:	462a      	mov	r2, r5
 8000b84:	4621      	mov	r1, r4
 8000b86:	f7ff fef5 	bl	8000974 <ILI9341_Fill_Rect>
 8000b8a:	e04e      	b.n	8000c2a <ILI9341_drawChar+0x23e>
        } 
      } else if (bg != color) {
 8000b8c:	8c3a      	ldrh	r2, [r7, #32]
 8000b8e:	883b      	ldrh	r3, [r7, #0]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d04a      	beq.n	8000c2a <ILI9341_drawChar+0x23e>
        if (size == 1) // default size
 8000b94:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d110      	bne.n	8000bbe <ILI9341_drawChar+0x1d2>
          ILI9341_DrawPixel(x+i, y+j, bg);
 8000b9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	b298      	uxth	r0, r3
 8000ba8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	88bb      	ldrh	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	8c3a      	ldrh	r2, [r7, #32]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f7ff fe78 	bl	80008ac <ILI9341_DrawPixel>
 8000bbc:	e035      	b.n	8000c2a <ILI9341_drawChar+0x23e>
        else {  // big size
          ILI9341_Fill_Rect(x+i*size, y+j*size, size + x+i*size, size+1 + y+j*size, bg);
 8000bbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bc6:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000bca:	fb01 f303 	mul.w	r3, r1, r3
 8000bce:	4413      	add	r3, r2
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000bd6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000bda:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000bde:	fb01 f303 	mul.w	r3, r1, r3
 8000be2:	4413      	add	r3, r2
 8000be4:	461c      	mov	r4, r3
 8000be6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000bea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bee:	441a      	add	r2, r3
 8000bf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf4:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000bf8:	fb01 f303 	mul.w	r3, r1, r3
 8000bfc:	4413      	add	r3, r2
 8000bfe:	461d      	mov	r5, r3
 8000c00:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c0a:	441a      	add	r2, r3
 8000c0c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000c10:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000c14:	fb01 f303 	mul.w	r3, r1, r3
 8000c18:	4413      	add	r3, r2
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	8c3b      	ldrh	r3, [r7, #32]
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	4613      	mov	r3, r2
 8000c22:	462a      	mov	r2, r5
 8000c24:	4621      	mov	r1, r4
 8000c26:	f7ff fea5 	bl	8000974 <ILI9341_Fill_Rect>
        }
      }
      line >>= 1;
 8000c2a:	7bbb      	ldrb	r3, [r7, #14]
 8000c2c:	085b      	lsrs	r3, r3, #1
 8000c2e:	73bb      	strb	r3, [r7, #14]
    for (int8_t j = 0; j<8; j++) {
 8000c30:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	3301      	adds	r3, #1
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	737b      	strb	r3, [r7, #13]
 8000c3c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000c40:	2b07      	cmp	r3, #7
 8000c42:	f77f af52 	ble.w	8000aea <ILI9341_drawChar+0xfe>
  for (int8_t i=0; i<6; i++ ) {
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	73fb      	strb	r3, [r7, #15]
 8000c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c56:	2b05      	cmp	r3, #5
 8000c58:	f77f af31 	ble.w	8000abe <ILI9341_drawChar+0xd2>
 8000c5c:	e002      	b.n	8000c64 <ILI9341_drawChar+0x278>
    return;
 8000c5e:	bf00      	nop
 8000c60:	e000      	b.n	8000c64 <ILI9341_drawChar+0x278>
    return;
 8000c62:	bf00      	nop
    }
  }
}
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000090 	.word	0x20000090
 8000c74:	080048c4 	.word	0x080048c4

08000c78 <ILI9341_printText>:
void ILI9341_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b089      	sub	sp, #36	; 0x24
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	4608      	mov	r0, r1
 8000c82:	4611      	mov	r1, r2
 8000c84:	461a      	mov	r2, r3
 8000c86:	4603      	mov	r3, r0
 8000c88:	817b      	strh	r3, [r7, #10]
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	813b      	strh	r3, [r7, #8]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	80fb      	strh	r3, [r7, #6]
	int16_t offset;
	offset = size*6;
 8000c92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	461a      	mov	r2, r3
 8000c9a:	0052      	lsls	r2, r2, #1
 8000c9c:	4413      	add	r3, r2
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	82fb      	strh	r3, [r7, #22]
 8000ca8:	e01a      	b.n	8000ce0 <ILI9341_printText+0x68>
	{
		ILI9341_drawChar(x+(offset*i), y, text[i],color,bg,size);
 8000caa:	8abb      	ldrh	r3, [r7, #20]
 8000cac:	8afa      	ldrh	r2, [r7, #22]
 8000cae:	fb12 f303 	smulbb	r3, r2, r3
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	897b      	ldrh	r3, [r7, #10]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	b218      	sxth	r0, r3
 8000cbc:	8afb      	ldrh	r3, [r7, #22]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	781a      	ldrb	r2, [r3, #0]
 8000cc4:	88fc      	ldrh	r4, [r7, #6]
 8000cc6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8000cca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000cce:	9301      	str	r3, [sp, #4]
 8000cd0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000cd2:	9300      	str	r3, [sp, #0]
 8000cd4:	4623      	mov	r3, r4
 8000cd6:	f7ff fe89 	bl	80009ec <ILI9341_drawChar>
	for(uint16_t i=0; i<40 && text[i]!=NULL; i++)
 8000cda:	8afb      	ldrh	r3, [r7, #22]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	82fb      	strh	r3, [r7, #22]
 8000ce0:	8afb      	ldrh	r3, [r7, #22]
 8000ce2:	2b27      	cmp	r3, #39	; 0x27
 8000ce4:	d805      	bhi.n	8000cf2 <ILI9341_printText+0x7a>
 8000ce6:	8afb      	ldrh	r3, [r7, #22]
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1db      	bne.n	8000caa <ILI9341_printText+0x32>
	}
}
 8000cf2:	bf00      	nop
 8000cf4:	371c      	adds	r7, #28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd90      	pop	{r4, r7, pc}
	...

08000cfc <ILI9341_setRotation>:
	}
}

//13. Set screen rotation
void ILI9341_setRotation(uint8_t rotate)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
	switch(rotate)
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	2b03      	cmp	r3, #3
 8000d0c:	d832      	bhi.n	8000d74 <ILI9341_setRotation+0x78>
 8000d0e:	a201      	add	r2, pc, #4	; (adr r2, 8000d14 <ILI9341_setRotation+0x18>)
 8000d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d14:	08000d25 	.word	0x08000d25
 8000d18:	08000d39 	.word	0x08000d39
 8000d1c:	08000d4d 	.word	0x08000d4d
 8000d20:	08000d61 	.word	0x08000d61
	{
		case 1:
			rotationNum = 1;
 8000d24:	4b1a      	ldr	r3, [pc, #104]	; (8000d90 <ILI9341_setRotation+0x94>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8000d2a:	2036      	movs	r0, #54	; 0x36
 8000d2c:	f7ff fc4a 	bl	80005c4 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 8000d30:	2088      	movs	r0, #136	; 0x88
 8000d32:	f7ff fc7b 	bl	800062c <ILI9341_SendData>
			break;
 8000d36:	e027      	b.n	8000d88 <ILI9341_setRotation+0x8c>
		case 2:
			rotationNum = 2;
 8000d38:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <ILI9341_setRotation+0x94>)
 8000d3a:	2202      	movs	r2, #2
 8000d3c:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8000d3e:	2036      	movs	r0, #54	; 0x36
 8000d40:	f7ff fc40 	bl	80005c4 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8000d44:	2028      	movs	r0, #40	; 0x28
 8000d46:	f7ff fc71 	bl	800062c <ILI9341_SendData>
			break;
 8000d4a:	e01d      	b.n	8000d88 <ILI9341_setRotation+0x8c>
		case 3:
			rotationNum = 3;
 8000d4c:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <ILI9341_setRotation+0x94>)
 8000d4e:	2203      	movs	r2, #3
 8000d50:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8000d52:	2036      	movs	r0, #54	; 0x36
 8000d54:	f7ff fc36 	bl	80005c4 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
 8000d58:	2048      	movs	r0, #72	; 0x48
 8000d5a:	f7ff fc67 	bl	800062c <ILI9341_SendData>
			break;
 8000d5e:	e013      	b.n	8000d88 <ILI9341_setRotation+0x8c>
		case 4:
			rotationNum = 4;
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <ILI9341_setRotation+0x94>)
 8000d62:	2204      	movs	r2, #4
 8000d64:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8000d66:	2036      	movs	r0, #54	; 0x36
 8000d68:	f7ff fc2c 	bl	80005c4 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8000d6c:	20e8      	movs	r0, #232	; 0xe8
 8000d6e:	f7ff fc5d 	bl	800062c <ILI9341_SendData>
			break;
 8000d72:	e009      	b.n	8000d88 <ILI9341_setRotation+0x8c>
		default:
			rotationNum = 1;
 8000d74:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <ILI9341_setRotation+0x94>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
 8000d7a:	2036      	movs	r0, #54	; 0x36
 8000d7c:	f7ff fc22 	bl	80005c4 <ILI9341_SendCommand>
			ILI9341_SendData(ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 8000d80:	2088      	movs	r0, #136	; 0x88
 8000d82:	f7ff fc53 	bl	800062c <ILI9341_SendData>
			break;
 8000d86:	bf00      	nop
	}
}
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000000 	.word	0x20000000

08000d94 <fclamp>:
static uint32_t ADC_ChannelX;
static uint32_t ADC_ChannelY;
static LCD_TouchState m_touch_state = LCD_TOUCH_IDLE;
static LCD_TouchPoint* m_last_point_ref = NULL;

static float fclamp(float x, float l, float u) {
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	ed87 0a03 	vstr	s0, [r7, #12]
 8000d9e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000da2:	ed87 1a01 	vstr	s2, [r7, #4]
	return x < l ? l : (x > u ? u : x);
 8000da6:	ed97 7a03 	vldr	s14, [r7, #12]
 8000daa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000dae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db6:	d501      	bpl.n	8000dbc <fclamp+0x28>
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	e00b      	b.n	8000dd4 <fclamp+0x40>
 8000dbc:	ed97 7a03 	vldr	s14, [r7, #12]
 8000dc0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dcc:	dd01      	ble.n	8000dd2 <fclamp+0x3e>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	e000      	b.n	8000dd4 <fclamp+0x40>
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	ee07 3a90 	vmov	s15, r3
}
 8000dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <adc_norm_x>:

static float adc_norm_x(uint32_t x) {
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	return (x - TOUCH_ADC_X_MIN) * ADC_UNIT_PX_X;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000df6:	ee07 3a90 	vmov	s15, r3
 8000dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dfe:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000e14 <adc_norm_x+0x2c>
 8000e02:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000e06:	eeb0 0a67 	vmov.f32	s0, s15
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	39a9200b 	.word	0x39a9200b

08000e18 <adc_norm_y>:

static float adc_norm_y(uint32_t y) {
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	return (y - TOUCH_ADC_Y_MIN) * ADC_UNIT_PX_Y;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e2e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000e44 <adc_norm_y+0x2c>
 8000e32:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000e36:	eeb0 0a67 	vmov.f32	s0, s15
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	3996a850 	.word	0x3996a850

08000e48 <ADC_GetValue>:

static uint32_t ADC_GetValue(ADC_HandleTypeDef* hadc, uint32_t channel) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig;

	sConfig.Channel = channel;
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
	HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000e5e:	f107 030c 	add.w	r3, r7, #12
 8000e62:	4619      	mov	r1, r3
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f001 fa17 	bl	8002298 <HAL_ADC_ConfigChannel>

	// start conversion
	HAL_ADC_Start(hadc);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f001 f876 	bl	8001f5c <HAL_ADC_Start>

	// wait until finish
	HAL_ADC_PollForConversion(hadc, 100);
 8000e70:	2164      	movs	r1, #100	; 0x64
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f001 f977 	bl	8002166 <HAL_ADC_PollForConversion>

	uint32_t value = HAL_ADC_GetValue(hadc);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f001 f9ff 	bl	800227c <HAL_ADC_GetValue>
 8000e7e:	61f8      	str	r0, [r7, #28]

	HAL_ADC_Stop(hadc);
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f001 f93d 	bl	8002100 <HAL_ADC_Stop>

	return value;
 8000e86:	69fb      	ldr	r3, [r7, #28]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3720      	adds	r7, #32
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <GPIO_SetPinMode>:

static void GPIO_SetPinMode(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,
		uint32_t GPIO_PinMode) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	; 0x28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	460b      	mov	r3, r1
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	817b      	strh	r3, [r7, #10]
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e9e:	897b      	ldrh	r3, [r7, #10]
 8000ea0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_PinMode;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000eae:	f107 0314 	add.w	r3, r7, #20
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f001 fd8d 	bl	80029d4 <HAL_GPIO_Init>
}
 8000eba:	bf00      	nop
 8000ebc:	3728      	adds	r7, #40	; 0x28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <ADC_GPIOA_init>:

static void ADC_GPIOA_init(uint16_t GPIO_Pin) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 030c 	add.w	r3, r7, #12
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <ADC_GPIOA_init+0x2c>)
 8000ee2:	f001 fd77 	bl	80029d4 <HAL_GPIO_Init>
}
 8000ee6:	bf00      	nop
 8000ee8:	3720      	adds	r7, #32
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020000 	.word	0x40020000

08000ef4 <touchX>:

static uint32_t touchX() {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	GPIO_SetPinMode(GPIOA, GPIO_PIN_1, GPIO_MODE_OUTPUT_PP);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2102      	movs	r1, #2
 8000efc:	4813      	ldr	r0, [pc, #76]	; (8000f4c <touchX+0x58>)
 8000efe:	f7ff ffc7 	bl	8000e90 <GPIO_SetPinMode>
	GPIO_SetPinMode(GPIOA, GPIO_PIN_8, GPIO_MODE_OUTPUT_PP);
 8000f02:	2201      	movs	r2, #1
 8000f04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f08:	4810      	ldr	r0, [pc, #64]	; (8000f4c <touchX+0x58>)
 8000f0a:	f7ff ffc1 	bl	8000e90 <GPIO_SetPinMode>
	GPIO_SetPinMode(GPIOB, GPIO_PIN_10, GPIO_MODE_INPUT);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f14:	480e      	ldr	r0, [pc, #56]	; (8000f50 <touchX+0x5c>)
 8000f16:	f7ff ffbb 	bl	8000e90 <GPIO_SetPinMode>
	ADC_GPIOA_init(GPIO_PIN_4);
 8000f1a:	2010      	movs	r0, #16
 8000f1c:	f7ff ffd2 	bl	8000ec4 <ADC_GPIOA_init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2102      	movs	r1, #2
 8000f24:	4809      	ldr	r0, [pc, #36]	; (8000f4c <touchX+0x58>)
 8000f26:	f001 ff01 	bl	8002d2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f30:	4806      	ldr	r0, [pc, #24]	; (8000f4c <touchX+0x58>)
 8000f32:	f001 fefb 	bl	8002d2c <HAL_GPIO_WritePin>

	return ADC_GetValue(hadcX, ADC_ChannelX);
 8000f36:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <touchX+0x60>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <touchX+0x64>)
 8000f3c:	6812      	ldr	r2, [r2, #0]
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff81 	bl	8000e48 <ADC_GetValue>
 8000f46:	4603      	mov	r3, r0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40020000 	.word	0x40020000
 8000f50:	40020400 	.word	0x40020400
 8000f54:	20000104 	.word	0x20000104
 8000f58:	2000010c 	.word	0x2000010c

08000f5c <touchY>:

static uint32_t touchY() {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000f62:	200a      	movs	r0, #10
 8000f64:	f001 fd0d 	bl	8002982 <HAL_NVIC_DisableIRQ>
	GPIO_SetPinMode(GPIOB, GPIO_PIN_10, GPIO_MODE_OUTPUT_PP);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6e:	4819      	ldr	r0, [pc, #100]	; (8000fd4 <touchY+0x78>)
 8000f70:	f7ff ff8e 	bl	8000e90 <GPIO_SetPinMode>
	GPIO_SetPinMode(GPIOA, GPIO_PIN_4, GPIO_MODE_OUTPUT_PP);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2110      	movs	r1, #16
 8000f78:	4817      	ldr	r0, [pc, #92]	; (8000fd8 <touchY+0x7c>)
 8000f7a:	f7ff ff89 	bl	8000e90 <GPIO_SetPinMode>
	GPIO_SetPinMode(GPIOA, GPIO_PIN_8, GPIO_MODE_INPUT);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f84:	4814      	ldr	r0, [pc, #80]	; (8000fd8 <touchY+0x7c>)
 8000f86:	f7ff ff83 	bl	8000e90 <GPIO_SetPinMode>
	ADC_GPIOA_init(GPIO_PIN_1);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f7ff ff9a 	bl	8000ec4 <ADC_GPIOA_init>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f96:	480f      	ldr	r0, [pc, #60]	; (8000fd4 <touchY+0x78>)
 8000f98:	f001 fec8 	bl	8002d2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <touchY+0x7c>)
 8000fa2:	f001 fec3 	bl	8002d2c <HAL_GPIO_WritePin>

	uint32_t adc_y = ADC_GetValue(hadcY, ADC_ChannelY);
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <touchY+0x80>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a0d      	ldr	r2, [pc, #52]	; (8000fe0 <touchY+0x84>)
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff49 	bl	8000e48 <ADC_GetValue>
 8000fb6:	6078      	str	r0, [r7, #4]

	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <touchY+0x88>)
 8000fba:	2210      	movs	r2, #16
 8000fbc:	615a      	str	r2, [r3, #20]
	HAL_NVIC_ClearPendingIRQ(EXTI4_IRQn);
 8000fbe:	200a      	movs	r0, #10
 8000fc0:	f001 fcf9 	bl	80029b6 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000fc4:	200a      	movs	r0, #10
 8000fc6:	f001 fcce 	bl	8002966 <HAL_NVIC_EnableIRQ>

	return adc_y;
 8000fca:	687b      	ldr	r3, [r7, #4]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	40020000 	.word	0x40020000
 8000fdc:	20000108 	.word	0x20000108
 8000fe0:	20000110 	.word	0x20000110
 8000fe4:	40013c00 	.word	0x40013c00

08000fe8 <LCD_Touch_Init>:

/**
 * Saves ADC handles references to measure touch screen positions.
 */
void LCD_Touch_Init(ADC_HandleTypeDef* aHadcX, uint32_t aADC_ChannelX,
		ADC_HandleTypeDef* aHadcY, uint32_t aADC_ChannelY) {
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
	hadcX = aHadcX;
 8000ff6:	4a09      	ldr	r2, [pc, #36]	; (800101c <LCD_Touch_Init+0x34>)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	6013      	str	r3, [r2, #0]
	hadcY = aHadcY;
 8000ffc:	4a08      	ldr	r2, [pc, #32]	; (8001020 <LCD_Touch_Init+0x38>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6013      	str	r3, [r2, #0]
	ADC_ChannelX = aADC_ChannelX;
 8001002:	4a08      	ldr	r2, [pc, #32]	; (8001024 <LCD_Touch_Init+0x3c>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	6013      	str	r3, [r2, #0]
	ADC_ChannelY = aADC_ChannelY;
 8001008:	4a07      	ldr	r2, [pc, #28]	; (8001028 <LCD_Touch_Init+0x40>)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	6013      	str	r3, [r2, #0]
}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000104 	.word	0x20000104
 8001020:	20000108 	.word	0x20000108
 8001024:	2000010c 	.word	0x2000010c
 8001028:	20000110 	.word	0x20000110

0800102c <GPIO_DrawMode>:

static void GPIO_DrawMode() {
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	__GPIOA_CLK_ENABLE()
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
 8001036:	4b1c      	ldr	r3, [pc, #112]	; (80010a8 <GPIO_DrawMode+0x7c>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a1b      	ldr	r2, [pc, #108]	; (80010a8 <GPIO_DrawMode+0x7c>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <GPIO_DrawMode+0x7c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	68bb      	ldr	r3, [r7, #8]
	;
	__GPIOB_CLK_ENABLE()
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <GPIO_DrawMode+0x7c>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <GPIO_DrawMode+0x7c>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <GPIO_DrawMode+0x7c>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	607b      	str	r3, [r7, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
	;
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 800106a:	200a      	movs	r0, #10
 800106c:	f001 fc89 	bl	8002982 <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001070:	2301      	movs	r3, #1
 8001072:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]

	/*Configure GPIO pins: PA1 PA4 PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_8;
 800107c:	f44f 7389 	mov.w	r3, #274	; 0x112
 8001080:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	4619      	mov	r1, r3
 8001088:	4808      	ldr	r0, [pc, #32]	; (80010ac <GPIO_DrawMode+0x80>)
 800108a:	f001 fca3 	bl	80029d4 <HAL_GPIO_Init>

	/*Configure GPIO data pin PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 800108e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001092:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	4619      	mov	r1, r3
 800109a:	4805      	ldr	r0, [pc, #20]	; (80010b0 <GPIO_DrawMode+0x84>)
 800109c:	f001 fc9a 	bl	80029d4 <HAL_GPIO_Init>
}
 80010a0:	bf00      	nop
 80010a2:	3720      	adds	r7, #32
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020000 	.word	0x40020000
 80010b0:	40020400 	.word	0x40020400

080010b4 <GPIO_InterruptMode>:


// TOUCH mode GPIO setup
static void GPIO_InterruptMode() {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
	__GPIOA_CLK_ENABLE()
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]
 80010be:	4b27      	ldr	r3, [pc, #156]	; (800115c <GPIO_InterruptMode+0xa8>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a26      	ldr	r2, [pc, #152]	; (800115c <GPIO_InterruptMode+0xa8>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b24      	ldr	r3, [pc, #144]	; (800115c <GPIO_InterruptMode+0xa8>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]
	;

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d6:	2300      	movs	r3, #0
 80010d8:	613b      	str	r3, [r7, #16]

	/* X- PA1 */
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010da:	2302      	movs	r3, #2
 80010dc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010de:	2301      	movs	r3, #1
 80010e0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	4619      	mov	r1, r3
 80010ea:	481d      	ldr	r0, [pc, #116]	; (8001160 <GPIO_InterruptMode+0xac>)
 80010ec:	f001 fc72 	bl	80029d4 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2102      	movs	r1, #2
 80010f4:	481a      	ldr	r0, [pc, #104]	; (8001160 <GPIO_InterruptMode+0xac>)
 80010f6:	f001 fe19 	bl	8002d2c <HAL_GPIO_WritePin>

	/* X+ PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010fe:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	1d3b      	adds	r3, r7, #4
 800110a:	4619      	mov	r1, r3
 800110c:	4814      	ldr	r0, [pc, #80]	; (8001160 <GPIO_InterruptMode+0xac>)
 800110e:	f001 fc61 	bl	80029d4 <HAL_GPIO_Init>

	/* Y- PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001116:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	4619      	mov	r1, r3
 8001124:	480f      	ldr	r0, [pc, #60]	; (8001164 <GPIO_InterruptMode+0xb0>)
 8001126:	f001 fc55 	bl	80029d4 <HAL_GPIO_Init>

	/* Y+ PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800112a:	2310      	movs	r3, #16
 800112c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800112e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001132:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001134:	2301      	movs	r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001138:	1d3b      	adds	r3, r7, #4
 800113a:	4619      	mov	r1, r3
 800113c:	4808      	ldr	r0, [pc, #32]	; (8001160 <GPIO_InterruptMode+0xac>)
 800113e:	f001 fc49 	bl	80029d4 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2100      	movs	r1, #0
 8001146:	200a      	movs	r0, #10
 8001148:	f001 fbf1 	bl	800292e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800114c:	200a      	movs	r0, #10
 800114e:	f001 fc0a 	bl	8002966 <HAL_NVIC_EnableIRQ>
}
 8001152:	bf00      	nop
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800
 8001160:	40020000 	.word	0x40020000
 8001164:	40020400 	.word	0x40020400

08001168 <LCD_SetMode>:
 * Set LCD's mode to either DRAW or TOUCH.
 *
 * Set LCD_Mode to DRAW to draw or print text on LCD,
 * then switch back to TOUCH, if you want to receive touches.
 */
HAL_StatusTypeDef LCD_SetMode(LCD_Mode mode) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <LCD_SetMode+0x1c>
 8001178:	2b01      	cmp	r3, #1
 800117a:	d107      	bne.n	800118c <LCD_SetMode+0x24>
	case LCD_MODE_TOUCH:
		GPIO_InterruptMode();
 800117c:	f7ff ff9a 	bl	80010b4 <GPIO_InterruptMode>
		return HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	e004      	b.n	800118e <LCD_SetMode+0x26>

	case LCD_MODE_DRAW:
		GPIO_DrawMode();
 8001184:	f7ff ff52 	bl	800102c <GPIO_DrawMode>
		return HAL_OK;
 8001188:	2300      	movs	r3, #0
 800118a:	e000      	b.n	800118e <LCD_SetMode+0x26>

	default:
		return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
	}
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <LCD_Touch_Read>:

/*
 * Reads raw touch x- and y-positions and, if successful,
 * stores them in the LCD_TouchPoint point.
 */
LCD_TouchReadState LCD_Touch_Read(LCD_TouchPoint* p) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	if (hadcX == NULL || hadcY == NULL) {
 80011a0:	4b37      	ldr	r3, [pc, #220]	; (8001280 <LCD_Touch_Read+0xe8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <LCD_Touch_Read+0x18>
 80011a8:	4b36      	ldr	r3, [pc, #216]	; (8001284 <LCD_Touch_Read+0xec>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <LCD_Touch_Read+0x1c>
		return LCD_TOUCH_READ_NOT_INITIALIZED;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e061      	b.n	8001278 <LCD_Touch_Read+0xe0>
	}
	if (m_touch_state == LCD_TOUCH_IDLE) {
 80011b4:	4b34      	ldr	r3, [pc, #208]	; (8001288 <LCD_Touch_Read+0xf0>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d101      	bne.n	80011c0 <LCD_Touch_Read+0x28>
		return LCD_TOUCH_READ_NO_TOUCH;
 80011bc:	2302      	movs	r3, #2
 80011be:	e05b      	b.n	8001278 <LCD_Touch_Read+0xe0>
	}
	uint32_t x = touchX();
 80011c0:	f7ff fe98 	bl	8000ef4 <touchX>
 80011c4:	60f8      	str	r0, [r7, #12]

	if (x > ADC_NO_TOUCH_X_OUTSIDE) {
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f640 729b 	movw	r2, #3995	; 0xf9b
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d901      	bls.n	80011d4 <LCD_Touch_Read+0x3c>
		return LCD_TOUCH_READ_OUTSIDE;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e051      	b.n	8001278 <LCD_Touch_Read+0xe0>
	}

	uint32_t y = touchY();
 80011d4:	f7ff fec2 	bl	8000f5c <touchY>
 80011d8:	60b8      	str	r0, [r7, #8]
	m_touch_state = LCD_TOUCH_MOVE;
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <LCD_Touch_Read+0xf0>)
 80011dc:	2202      	movs	r2, #2
 80011de:	701a      	strb	r2, [r3, #0]
	p->x = (int16_t) ((1 - fclamp(adc_norm_x(x), 0.0f, 1.0f)) * TFTWIDTH);
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f7ff fe01 	bl	8000de8 <adc_norm_x>
 80011e6:	eef0 7a40 	vmov.f32	s15, s0
 80011ea:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80011ee:	eddf 0a27 	vldr	s1, [pc, #156]	; 800128c <LCD_Touch_Read+0xf4>
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f7ff fdcd 	bl	8000d94 <fclamp>
 80011fa:	eef0 7a40 	vmov.f32	s15, s0
 80011fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001206:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001290 <LCD_Touch_Read+0xf8>
 800120a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001212:	ee17 3a90 	vmov	r3, s15
 8001216:	b21a      	sxth	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	801a      	strh	r2, [r3, #0]
	p->y = (int16_t) ((1 - fclamp(adc_norm_y(y), 0.0f, 1.0f)) * TFTHEIGHT);
 800121c:	68b8      	ldr	r0, [r7, #8]
 800121e:	f7ff fdfb 	bl	8000e18 <adc_norm_y>
 8001222:	eef0 7a40 	vmov.f32	s15, s0
 8001226:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800122a:	eddf 0a18 	vldr	s1, [pc, #96]	; 800128c <LCD_Touch_Read+0xf4>
 800122e:	eeb0 0a67 	vmov.f32	s0, s15
 8001232:	f7ff fdaf 	bl	8000d94 <fclamp>
 8001236:	eef0 7a40 	vmov.f32	s15, s0
 800123a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800123e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001242:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001294 <LCD_Touch_Read+0xfc>
 8001246:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800124e:	ee17 3a90 	vmov	r3, s15
 8001252:	b21a      	sxth	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	805a      	strh	r2, [r3, #2]
	p->tick = HAL_GetTick();
 8001258:	f000 fe0c 	bl	8001e74 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	605a      	str	r2, [r3, #4]
	p->state = m_touch_state;
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <LCD_Touch_Read+0xf0>)
 8001264:	781a      	ldrb	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	721a      	strb	r2, [r3, #8]

	m_last_point_ref = p;
 800126a:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <LCD_Touch_Read+0x100>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6013      	str	r3, [r2, #0]
	m_touch_state = LCD_TOUCH_IDLE;
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <LCD_Touch_Read+0xf0>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]

	return LCD_TOUCH_READ_SUCCESS;
 8001276:	2300      	movs	r3, #0
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000104 	.word	0x20000104
 8001284:	20000108 	.word	0x20000108
 8001288:	20000114 	.word	0x20000114
 800128c:	00000000 	.word	0x00000000
 8001290:	43700000 	.word	0x43700000
 8001294:	43a00000 	.word	0x43a00000
 8001298:	20000118 	.word	0x20000118

0800129c <LCD_Touch_OnDown>:

/*
 * Indicates the start of a touch.
 * Should be called from EXTIx_IRQHandler interrupt only.
 */
void LCD_Touch_OnDown() {
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
	if (m_touch_state == LCD_TOUCH_IDLE) {
 80012a0:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <LCD_Touch_OnDown+0x1c>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d102      	bne.n	80012ae <LCD_Touch_OnDown+0x12>
		m_touch_state = LCD_TOUCH_DOWN;
 80012a8:	4b03      	ldr	r3, [pc, #12]	; (80012b8 <LCD_Touch_OnDown+0x1c>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	701a      	strb	r2, [r3, #0]
	}
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	20000114 	.word	0x20000114

080012bc <LCD_Touch_OnUp>:

/*
 * Indicates the finish of a touch.
 * Should be called from EXTIx_IRQHandler interrupt only.
 */
void LCD_Touch_OnUp() {
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
	m_touch_state = LCD_TOUCH_IDLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <LCD_Touch_OnUp+0x24>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]

	if (m_last_point_ref != NULL) {
 80012c6:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <LCD_Touch_OnUp+0x28>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <LCD_Touch_OnUp+0x1a>
		// Mark the last read touch point as TOUCH_UP.
		// Note that it changes the point state that the user specified
		// as an argument to LCD_Touch_Read function.
		m_last_point_ref->state = LCD_TOUCH_UP;
 80012ce:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <LCD_Touch_OnUp+0x28>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2203      	movs	r2, #3
 80012d4:	721a      	strb	r2, [r3, #8]
	}
	//LCD_Touch_Draw_OnUp();
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	20000114 	.word	0x20000114
 80012e4:	20000118 	.word	0x20000118

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b5b0      	push	{r4, r5, r7, lr}
 80012ea:	b092      	sub	sp, #72	; 0x48
 80012ec:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ee:	f000 fd5b 	bl	8001da8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f2:	f000 f92d 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f6:	f000 faad 	bl	8001854 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012fa:	f000 fa3f 	bl	800177c <MX_SPI1_Init>
  MX_SPI2_Init();
 80012fe:	f000 fa73 	bl	80017e8 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001302:	f000 f997 	bl	8001634 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001306:	f000 f9e7 	bl	80016d8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
	ILI9341_Init(&hspi1, LCD_CS_GPIO_Port, LCD_CS_Pin, LCD_DC_GPIO_Port, LCD_DC_Pin, LCD_RST_GPIO_Port, LCD_RST_Pin);
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	9302      	str	r3, [sp, #8]
 800130e:	4b82      	ldr	r3, [pc, #520]	; (8001518 <main+0x230>)
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	4b80      	ldr	r3, [pc, #512]	; (800151c <main+0x234>)
 800131a:	2240      	movs	r2, #64	; 0x40
 800131c:	4980      	ldr	r1, [pc, #512]	; (8001520 <main+0x238>)
 800131e:	4881      	ldr	r0, [pc, #516]	; (8001524 <main+0x23c>)
 8001320:	f7ff fa04 	bl	800072c <ILI9341_Init>
	ILI9341_setRotation(2);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fce9 	bl	8000cfc <ILI9341_setRotation>
	ILI9341_Fill(COLOR_NAVY);
 800132a:	200f      	movs	r0, #15
 800132c:	f7ff fade 	bl	80008ec <ILI9341_Fill>

	//TSC2046_Begin(&hspi2, TS_CS_GPIO_Port, TS_CS_Pin);
	//TSC2046_Calibrate();
	ILI9341_Fill(COLOR_WHITE);
 8001330:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001334:	f7ff fada 	bl	80008ec <ILI9341_Fill>

		ILI9341_Fill_Rect(20, 140, 140, 180, COLOR_BLUE);
 8001338:	231f      	movs	r3, #31
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	23b4      	movs	r3, #180	; 0xb4
 800133e:	228c      	movs	r2, #140	; 0x8c
 8001340:	218c      	movs	r1, #140	; 0x8c
 8001342:	2014      	movs	r0, #20
 8001344:	f7ff fb16 	bl	8000974 <ILI9341_Fill_Rect>
		ILI9341_printText("LED ON", 55,  155, COLOR_WHITE, COLOR_BLUE, 1);
 8001348:	2301      	movs	r3, #1
 800134a:	9301      	str	r3, [sp, #4]
 800134c:	231f      	movs	r3, #31
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001354:	229b      	movs	r2, #155	; 0x9b
 8001356:	2137      	movs	r1, #55	; 0x37
 8001358:	4873      	ldr	r0, [pc, #460]	; (8001528 <main+0x240>)
 800135a:	f7ff fc8d 	bl	8000c78 <ILI9341_printText>
		ILI9341_Fill_Rect(180, 140, 300, 180, COLOR_RED);
 800135e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	23b4      	movs	r3, #180	; 0xb4
 8001366:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800136a:	218c      	movs	r1, #140	; 0x8c
 800136c:	20b4      	movs	r0, #180	; 0xb4
 800136e:	f7ff fb01 	bl	8000974 <ILI9341_Fill_Rect>
		ILI9341_printText("LED OFF", 215,  155, COLOR_WHITE, COLOR_RED, 1);
 8001372:	2301      	movs	r3, #1
 8001374:	9301      	str	r3, [sp, #4]
 8001376:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001380:	229b      	movs	r2, #155	; 0x9b
 8001382:	21d7      	movs	r1, #215	; 0xd7
 8001384:	4869      	ldr	r0, [pc, #420]	; (800152c <main+0x244>)
 8001386:	f7ff fc77 	bl	8000c78 <ILI9341_printText>

	ILI9341_Fill_Rect(60, 30, 260, 90, COLOR_RED);
 800138a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	235a      	movs	r3, #90	; 0x5a
 8001392:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001396:	211e      	movs	r1, #30
 8001398:	203c      	movs	r0, #60	; 0x3c
 800139a:	f7ff faeb 	bl	8000974 <ILI9341_Fill_Rect>


	ILI9341_Fill_Rect(5, 215, 315, 235, COLOR_ORANGE);
 800139e:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	23eb      	movs	r3, #235	; 0xeb
 80013a6:	f240 123b 	movw	r2, #315	; 0x13b
 80013aa:	21d7      	movs	r1, #215	; 0xd7
 80013ac:	2005      	movs	r0, #5
 80013ae:	f7ff fae1 	bl	8000974 <ILI9341_Fill_Rect>
	ILI9341_printText("Last touch point X=000  Y=000", 70, 221, COLOR_WHITE, COLOR_ORANGE, 1);
 80013b2:	2301      	movs	r3, #1
 80013b4:	9301      	str	r3, [sp, #4]
 80013b6:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013c0:	22dd      	movs	r2, #221	; 0xdd
 80013c2:	2146      	movs	r1, #70	; 0x46
 80013c4:	485a      	ldr	r0, [pc, #360]	; (8001530 <main+0x248>)
 80013c6:	f7ff fc57 	bl	8000c78 <ILI9341_printText>
	ILI9341_Fill_Rect(5, 215, 5, 25, COLOR_GREEN);
 80013ca:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	2319      	movs	r3, #25
 80013d2:	2205      	movs	r2, #5
 80013d4:	21d7      	movs	r1, #215	; 0xd7
 80013d6:	2005      	movs	r0, #5
 80013d8:	f7ff facc 	bl	8000974 <ILI9341_Fill_Rect>
	ILI9341_printText("Max, Leo, Margot, time to leave ", 60 ,5, COLOR_WHITE, COLOR_BLACK, 1);
 80013dc:	2301      	movs	r3, #1
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	2300      	movs	r3, #0
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013e8:	2205      	movs	r2, #5
 80013ea:	213c      	movs	r1, #60	; 0x3c
 80013ec:	4851      	ldr	r0, [pc, #324]	; (8001534 <main+0x24c>)
 80013ee:	f7ff fc43 	bl	8000c78 <ILI9341_printText>
	LCD_Touch_Init(&hadc2, ADC_CHANNEL_4, &hadc1, ADC_CHANNEL_1);
 80013f2:	2301      	movs	r3, #1
 80013f4:	4a50      	ldr	r2, [pc, #320]	; (8001538 <main+0x250>)
 80013f6:	2104      	movs	r1, #4
 80013f8:	4850      	ldr	r0, [pc, #320]	; (800153c <main+0x254>)
 80013fa:	f7ff fdf5 	bl	8000fe8 <LCD_Touch_Init>
		LCD_SetMode(LCD_MODE_TOUCH);
 80013fe:	2001      	movs	r0, #1
 8001400:	f7ff feb2 	bl	8001168 <LCD_SetMode>
		LCD_TouchPoint p;
		p.x=0;
 8001404:	2300      	movs	r3, #0
 8001406:	85bb      	strh	r3, [r7, #44]	; 0x2c
		p.y=0;
 8001408:	2300      	movs	r3, #0
 800140a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		p.state=LCD_TOUCH_IDLE;
 800140c:	2300      	movs	r3, #0
 800140e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		char TextPos[] = "Last touch point X=000  Y=000";
 8001412:	4b47      	ldr	r3, [pc, #284]	; (8001530 <main+0x248>)
 8001414:	f107 040c 	add.w	r4, r7, #12
 8001418:	461d      	mov	r5, r3
 800141a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800141c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800141e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001422:	c407      	stmia	r4!, {r0, r1, r2}
 8001424:	8023      	strh	r3, [r4, #0]
		  }
*/

  	  /*** main test 2 draw last point ***/

		  if(LCD_Touch_Read(&p)==LCD_TOUCH_READ_SUCCESS)
 8001426:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff feb4 	bl	8001198 <LCD_Touch_Read>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d15f      	bne.n	80014f6 <main+0x20e>
		  {
			  LCD_SetMode(LCD_MODE_DRAW);
 8001436:	2000      	movs	r0, #0
 8001438:	f7ff fe96 	bl	8001168 <LCD_SetMode>
			  ILI9341_printText("touche ", 60 ,60, COLOR_WHITE, COLOR_GREEN, 1);
 800143c:	2301      	movs	r3, #1
 800143e:	9301      	str	r3, [sp, #4]
 8001440:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800144a:	223c      	movs	r2, #60	; 0x3c
 800144c:	213c      	movs	r1, #60	; 0x3c
 800144e:	483c      	ldr	r0, [pc, #240]	; (8001540 <main+0x258>)
 8001450:	f7ff fc12 	bl	8000c78 <ILI9341_printText>
			  strcpy(TextPos,"Last touch point X=");
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4a3a      	ldr	r2, [pc, #232]	; (8001544 <main+0x25c>)
 800145a:	461c      	mov	r4, r3
 800145c:	4615      	mov	r5, r2
 800145e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001460:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001462:	682b      	ldr	r3, [r5, #0]
 8001464:	6023      	str	r3, [r4, #0]
			  sprintf(PosX,"%d",p.x);
 8001466:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800146a:	461a      	mov	r2, r3
 800146c:	f107 0308 	add.w	r3, r7, #8
 8001470:	4935      	ldr	r1, [pc, #212]	; (8001548 <main+0x260>)
 8001472:	4618      	mov	r0, r3
 8001474:	f002 fd6c 	bl	8003f50 <siprintf>

			  strncat(TextPos,PosX,sizeof(int));
 8001478:	f107 0108 	add.w	r1, r7, #8
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	2204      	movs	r2, #4
 8001482:	4618      	mov	r0, r3
 8001484:	f002 fd84 	bl	8003f90 <strncat>
			  strncat(TextPos," Y=",3);
 8001488:	f107 030c 	add.w	r3, r7, #12
 800148c:	4618      	mov	r0, r3
 800148e:	f7fe febf 	bl	8000210 <strlen>
 8001492:	4603      	mov	r3, r0
 8001494:	461a      	mov	r2, r3
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	4413      	add	r3, r2
 800149c:	4a2b      	ldr	r2, [pc, #172]	; (800154c <main+0x264>)
 800149e:	6810      	ldr	r0, [r2, #0]
 80014a0:	6018      	str	r0, [r3, #0]
			  sprintf(PosY,"%d",p.y);
 80014a2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014a6:	461a      	mov	r2, r3
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	4927      	ldr	r1, [pc, #156]	; (8001548 <main+0x260>)
 80014ac:	4618      	mov	r0, r3
 80014ae:	f002 fd4f 	bl	8003f50 <siprintf>
			  strncat(TextPos,PosY,sizeof(PosY));
 80014b2:	1d39      	adds	r1, r7, #4
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	2203      	movs	r2, #3
 80014ba:	4618      	mov	r0, r3
 80014bc:	f002 fd68 	bl	8003f90 <strncat>
			  ILI9341_Fill_Rect(5, 215, 315, 235, COLOR_ORANGE);
 80014c0:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	23eb      	movs	r3, #235	; 0xeb
 80014c8:	f240 123b 	movw	r2, #315	; 0x13b
 80014cc:	21d7      	movs	r1, #215	; 0xd7
 80014ce:	2005      	movs	r0, #5
 80014d0:	f7ff fa50 	bl	8000974 <ILI9341_Fill_Rect>
			  ILI9341_printText(TextPos, 70, 221, COLOR_WHITE, COLOR_ORANGE, 1);
 80014d4:	f107 000c 	add.w	r0, r7, #12
 80014d8:	2301      	movs	r3, #1
 80014da:	9301      	str	r3, [sp, #4]
 80014dc:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e6:	22dd      	movs	r2, #221	; 0xdd
 80014e8:	2146      	movs	r1, #70	; 0x46
 80014ea:	f7ff fbc5 	bl	8000c78 <ILI9341_printText>
			  LCD_SetMode(LCD_MODE_TOUCH);
 80014ee:	2001      	movs	r0, #1
 80014f0:	f7ff fe3a 	bl	8001168 <LCD_SetMode>
 80014f4:	e797      	b.n	8001426 <main+0x13e>

		  }
		  else{
			  LCD_SetMode(LCD_MODE_DRAW);
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff fe36 	bl	8001168 <LCD_SetMode>
			  ILI9341_Fill_Rect(60, 30, 260, 90, COLOR_RED);
 80014fc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	235a      	movs	r3, #90	; 0x5a
 8001504:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001508:	211e      	movs	r1, #30
 800150a:	203c      	movs	r0, #60	; 0x3c
 800150c:	f7ff fa32 	bl	8000974 <ILI9341_Fill_Rect>
			  LCD_SetMode(LCD_MODE_TOUCH);
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fe29 	bl	8001168 <LCD_SetMode>
		  if(LCD_Touch_Read(&p)==LCD_TOUCH_READ_SUCCESS)
 8001516:	e786      	b.n	8001426 <main+0x13e>
 8001518:	40020800 	.word	0x40020800
 800151c:	40020000 	.word	0x40020000
 8001520:	40020400 	.word	0x40020400
 8001524:	200001ac 	.word	0x200001ac
 8001528:	0800484c 	.word	0x0800484c
 800152c:	08004854 	.word	0x08004854
 8001530:	0800485c 	.word	0x0800485c
 8001534:	0800487c 	.word	0x0800487c
 8001538:	2000011c 	.word	0x2000011c
 800153c:	20000164 	.word	0x20000164
 8001540:	080048a0 	.word	0x080048a0
 8001544:	080048a8 	.word	0x080048a8
 8001548:	080048bc 	.word	0x080048bc
 800154c:	080048c0 	.word	0x080048c0

08001550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	; 0x50
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	2234      	movs	r2, #52	; 0x34
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f002 fcee 	bl	8003f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 0308 	add.w	r3, r7, #8
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	4b2c      	ldr	r3, [pc, #176]	; (800162c <SystemClock_Config+0xdc>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	4a2b      	ldr	r2, [pc, #172]	; (800162c <SystemClock_Config+0xdc>)
 800157e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001582:	6413      	str	r3, [r2, #64]	; 0x40
 8001584:	4b29      	ldr	r3, [pc, #164]	; (800162c <SystemClock_Config+0xdc>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001590:	2300      	movs	r3, #0
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	4b26      	ldr	r3, [pc, #152]	; (8001630 <SystemClock_Config+0xe0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a25      	ldr	r2, [pc, #148]	; (8001630 <SystemClock_Config+0xe0>)
 800159a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b23      	ldr	r3, [pc, #140]	; (8001630 <SystemClock_Config+0xe0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015ac:	2301      	movs	r3, #1
 80015ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b6:	2302      	movs	r3, #2
 80015b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015c0:	2304      	movs	r3, #4
 80015c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80015c4:	23b4      	movs	r3, #180	; 0xb4
 80015c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015cc:	2302      	movs	r3, #2
 80015ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015d0:	2302      	movs	r3, #2
 80015d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d4:	f107 031c 	add.w	r3, r7, #28
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 ff4b 	bl	8003474 <HAL_RCC_OscConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015e4:	f000 f9c0 	bl	8001968 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015e8:	f001 fbde 	bl	8002da8 <HAL_PWREx_EnableOverDrive>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015f2:	f000 f9b9 	bl	8001968 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f6:	230f      	movs	r3, #15
 80015f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015fa:	2302      	movs	r3, #2
 80015fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001602:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001606:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001608:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800160c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	2105      	movs	r1, #5
 8001614:	4618      	mov	r0, r3
 8001616:	f001 fc17 	bl	8002e48 <HAL_RCC_ClockConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001620:	f000 f9a2 	bl	8001968 <Error_Handler>
  }
}
 8001624:	bf00      	nop
 8001626:	3750      	adds	r7, #80	; 0x50
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40023800 	.word	0x40023800
 8001630:	40007000 	.word	0x40007000

08001634 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800163a:	463b      	mov	r3, r7
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <MX_ADC1_Init+0x98>)
 8001648:	4a21      	ldr	r2, [pc, #132]	; (80016d0 <MX_ADC1_Init+0x9c>)
 800164a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800164c:	4b1f      	ldr	r3, [pc, #124]	; (80016cc <MX_ADC1_Init+0x98>)
 800164e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001652:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001654:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <MX_ADC1_Init+0x98>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800165a:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <MX_ADC1_Init+0x98>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001660:	4b1a      	ldr	r3, [pc, #104]	; (80016cc <MX_ADC1_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001666:	4b19      	ldr	r3, [pc, #100]	; (80016cc <MX_ADC1_Init+0x98>)
 8001668:	2200      	movs	r2, #0
 800166a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800166e:	4b17      	ldr	r3, [pc, #92]	; (80016cc <MX_ADC1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001674:	4b15      	ldr	r3, [pc, #84]	; (80016cc <MX_ADC1_Init+0x98>)
 8001676:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <MX_ADC1_Init+0xa0>)
 8001678:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <MX_ADC1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <MX_ADC1_Init+0x98>)
 8001682:	2201      	movs	r2, #1
 8001684:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_ADC1_Init+0x98>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800168e:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <MX_ADC1_Init+0x98>)
 8001690:	2201      	movs	r2, #1
 8001692:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001694:	480d      	ldr	r0, [pc, #52]	; (80016cc <MX_ADC1_Init+0x98>)
 8001696:	f000 fc1d 	bl	8001ed4 <HAL_ADC_Init>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016a0:	f000 f962 	bl	8001968 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016a8:	2301      	movs	r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b0:	463b      	mov	r3, r7
 80016b2:	4619      	mov	r1, r3
 80016b4:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_ADC1_Init+0x98>)
 80016b6:	f000 fdef 	bl	8002298 <HAL_ADC_ConfigChannel>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016c0:	f000 f952 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000011c 	.word	0x2000011c
 80016d0:	40012000 	.word	0x40012000
 80016d4:	0f000001 	.word	0x0f000001

080016d8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016de:	463b      	mov	r3, r7
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <MX_ADC2_Init+0x98>)
 80016ec:	4a21      	ldr	r2, [pc, #132]	; (8001774 <MX_ADC2_Init+0x9c>)
 80016ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <MX_ADC2_Init+0x98>)
 80016f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <MX_ADC2_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_ADC2_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_ADC2_Init+0x98>)
 8001706:	2200      	movs	r2, #0
 8001708:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_ADC2_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_ADC2_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_ADC2_Init+0x98>)
 800171a:	4a17      	ldr	r2, [pc, #92]	; (8001778 <MX_ADC2_Init+0xa0>)
 800171c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_ADC2_Init+0x98>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_ADC2_Init+0x98>)
 8001726:	2201      	movs	r2, #1
 8001728:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_ADC2_Init+0x98>)
 800172c:	2200      	movs	r2, #0
 800172e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_ADC2_Init+0x98>)
 8001734:	2201      	movs	r2, #1
 8001736:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001738:	480d      	ldr	r0, [pc, #52]	; (8001770 <MX_ADC2_Init+0x98>)
 800173a:	f000 fbcb 	bl	8001ed4 <HAL_ADC_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001744:	f000 f910 	bl	8001968 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001748:	2304      	movs	r3, #4
 800174a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001754:	463b      	mov	r3, r7
 8001756:	4619      	mov	r1, r3
 8001758:	4805      	ldr	r0, [pc, #20]	; (8001770 <MX_ADC2_Init+0x98>)
 800175a:	f000 fd9d 	bl	8002298 <HAL_ADC_ConfigChannel>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001764:	f000 f900 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001768:	bf00      	nop
 800176a:	3710      	adds	r7, #16
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000164 	.word	0x20000164
 8001774:	40012100 	.word	0x40012100
 8001778:	0f000001 	.word	0x0f000001

0800177c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001782:	4a18      	ldr	r2, [pc, #96]	; (80017e4 <MX_SPI1_Init+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001786:	4b16      	ldr	r3, [pc, #88]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001788:	f44f 7282 	mov.w	r2, #260	; 0x104
 800178c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800178e:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001794:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <MX_SPI1_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017ae:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ba:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017bc:	2200      	movs	r2, #0
 80017be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017c6:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017c8:	220a      	movs	r2, #10
 80017ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017cc:	4804      	ldr	r0, [pc, #16]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017ce:	f002 f8ef 	bl	80039b0 <HAL_SPI_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017d8:	f000 f8c6 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200001ac 	.word	0x200001ac
 80017e4:	40013000 	.word	0x40013000

080017e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017ec:	4b17      	ldr	r3, [pc, #92]	; (800184c <MX_SPI2_Init+0x64>)
 80017ee:	4a18      	ldr	r2, [pc, #96]	; (8001850 <MX_SPI2_Init+0x68>)
 80017f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017f2:	4b16      	ldr	r3, [pc, #88]	; (800184c <MX_SPI2_Init+0x64>)
 80017f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017fa:	4b14      	ldr	r3, [pc, #80]	; (800184c <MX_SPI2_Init+0x64>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <MX_SPI2_Init+0x64>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <MX_SPI2_Init+0x64>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <MX_SPI2_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <MX_SPI2_Init+0x64>)
 8001814:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001818:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <MX_SPI2_Init+0x64>)
 800181c:	2210      	movs	r2, #16
 800181e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001820:	4b0a      	ldr	r3, [pc, #40]	; (800184c <MX_SPI2_Init+0x64>)
 8001822:	2200      	movs	r2, #0
 8001824:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <MX_SPI2_Init+0x64>)
 8001828:	2200      	movs	r2, #0
 800182a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800182c:	4b07      	ldr	r3, [pc, #28]	; (800184c <MX_SPI2_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <MX_SPI2_Init+0x64>)
 8001834:	220a      	movs	r2, #10
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001838:	4804      	ldr	r0, [pc, #16]	; (800184c <MX_SPI2_Init+0x64>)
 800183a:	f002 f8b9 	bl	80039b0 <HAL_SPI_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001844:	f000 f890 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000204 	.word	0x20000204
 8001850:	40003800 	.word	0x40003800

08001854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
 8001868:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	4b3a      	ldr	r3, [pc, #232]	; (8001958 <MX_GPIO_Init+0x104>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a39      	ldr	r2, [pc, #228]	; (8001958 <MX_GPIO_Init+0x104>)
 8001874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b37      	ldr	r3, [pc, #220]	; (8001958 <MX_GPIO_Init+0x104>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b33      	ldr	r3, [pc, #204]	; (8001958 <MX_GPIO_Init+0x104>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a32      	ldr	r2, [pc, #200]	; (8001958 <MX_GPIO_Init+0x104>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b30      	ldr	r3, [pc, #192]	; (8001958 <MX_GPIO_Init+0x104>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	4b2c      	ldr	r3, [pc, #176]	; (8001958 <MX_GPIO_Init+0x104>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a2b      	ldr	r2, [pc, #172]	; (8001958 <MX_GPIO_Init+0x104>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b29      	ldr	r3, [pc, #164]	; (8001958 <MX_GPIO_Init+0x104>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4b25      	ldr	r3, [pc, #148]	; (8001958 <MX_GPIO_Init+0x104>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a24      	ldr	r2, [pc, #144]	; (8001958 <MX_GPIO_Init+0x104>)
 80018c8:	f043 0302 	orr.w	r3, r3, #2
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b22      	ldr	r3, [pc, #136]	; (8001958 <MX_GPIO_Init+0x104>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 7108 	mov.w	r1, #544	; 0x220
 80018e0:	481e      	ldr	r0, [pc, #120]	; (800195c <MX_GPIO_Init+0x108>)
 80018e2:	f001 fa23 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2180      	movs	r1, #128	; 0x80
 80018ea:	481d      	ldr	r0, [pc, #116]	; (8001960 <MX_GPIO_Init+0x10c>)
 80018ec:	f001 fa1e 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TS_CS_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2160      	movs	r1, #96	; 0x60
 80018f4:	481b      	ldr	r0, [pc, #108]	; (8001964 <MX_GPIO_Init+0x110>)
 80018f6:	f001 fa19 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LCD_DC_Pin;
 80018fa:	f44f 7308 	mov.w	r3, #544	; 0x220
 80018fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001900:	2301      	movs	r3, #1
 8001902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	4619      	mov	r1, r3
 8001912:	4812      	ldr	r0, [pc, #72]	; (800195c <MX_GPIO_Init+0x108>)
 8001914:	f001 f85e 	bl	80029d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191c:	2301      	movs	r3, #1
 800191e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	480c      	ldr	r0, [pc, #48]	; (8001960 <MX_GPIO_Init+0x10c>)
 8001930:	f001 f850 	bl	80029d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TS_CS_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = TS_CS_Pin|LCD_CS_Pin;
 8001934:	2360      	movs	r3, #96	; 0x60
 8001936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	4619      	mov	r1, r3
 800194a:	4806      	ldr	r0, [pc, #24]	; (8001964 <MX_GPIO_Init+0x110>)
 800194c:	f001 f842 	bl	80029d4 <HAL_GPIO_Init>

}
 8001950:	bf00      	nop
 8001952:	3728      	adds	r7, #40	; 0x28
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800
 800195c:	40020000 	.word	0x40020000
 8001960:	40020800 	.word	0x40020800
 8001964:	40020400 	.word	0x40020400

08001968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001970:	e7fe      	b.n	8001970 <Error_Handler+0x8>
	...

08001974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	4a0f      	ldr	r2, [pc, #60]	; (80019c0 <HAL_MspInit+0x4c>)
 8001984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001988:	6453      	str	r3, [r2, #68]	; 0x44
 800198a:	4b0d      	ldr	r3, [pc, #52]	; (80019c0 <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	4a08      	ldr	r2, [pc, #32]	; (80019c0 <HAL_MspInit+0x4c>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a4:	6413      	str	r3, [r2, #64]	; 0x40
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019b2:	2007      	movs	r0, #7
 80019b4:	f000 ffb0 	bl	8002918 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40023800 	.word	0x40023800

080019c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08c      	sub	sp, #48	; 0x30
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 031c 	add.w	r3, r7, #28
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a2e      	ldr	r2, [pc, #184]	; (8001a9c <HAL_ADC_MspInit+0xd8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d128      	bne.n	8001a38 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	61bb      	str	r3, [r7, #24]
 80019ea:	4b2d      	ldr	r3, [pc, #180]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	4a2c      	ldr	r2, [pc, #176]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 80019f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f4:	6453      	str	r3, [r2, #68]	; 0x44
 80019f6:	4b2a      	ldr	r3, [pc, #168]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fe:	61bb      	str	r3, [r7, #24]
 8001a00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	4b26      	ldr	r3, [pc, #152]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a25      	ldr	r2, [pc, #148]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a22:	2303      	movs	r3, #3
 8001a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 031c 	add.w	r3, r7, #28
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481c      	ldr	r0, [pc, #112]	; (8001aa4 <HAL_ADC_MspInit+0xe0>)
 8001a32:	f000 ffcf 	bl	80029d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001a36:	e02c      	b.n	8001a92 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a1a      	ldr	r2, [pc, #104]	; (8001aa8 <HAL_ADC_MspInit+0xe4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d127      	bne.n	8001a92 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a15      	ldr	r2, [pc, #84]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a0e      	ldr	r2, [pc, #56]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <HAL_ADC_MspInit+0xdc>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a7a:	2310      	movs	r3, #16
 8001a7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a86:	f107 031c 	add.w	r3, r7, #28
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <HAL_ADC_MspInit+0xe0>)
 8001a8e:	f000 ffa1 	bl	80029d4 <HAL_GPIO_Init>
}
 8001a92:	bf00      	nop
 8001a94:	3730      	adds	r7, #48	; 0x30
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40012000 	.word	0x40012000
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020000 	.word	0x40020000
 8001aa8:	40012100 	.word	0x40012100

08001aac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08e      	sub	sp, #56	; 0x38
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a58      	ldr	r2, [pc, #352]	; (8001c2c <HAL_SPI_MspInit+0x180>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d14a      	bne.n	8001b64 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
 8001ad2:	4b57      	ldr	r3, [pc, #348]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad6:	4a56      	ldr	r2, [pc, #344]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001ad8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001adc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ade:	4b54      	ldr	r3, [pc, #336]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ae6:	623b      	str	r3, [r7, #32]
 8001ae8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
 8001aee:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a4f      	ldr	r2, [pc, #316]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b4d      	ldr	r3, [pc, #308]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
 8001b04:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	4b49      	ldr	r3, [pc, #292]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	4a48      	ldr	r2, [pc, #288]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b10:	f043 0302 	orr.w	r3, r3, #2
 8001b14:	6313      	str	r3, [r2, #48]	; 0x30
 8001b16:	4b46      	ldr	r3, [pc, #280]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b22:	23c0      	movs	r3, #192	; 0xc0
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b32:	2305      	movs	r3, #5
 8001b34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	483d      	ldr	r0, [pc, #244]	; (8001c34 <HAL_SPI_MspInit+0x188>)
 8001b3e:	f000 ff49 	bl	80029d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b42:	2308      	movs	r3, #8
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b52:	2305      	movs	r3, #5
 8001b54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4836      	ldr	r0, [pc, #216]	; (8001c38 <HAL_SPI_MspInit+0x18c>)
 8001b5e:	f000 ff39 	bl	80029d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001b62:	e05f      	b.n	8001c24 <HAL_SPI_MspInit+0x178>
  else if(hspi->Instance==SPI2)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a34      	ldr	r2, [pc, #208]	; (8001c3c <HAL_SPI_MspInit+0x190>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d15a      	bne.n	8001c24 <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	4b2f      	ldr	r3, [pc, #188]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	4a2e      	ldr	r2, [pc, #184]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	4b28      	ldr	r3, [pc, #160]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a27      	ldr	r2, [pc, #156]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b25      	ldr	r3, [pc, #148]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a20      	ldr	r2, [pc, #128]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001bb0:	f043 0302 	orr.w	r3, r3, #2
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <HAL_SPI_MspInit+0x184>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TS_DO_Pin;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TS_DO_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4818      	ldr	r0, [pc, #96]	; (8001c40 <HAL_SPI_MspInit+0x194>)
 8001bde:	f000 fef9 	bl	80029d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = T_DIN_Pin;
 8001be2:	2304      	movs	r3, #4
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bf2:	2305      	movs	r3, #5
 8001bf4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(T_DIN_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4810      	ldr	r0, [pc, #64]	; (8001c40 <HAL_SPI_MspInit+0x194>)
 8001bfe:	f000 fee9 	bl	80029d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c14:	2305      	movs	r3, #5
 8001c16:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4806      	ldr	r0, [pc, #24]	; (8001c38 <HAL_SPI_MspInit+0x18c>)
 8001c20:	f000 fed8 	bl	80029d4 <HAL_GPIO_Init>
}
 8001c24:	bf00      	nop
 8001c26:	3738      	adds	r7, #56	; 0x38
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40013000 	.word	0x40013000
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	40003800 	.word	0x40003800
 8001c40:	40020800 	.word	0x40020800

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c48:	e7fe      	b.n	8001c48 <NMI_Handler+0x4>

08001c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4e:	e7fe      	b.n	8001c4e <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	e7fe      	b.n	8001c54 <MemManage_Handler+0x4>

08001c56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5a:	e7fe      	b.n	8001c5a <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c90:	f000 f8dc 	bl	8001e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <EXTI4_IRQHandler>:
 *   LCD_TOUCH_DOWN,
 *   LCD_TOUCH_MOVE,
 *   LCD_TOUCH_UP
 * events, if LCD_MODE_TOUCH is selected.
 */
void EXTI4_IRQHandler(void) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8001c9c:	2110      	movs	r1, #16
 8001c9e:	4808      	ldr	r0, [pc, #32]	; (8001cc0 <EXTI4_IRQHandler+0x28>)
 8001ca0:	f001 f82c 	bl	8002cfc <HAL_GPIO_ReadPin>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d102      	bne.n	8001cb0 <EXTI4_IRQHandler+0x18>
		LCD_Touch_OnDown();
 8001caa:	f7ff faf7 	bl	800129c <LCD_Touch_OnDown>
 8001cae:	e001      	b.n	8001cb4 <EXTI4_IRQHandler+0x1c>
	} else {
		LCD_Touch_OnUp();
 8001cb0:	f7ff fb04 	bl	80012bc <LCD_Touch_OnUp>
	}
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001cb4:	2010      	movs	r0, #16
 8001cb6:	f001 f853 	bl	8002d60 <HAL_GPIO_EXTI_IRQHandler>
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40020000 	.word	0x40020000

08001cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ccc:	4a14      	ldr	r2, [pc, #80]	; (8001d20 <_sbrk+0x5c>)
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <_sbrk+0x60>)
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cd8:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d102      	bne.n	8001ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce0:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <_sbrk+0x64>)
 8001ce2:	4a12      	ldr	r2, [pc, #72]	; (8001d2c <_sbrk+0x68>)
 8001ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <_sbrk+0x64>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d207      	bcs.n	8001d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf4:	f002 f8ec 	bl	8003ed0 <__errno>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d02:	e009      	b.n	8001d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <_sbrk+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d0a:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	4a05      	ldr	r2, [pc, #20]	; (8001d28 <_sbrk+0x64>)
 8001d14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d16:	68fb      	ldr	r3, [r7, #12]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20020000 	.word	0x20020000
 8001d24:	00000400 	.word	0x00000400
 8001d28:	2000025c 	.word	0x2000025c
 8001d2c:	20000278 	.word	0x20000278

08001d30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <SystemInit+0x20>)
 8001d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d3a:	4a05      	ldr	r2, [pc, #20]	; (8001d50 <SystemInit+0x20>)
 8001d3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d58:	480d      	ldr	r0, [pc, #52]	; (8001d90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d5a:	490e      	ldr	r1, [pc, #56]	; (8001d94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d5c:	4a0e      	ldr	r2, [pc, #56]	; (8001d98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d60:	e002      	b.n	8001d68 <LoopCopyDataInit>

08001d62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d66:	3304      	adds	r3, #4

08001d68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d6c:	d3f9      	bcc.n	8001d62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d6e:	4a0b      	ldr	r2, [pc, #44]	; (8001d9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d70:	4c0b      	ldr	r4, [pc, #44]	; (8001da0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d74:	e001      	b.n	8001d7a <LoopFillZerobss>

08001d76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d78:	3204      	adds	r2, #4

08001d7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d7c:	d3fb      	bcc.n	8001d76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d7e:	f7ff ffd7 	bl	8001d30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d82:	f002 f8ab 	bl	8003edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d86:	f7ff faaf 	bl	80012e8 <main>
  bx  lr    
 8001d8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d94:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001d98:	08004e18 	.word	0x08004e18
  ldr r2, =_sbss
 8001d9c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001da0:	20000274 	.word	0x20000274

08001da4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001da4:	e7fe      	b.n	8001da4 <ADC_IRQHandler>
	...

08001da8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dac:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <HAL_Init+0x40>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a0d      	ldr	r2, [pc, #52]	; (8001de8 <HAL_Init+0x40>)
 8001db2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001db6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001db8:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <HAL_Init+0x40>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_Init+0x40>)
 8001dbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <HAL_Init+0x40>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a07      	ldr	r2, [pc, #28]	; (8001de8 <HAL_Init+0x40>)
 8001dca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd0:	2003      	movs	r0, #3
 8001dd2:	f000 fda1 	bl	8002918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f000 f808 	bl	8001dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ddc:	f7ff fdca 	bl	8001974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40023c00 	.word	0x40023c00

08001dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_InitTick+0x54>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_InitTick+0x58>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 fdc7 	bl	800299e <HAL_SYSTICK_Config>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00e      	b.n	8001e38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	d80a      	bhi.n	8001e36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e20:	2200      	movs	r2, #0
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e28:	f000 fd81 	bl	800292e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e2c:	4a06      	ldr	r2, [pc, #24]	; (8001e48 <HAL_InitTick+0x5c>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e000      	b.n	8001e38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000004 	.word	0x20000004
 8001e44:	2000000c 	.word	0x2000000c
 8001e48:	20000008 	.word	0x20000008

08001e4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e50:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_IncTick+0x20>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_IncTick+0x24>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_IncTick+0x24>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	2000000c 	.word	0x2000000c
 8001e70:	20000260 	.word	0x20000260

08001e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_GetTick+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000260 	.word	0x20000260

08001e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff ffee 	bl	8001e74 <HAL_GetTick>
 8001e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ea4:	d005      	beq.n	8001eb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea6:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <HAL_Delay+0x44>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4413      	add	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eb2:	bf00      	nop
 8001eb4:	f7ff ffde 	bl	8001e74 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d8f7      	bhi.n	8001eb4 <HAL_Delay+0x28>
  {
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2000000c 	.word	0x2000000c

08001ed4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001edc:	2300      	movs	r3, #0
 8001ede:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e033      	b.n	8001f52 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff fd66 	bl	80019c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	f003 0310 	and.w	r3, r3, #16
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d118      	bne.n	8001f44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f1a:	f023 0302 	bic.w	r3, r3, #2
 8001f1e:	f043 0202 	orr.w	r2, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 fae8 	bl	80024fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f023 0303 	bic.w	r3, r3, #3
 8001f3a:	f043 0201 	orr.w	r2, r3, #1
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	641a      	str	r2, [r3, #64]	; 0x40
 8001f42:	e001      	b.n	8001f48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_ADC_Start+0x1a>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e0b2      	b.n	80020dc <HAL_ADC_Start+0x180>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d018      	beq.n	8001fbe <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f9c:	4b52      	ldr	r3, [pc, #328]	; (80020e8 <HAL_ADC_Start+0x18c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a52      	ldr	r2, [pc, #328]	; (80020ec <HAL_ADC_Start+0x190>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	0c9a      	lsrs	r2, r3, #18
 8001fa8:	4613      	mov	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4413      	add	r3, r2
 8001fae:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001fb0:	e002      	b.n	8001fb8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f9      	bne.n	8001fb2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d17a      	bne.n	80020c2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fd4:	f023 0301 	bic.w	r3, r3, #1
 8001fd8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d007      	beq.n	8001ffe <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ff6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002006:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800200a:	d106      	bne.n	800201a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002010:	f023 0206 	bic.w	r2, r3, #6
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	645a      	str	r2, [r3, #68]	; 0x44
 8002018:	e002      	b.n	8002020 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002028:	4b31      	ldr	r3, [pc, #196]	; (80020f0 <HAL_ADC_Start+0x194>)
 800202a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002034:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f003 031f 	and.w	r3, r3, #31
 800203e:	2b00      	cmp	r3, #0
 8002040:	d12a      	bne.n	8002098 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2b      	ldr	r2, [pc, #172]	; (80020f4 <HAL_ADC_Start+0x198>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d015      	beq.n	8002078 <HAL_ADC_Start+0x11c>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a29      	ldr	r2, [pc, #164]	; (80020f8 <HAL_ADC_Start+0x19c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d105      	bne.n	8002062 <HAL_ADC_Start+0x106>
 8002056:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <HAL_ADC_Start+0x194>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 031f 	and.w	r3, r3, #31
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00a      	beq.n	8002078 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a25      	ldr	r2, [pc, #148]	; (80020fc <HAL_ADC_Start+0x1a0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d136      	bne.n	80020da <HAL_ADC_Start+0x17e>
 800206c:	4b20      	ldr	r3, [pc, #128]	; (80020f0 <HAL_ADC_Start+0x194>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	2b00      	cmp	r3, #0
 8002076:	d130      	bne.n	80020da <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d129      	bne.n	80020da <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	e020      	b.n	80020da <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a15      	ldr	r2, [pc, #84]	; (80020f4 <HAL_ADC_Start+0x198>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d11b      	bne.n	80020da <HAL_ADC_Start+0x17e>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d114      	bne.n	80020da <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	e00b      	b.n	80020da <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f043 0210 	orr.w	r2, r3, #16
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	f043 0201 	orr.w	r2, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	20000004 	.word	0x20000004
 80020ec:	431bde83 	.word	0x431bde83
 80020f0:	40012300 	.word	0x40012300
 80020f4:	40012000 	.word	0x40012000
 80020f8:	40012100 	.word	0x40012100
 80020fc:	40012200 	.word	0x40012200

08002100 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800210e:	2b01      	cmp	r3, #1
 8002110:	d101      	bne.n	8002116 <HAL_ADC_Stop+0x16>
 8002112:	2302      	movs	r3, #2
 8002114:	e021      	b.n	800215a <HAL_ADC_Stop+0x5a>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 0201 	bic.w	r2, r2, #1
 800212c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b00      	cmp	r3, #0
 800213a:	d109      	bne.n	8002150 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002144:	f023 0301 	bic.w	r3, r3, #1
 8002148:	f043 0201 	orr.w	r2, r3, #1
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b084      	sub	sp, #16
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002182:	d113      	bne.n	80021ac <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800218e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002192:	d10b      	bne.n	80021ac <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002198:	f043 0220 	orr.w	r2, r3, #32
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e063      	b.n	8002274 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80021ac:	f7ff fe62 	bl	8001e74 <HAL_GetTick>
 80021b0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021b2:	e021      	b.n	80021f8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021ba:	d01d      	beq.n	80021f8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d007      	beq.n	80021d2 <HAL_ADC_PollForConversion+0x6c>
 80021c2:	f7ff fe57 	bl	8001e74 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d212      	bcs.n	80021f8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d00b      	beq.n	80021f8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f043 0204 	orr.w	r2, r3, #4
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e03d      	b.n	8002274 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b02      	cmp	r3, #2
 8002204:	d1d6      	bne.n	80021b4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f06f 0212 	mvn.w	r2, #18
 800220e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d123      	bne.n	8002272 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800222e:	2b00      	cmp	r3, #0
 8002230:	d11f      	bne.n	8002272 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002238:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800223c:	2b00      	cmp	r3, #0
 800223e:	d006      	beq.n	800224e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800224a:	2b00      	cmp	r3, #0
 800224c:	d111      	bne.n	8002272 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d105      	bne.n	8002272 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x1c>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e113      	b.n	80024dc <HAL_ADC_ConfigChannel+0x244>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2b09      	cmp	r3, #9
 80022c2:	d925      	bls.n	8002310 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	68d9      	ldr	r1, [r3, #12]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	461a      	mov	r2, r3
 80022d2:	4613      	mov	r3, r2
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	4413      	add	r3, r2
 80022d8:	3b1e      	subs	r3, #30
 80022da:	2207      	movs	r2, #7
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43da      	mvns	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	400a      	ands	r2, r1
 80022e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68d9      	ldr	r1, [r3, #12]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	4603      	mov	r3, r0
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	4403      	add	r3, r0
 8002302:	3b1e      	subs	r3, #30
 8002304:	409a      	lsls	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	e022      	b.n	8002356 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6919      	ldr	r1, [r3, #16]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	b29b      	uxth	r3, r3
 800231c:	461a      	mov	r2, r3
 800231e:	4613      	mov	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	2207      	movs	r2, #7
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43da      	mvns	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	400a      	ands	r2, r1
 8002332:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6919      	ldr	r1, [r3, #16]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	b29b      	uxth	r3, r3
 8002344:	4618      	mov	r0, r3
 8002346:	4603      	mov	r3, r0
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4403      	add	r3, r0
 800234c:	409a      	lsls	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b06      	cmp	r3, #6
 800235c:	d824      	bhi.n	80023a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	3b05      	subs	r3, #5
 8002370:	221f      	movs	r2, #31
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	400a      	ands	r2, r1
 800237e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	b29b      	uxth	r3, r3
 800238c:	4618      	mov	r0, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	3b05      	subs	r3, #5
 800239a:	fa00 f203 	lsl.w	r2, r0, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	635a      	str	r2, [r3, #52]	; 0x34
 80023a6:	e04c      	b.n	8002442 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b0c      	cmp	r3, #12
 80023ae:	d824      	bhi.n	80023fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	4613      	mov	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	3b23      	subs	r3, #35	; 0x23
 80023c2:	221f      	movs	r2, #31
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43da      	mvns	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	400a      	ands	r2, r1
 80023d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	4618      	mov	r0, r3
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	3b23      	subs	r3, #35	; 0x23
 80023ec:	fa00 f203 	lsl.w	r2, r0, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30
 80023f8:	e023      	b.n	8002442 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	3b41      	subs	r3, #65	; 0x41
 800240c:	221f      	movs	r2, #31
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	43da      	mvns	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	400a      	ands	r2, r1
 800241a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	b29b      	uxth	r3, r3
 8002428:	4618      	mov	r0, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	3b41      	subs	r3, #65	; 0x41
 8002436:	fa00 f203 	lsl.w	r2, r0, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002442:	4b29      	ldr	r3, [pc, #164]	; (80024e8 <HAL_ADC_ConfigChannel+0x250>)
 8002444:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a28      	ldr	r2, [pc, #160]	; (80024ec <HAL_ADC_ConfigChannel+0x254>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d10f      	bne.n	8002470 <HAL_ADC_ConfigChannel+0x1d8>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b12      	cmp	r3, #18
 8002456:	d10b      	bne.n	8002470 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a1d      	ldr	r2, [pc, #116]	; (80024ec <HAL_ADC_ConfigChannel+0x254>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d12b      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x23a>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a1c      	ldr	r2, [pc, #112]	; (80024f0 <HAL_ADC_ConfigChannel+0x258>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d003      	beq.n	800248c <HAL_ADC_ConfigChannel+0x1f4>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b11      	cmp	r3, #17
 800248a:	d122      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a11      	ldr	r2, [pc, #68]	; (80024f0 <HAL_ADC_ConfigChannel+0x258>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d111      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024ae:	4b11      	ldr	r3, [pc, #68]	; (80024f4 <HAL_ADC_ConfigChannel+0x25c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a11      	ldr	r2, [pc, #68]	; (80024f8 <HAL_ADC_ConfigChannel+0x260>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	0c9a      	lsrs	r2, r3, #18
 80024ba:	4613      	mov	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024c4:	e002      	b.n	80024cc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f9      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	40012300 	.word	0x40012300
 80024ec:	40012000 	.word	0x40012000
 80024f0:	10000012 	.word	0x10000012
 80024f4:	20000004 	.word	0x20000004
 80024f8:	431bde83 	.word	0x431bde83

080024fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002504:	4b79      	ldr	r3, [pc, #484]	; (80026ec <ADC_Init+0x1f0>)
 8002506:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	431a      	orrs	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002530:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	6859      	ldr	r1, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	021a      	lsls	r2, r3, #8
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	430a      	orrs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002554:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002576:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6899      	ldr	r1, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258e:	4a58      	ldr	r2, [pc, #352]	; (80026f0 <ADC_Init+0x1f4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d022      	beq.n	80025da <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6899      	ldr	r1, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6899      	ldr	r1, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	e00f      	b.n	80025fa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0202 	bic.w	r2, r2, #2
 8002608:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6899      	ldr	r1, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7e1b      	ldrb	r3, [r3, #24]
 8002614:	005a      	lsls	r2, r3, #1
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d01b      	beq.n	8002660 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002636:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002646:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6859      	ldr	r1, [r3, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	3b01      	subs	r3, #1
 8002654:	035a      	lsls	r2, r3, #13
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	e007      	b.n	8002670 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800266e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800267e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	3b01      	subs	r3, #1
 800268c:	051a      	lsls	r2, r3, #20
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6899      	ldr	r1, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026b2:	025a      	lsls	r2, r3, #9
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6899      	ldr	r1, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	029a      	lsls	r2, r3, #10
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	609a      	str	r2, [r3, #8]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40012300 	.word	0x40012300
 80026f0:	0f000001 	.word	0x0f000001

080026f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002704:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002710:	4013      	ands	r3, r2
 8002712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800271c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002726:	4a04      	ldr	r2, [pc, #16]	; (8002738 <__NVIC_SetPriorityGrouping+0x44>)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	60d3      	str	r3, [r2, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002740:	4b04      	ldr	r3, [pc, #16]	; (8002754 <__NVIC_GetPriorityGrouping+0x18>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	0a1b      	lsrs	r3, r3, #8
 8002746:	f003 0307 	and.w	r3, r3, #7
}
 800274a:	4618      	mov	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	2b00      	cmp	r3, #0
 8002768:	db0b      	blt.n	8002782 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	f003 021f 	and.w	r2, r3, #31
 8002770:	4907      	ldr	r1, [pc, #28]	; (8002790 <__NVIC_EnableIRQ+0x38>)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	095b      	lsrs	r3, r3, #5
 8002778:	2001      	movs	r0, #1
 800277a:	fa00 f202 	lsl.w	r2, r0, r2
 800277e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000e100 	.word	0xe000e100

08002794 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	db12      	blt.n	80027cc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	f003 021f 	and.w	r2, r3, #31
 80027ac:	490a      	ldr	r1, [pc, #40]	; (80027d8 <__NVIC_DisableIRQ+0x44>)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	095b      	lsrs	r3, r3, #5
 80027b4:	2001      	movs	r0, #1
 80027b6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ba:	3320      	adds	r3, #32
 80027bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027c0:	f3bf 8f4f 	dsb	sy
}
 80027c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027c6:	f3bf 8f6f 	isb	sy
}
 80027ca:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000e100 	.word	0xe000e100

080027dc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	db0c      	blt.n	8002808 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	f003 021f 	and.w	r2, r3, #31
 80027f4:	4907      	ldr	r1, [pc, #28]	; (8002814 <__NVIC_ClearPendingIRQ+0x38>)
 80027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2001      	movs	r0, #1
 80027fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002802:	3360      	adds	r3, #96	; 0x60
 8002804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	e000e100 	.word	0xe000e100

08002818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	6039      	str	r1, [r7, #0]
 8002822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	2b00      	cmp	r3, #0
 800282a:	db0a      	blt.n	8002842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	b2da      	uxtb	r2, r3
 8002830:	490c      	ldr	r1, [pc, #48]	; (8002864 <__NVIC_SetPriority+0x4c>)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	0112      	lsls	r2, r2, #4
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	440b      	add	r3, r1
 800283c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002840:	e00a      	b.n	8002858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	b2da      	uxtb	r2, r3
 8002846:	4908      	ldr	r1, [pc, #32]	; (8002868 <__NVIC_SetPriority+0x50>)
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	3b04      	subs	r3, #4
 8002850:	0112      	lsls	r2, r2, #4
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	440b      	add	r3, r1
 8002856:	761a      	strb	r2, [r3, #24]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000e100 	.word	0xe000e100
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800286c:	b480      	push	{r7}
 800286e:	b089      	sub	sp, #36	; 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f1c3 0307 	rsb	r3, r3, #7
 8002886:	2b04      	cmp	r3, #4
 8002888:	bf28      	it	cs
 800288a:	2304      	movcs	r3, #4
 800288c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3304      	adds	r3, #4
 8002892:	2b06      	cmp	r3, #6
 8002894:	d902      	bls.n	800289c <NVIC_EncodePriority+0x30>
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3b03      	subs	r3, #3
 800289a:	e000      	b.n	800289e <NVIC_EncodePriority+0x32>
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43da      	mvns	r2, r3
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	401a      	ands	r2, r3
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	fa01 f303 	lsl.w	r3, r1, r3
 80028be:	43d9      	mvns	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	4313      	orrs	r3, r2
         );
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3724      	adds	r7, #36	; 0x24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
	...

080028d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3b01      	subs	r3, #1
 80028e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028e4:	d301      	bcc.n	80028ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028e6:	2301      	movs	r3, #1
 80028e8:	e00f      	b.n	800290a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ea:	4a0a      	ldr	r2, [pc, #40]	; (8002914 <SysTick_Config+0x40>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028f2:	210f      	movs	r1, #15
 80028f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028f8:	f7ff ff8e 	bl	8002818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028fc:	4b05      	ldr	r3, [pc, #20]	; (8002914 <SysTick_Config+0x40>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002902:	4b04      	ldr	r3, [pc, #16]	; (8002914 <SysTick_Config+0x40>)
 8002904:	2207      	movs	r2, #7
 8002906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	e000e010 	.word	0xe000e010

08002918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff fee7 	bl	80026f4 <__NVIC_SetPriorityGrouping>
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800292e:	b580      	push	{r7, lr}
 8002930:	b086      	sub	sp, #24
 8002932:	af00      	add	r7, sp, #0
 8002934:	4603      	mov	r3, r0
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
 800293a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002940:	f7ff fefc 	bl	800273c <__NVIC_GetPriorityGrouping>
 8002944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	68b9      	ldr	r1, [r7, #8]
 800294a:	6978      	ldr	r0, [r7, #20]
 800294c:	f7ff ff8e 	bl	800286c <NVIC_EncodePriority>
 8002950:	4602      	mov	r2, r0
 8002952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002956:	4611      	mov	r1, r2
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff5d 	bl	8002818 <__NVIC_SetPriority>
}
 800295e:	bf00      	nop
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b082      	sub	sp, #8
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff feef 	bl	8002758 <__NVIC_EnableIRQ>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	4603      	mov	r3, r0
 800298a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800298c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff feff 	bl	8002794 <__NVIC_DisableIRQ>
}
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff ff94 	bl	80028d4 <SysTick_Config>
 80029ac:	4603      	mov	r3, r0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b082      	sub	sp, #8
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80029c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff ff09 	bl	80027dc <__NVIC_ClearPendingIRQ>
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b089      	sub	sp, #36	; 0x24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
 80029ee:	e165      	b.n	8002cbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029f0:	2201      	movs	r2, #1
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	4013      	ands	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	f040 8154 	bne.w	8002cb6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d005      	beq.n	8002a26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d130      	bne.n	8002a88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	2203      	movs	r2, #3
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43db      	mvns	r3, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	f003 0201 	and.w	r2, r3, #1
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	2b03      	cmp	r3, #3
 8002a92:	d017      	beq.n	8002ac4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f003 0303 	and.w	r3, r3, #3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d123      	bne.n	8002b18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	08da      	lsrs	r2, r3, #3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3208      	adds	r2, #8
 8002ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	220f      	movs	r2, #15
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	691a      	ldr	r2, [r3, #16]
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	08da      	lsrs	r2, r3, #3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	3208      	adds	r2, #8
 8002b12:	69b9      	ldr	r1, [r7, #24]
 8002b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	2203      	movs	r2, #3
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 0203 	and.w	r2, r3, #3
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 80ae 	beq.w	8002cb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	4b5d      	ldr	r3, [pc, #372]	; (8002cd4 <HAL_GPIO_Init+0x300>)
 8002b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b62:	4a5c      	ldr	r2, [pc, #368]	; (8002cd4 <HAL_GPIO_Init+0x300>)
 8002b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b68:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6a:	4b5a      	ldr	r3, [pc, #360]	; (8002cd4 <HAL_GPIO_Init+0x300>)
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b76:	4a58      	ldr	r2, [pc, #352]	; (8002cd8 <HAL_GPIO_Init+0x304>)
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	089b      	lsrs	r3, r3, #2
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	220f      	movs	r2, #15
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43db      	mvns	r3, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4013      	ands	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4f      	ldr	r2, [pc, #316]	; (8002cdc <HAL_GPIO_Init+0x308>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d025      	beq.n	8002bee <HAL_GPIO_Init+0x21a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a4e      	ldr	r2, [pc, #312]	; (8002ce0 <HAL_GPIO_Init+0x30c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d01f      	beq.n	8002bea <HAL_GPIO_Init+0x216>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a4d      	ldr	r2, [pc, #308]	; (8002ce4 <HAL_GPIO_Init+0x310>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d019      	beq.n	8002be6 <HAL_GPIO_Init+0x212>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a4c      	ldr	r2, [pc, #304]	; (8002ce8 <HAL_GPIO_Init+0x314>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d013      	beq.n	8002be2 <HAL_GPIO_Init+0x20e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a4b      	ldr	r2, [pc, #300]	; (8002cec <HAL_GPIO_Init+0x318>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00d      	beq.n	8002bde <HAL_GPIO_Init+0x20a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a4a      	ldr	r2, [pc, #296]	; (8002cf0 <HAL_GPIO_Init+0x31c>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d007      	beq.n	8002bda <HAL_GPIO_Init+0x206>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a49      	ldr	r2, [pc, #292]	; (8002cf4 <HAL_GPIO_Init+0x320>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d101      	bne.n	8002bd6 <HAL_GPIO_Init+0x202>
 8002bd2:	2306      	movs	r3, #6
 8002bd4:	e00c      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002bd6:	2307      	movs	r3, #7
 8002bd8:	e00a      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002bda:	2305      	movs	r3, #5
 8002bdc:	e008      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002bde:	2304      	movs	r3, #4
 8002be0:	e006      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002be2:	2303      	movs	r3, #3
 8002be4:	e004      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e002      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f002 0203 	and.w	r2, r2, #3
 8002bf6:	0092      	lsls	r2, r2, #2
 8002bf8:	4093      	lsls	r3, r2
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c00:	4935      	ldr	r1, [pc, #212]	; (8002cd8 <HAL_GPIO_Init+0x304>)
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	3302      	adds	r3, #2
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c32:	4a31      	ldr	r2, [pc, #196]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c38:	4b2f      	ldr	r3, [pc, #188]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c5c:	4a26      	ldr	r2, [pc, #152]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c62:	4b25      	ldr	r3, [pc, #148]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cb0:	4a11      	ldr	r2, [pc, #68]	; (8002cf8 <HAL_GPIO_Init+0x324>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	61fb      	str	r3, [r7, #28]
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	2b0f      	cmp	r3, #15
 8002cc0:	f67f ae96 	bls.w	80029f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3724      	adds	r7, #36	; 0x24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40013800 	.word	0x40013800
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	40020400 	.word	0x40020400
 8002ce4:	40020800 	.word	0x40020800
 8002ce8:	40020c00 	.word	0x40020c00
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40021400 	.word	0x40021400
 8002cf4:	40021800 	.word	0x40021800
 8002cf8:	40013c00 	.word	0x40013c00

08002cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691a      	ldr	r2, [r3, #16]
 8002d0c:	887b      	ldrh	r3, [r7, #2]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e001      	b.n	8002d1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	807b      	strh	r3, [r7, #2]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d3c:	787b      	ldrb	r3, [r7, #1]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d42:	887a      	ldrh	r2, [r7, #2]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d48:	e003      	b.n	8002d52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d4a:	887b      	ldrh	r3, [r7, #2]
 8002d4c:	041a      	lsls	r2, r3, #16
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	619a      	str	r2, [r3, #24]
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d6a:	4b08      	ldr	r3, [pc, #32]	; (8002d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d6c:	695a      	ldr	r2, [r3, #20]
 8002d6e:	88fb      	ldrh	r3, [r7, #6]
 8002d70:	4013      	ands	r3, r2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d006      	beq.n	8002d84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d76:	4a05      	ldr	r2, [pc, #20]	; (8002d8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d7c:	88fb      	ldrh	r3, [r7, #6]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 f806 	bl	8002d90 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40013c00 	.word	0x40013c00

08002d90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
	...

08002da8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	603b      	str	r3, [r7, #0]
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	4a1f      	ldr	r2, [pc, #124]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc2:	4b1d      	ldr	r3, [pc, #116]	; (8002e38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dca:	603b      	str	r3, [r7, #0]
 8002dcc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002dce:	4b1b      	ldr	r3, [pc, #108]	; (8002e3c <HAL_PWREx_EnableOverDrive+0x94>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dd4:	f7ff f84e 	bl	8001e74 <HAL_GetTick>
 8002dd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002dda:	e009      	b.n	8002df0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ddc:	f7ff f84a 	bl	8001e74 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dea:	d901      	bls.n	8002df0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e01f      	b.n	8002e30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <HAL_PWREx_EnableOverDrive+0x98>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dfc:	d1ee      	bne.n	8002ddc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002dfe:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e00:	2201      	movs	r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e04:	f7ff f836 	bl	8001e74 <HAL_GetTick>
 8002e08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e0a:	e009      	b.n	8002e20 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e0c:	f7ff f832 	bl	8001e74 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e1a:	d901      	bls.n	8002e20 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e007      	b.n	8002e30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e20:	4b07      	ldr	r3, [pc, #28]	; (8002e40 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e2c:	d1ee      	bne.n	8002e0c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40023800 	.word	0x40023800
 8002e3c:	420e0040 	.word	0x420e0040
 8002e40:	40007000 	.word	0x40007000
 8002e44:	420e0044 	.word	0x420e0044

08002e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0cc      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e5c:	4b68      	ldr	r3, [pc, #416]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 030f 	and.w	r3, r3, #15
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d90c      	bls.n	8002e84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6a:	4b65      	ldr	r3, [pc, #404]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6c:	683a      	ldr	r2, [r7, #0]
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e72:	4b63      	ldr	r3, [pc, #396]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e0b8      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d020      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d005      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e9c:	4b59      	ldr	r3, [pc, #356]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4a58      	ldr	r2, [pc, #352]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ea6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d005      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eb4:	4b53      	ldr	r3, [pc, #332]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	4a52      	ldr	r2, [pc, #328]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ebe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec0:	4b50      	ldr	r3, [pc, #320]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	494d      	ldr	r1, [pc, #308]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d044      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d107      	bne.n	8002ef6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee6:	4b47      	ldr	r3, [pc, #284]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d119      	bne.n	8002f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e07f      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d003      	beq.n	8002f06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f02:	2b03      	cmp	r3, #3
 8002f04:	d107      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f06:	4b3f      	ldr	r3, [pc, #252]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d109      	bne.n	8002f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e06f      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f16:	4b3b      	ldr	r3, [pc, #236]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e067      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f26:	4b37      	ldr	r3, [pc, #220]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f023 0203 	bic.w	r2, r3, #3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4934      	ldr	r1, [pc, #208]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f38:	f7fe ff9c 	bl	8001e74 <HAL_GetTick>
 8002f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3e:	e00a      	b.n	8002f56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f40:	f7fe ff98 	bl	8001e74 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e04f      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f56:	4b2b      	ldr	r3, [pc, #172]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 020c 	and.w	r2, r3, #12
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d1eb      	bne.n	8002f40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f68:	4b25      	ldr	r3, [pc, #148]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d20c      	bcs.n	8002f90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f76:	4b22      	ldr	r3, [pc, #136]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7e:	4b20      	ldr	r3, [pc, #128]	; (8003000 <HAL_RCC_ClockConfig+0x1b8>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 030f 	and.w	r3, r3, #15
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d001      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e032      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d008      	beq.n	8002fae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f9c:	4b19      	ldr	r3, [pc, #100]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	4916      	ldr	r1, [pc, #88]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0308 	and.w	r3, r3, #8
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d009      	beq.n	8002fce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fba:	4b12      	ldr	r3, [pc, #72]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	490e      	ldr	r1, [pc, #56]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fce:	f000 f821 	bl	8003014 <HAL_RCC_GetSysClockFreq>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	490a      	ldr	r1, [pc, #40]	; (8003008 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe0:	5ccb      	ldrb	r3, [r1, r3]
 8002fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fe6:	4a09      	ldr	r2, [pc, #36]	; (800300c <HAL_RCC_ClockConfig+0x1c4>)
 8002fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <HAL_RCC_ClockConfig+0x1c8>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fe fefc 	bl	8001dec <HAL_InitTick>

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023c00 	.word	0x40023c00
 8003004:	40023800 	.word	0x40023800
 8003008:	08004dc4 	.word	0x08004dc4
 800300c:	20000004 	.word	0x20000004
 8003010:	20000008 	.word	0x20000008

08003014 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003014:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003018:	b0ae      	sub	sp, #184	; 0xb8
 800301a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003022:	2300      	movs	r3, #0
 8003024:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800303a:	4bcb      	ldr	r3, [pc, #812]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 030c 	and.w	r3, r3, #12
 8003042:	2b0c      	cmp	r3, #12
 8003044:	f200 8206 	bhi.w	8003454 <HAL_RCC_GetSysClockFreq+0x440>
 8003048:	a201      	add	r2, pc, #4	; (adr r2, 8003050 <HAL_RCC_GetSysClockFreq+0x3c>)
 800304a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304e:	bf00      	nop
 8003050:	08003085 	.word	0x08003085
 8003054:	08003455 	.word	0x08003455
 8003058:	08003455 	.word	0x08003455
 800305c:	08003455 	.word	0x08003455
 8003060:	0800308d 	.word	0x0800308d
 8003064:	08003455 	.word	0x08003455
 8003068:	08003455 	.word	0x08003455
 800306c:	08003455 	.word	0x08003455
 8003070:	08003095 	.word	0x08003095
 8003074:	08003455 	.word	0x08003455
 8003078:	08003455 	.word	0x08003455
 800307c:	08003455 	.word	0x08003455
 8003080:	08003285 	.word	0x08003285
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003084:	4bb9      	ldr	r3, [pc, #740]	; (800336c <HAL_RCC_GetSysClockFreq+0x358>)
 8003086:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800308a:	e1e7      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800308c:	4bb8      	ldr	r3, [pc, #736]	; (8003370 <HAL_RCC_GetSysClockFreq+0x35c>)
 800308e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003092:	e1e3      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003094:	4bb4      	ldr	r3, [pc, #720]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800309c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030a0:	4bb1      	ldr	r3, [pc, #708]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d071      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030ac:	4bae      	ldr	r3, [pc, #696]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	099b      	lsrs	r3, r3, #6
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80030b8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80030bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80030c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030c8:	2300      	movs	r3, #0
 80030ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80030ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80030d2:	4622      	mov	r2, r4
 80030d4:	462b      	mov	r3, r5
 80030d6:	f04f 0000 	mov.w	r0, #0
 80030da:	f04f 0100 	mov.w	r1, #0
 80030de:	0159      	lsls	r1, r3, #5
 80030e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030e4:	0150      	lsls	r0, r2, #5
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4621      	mov	r1, r4
 80030ec:	1a51      	subs	r1, r2, r1
 80030ee:	6439      	str	r1, [r7, #64]	; 0x40
 80030f0:	4629      	mov	r1, r5
 80030f2:	eb63 0301 	sbc.w	r3, r3, r1
 80030f6:	647b      	str	r3, [r7, #68]	; 0x44
 80030f8:	f04f 0200 	mov.w	r2, #0
 80030fc:	f04f 0300 	mov.w	r3, #0
 8003100:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003104:	4649      	mov	r1, r9
 8003106:	018b      	lsls	r3, r1, #6
 8003108:	4641      	mov	r1, r8
 800310a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800310e:	4641      	mov	r1, r8
 8003110:	018a      	lsls	r2, r1, #6
 8003112:	4641      	mov	r1, r8
 8003114:	1a51      	subs	r1, r2, r1
 8003116:	63b9      	str	r1, [r7, #56]	; 0x38
 8003118:	4649      	mov	r1, r9
 800311a:	eb63 0301 	sbc.w	r3, r3, r1
 800311e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800312c:	4649      	mov	r1, r9
 800312e:	00cb      	lsls	r3, r1, #3
 8003130:	4641      	mov	r1, r8
 8003132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003136:	4641      	mov	r1, r8
 8003138:	00ca      	lsls	r2, r1, #3
 800313a:	4610      	mov	r0, r2
 800313c:	4619      	mov	r1, r3
 800313e:	4603      	mov	r3, r0
 8003140:	4622      	mov	r2, r4
 8003142:	189b      	adds	r3, r3, r2
 8003144:	633b      	str	r3, [r7, #48]	; 0x30
 8003146:	462b      	mov	r3, r5
 8003148:	460a      	mov	r2, r1
 800314a:	eb42 0303 	adc.w	r3, r2, r3
 800314e:	637b      	str	r3, [r7, #52]	; 0x34
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800315c:	4629      	mov	r1, r5
 800315e:	024b      	lsls	r3, r1, #9
 8003160:	4621      	mov	r1, r4
 8003162:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003166:	4621      	mov	r1, r4
 8003168:	024a      	lsls	r2, r1, #9
 800316a:	4610      	mov	r0, r2
 800316c:	4619      	mov	r1, r3
 800316e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003172:	2200      	movs	r2, #0
 8003174:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003178:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800317c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003180:	f7fd f89e 	bl	80002c0 <__aeabi_uldivmod>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4613      	mov	r3, r2
 800318a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800318e:	e067      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003190:	4b75      	ldr	r3, [pc, #468]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	099b      	lsrs	r3, r3, #6
 8003196:	2200      	movs	r2, #0
 8003198:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800319c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80031a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80031a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80031aa:	2300      	movs	r3, #0
 80031ac:	67fb      	str	r3, [r7, #124]	; 0x7c
 80031ae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80031b2:	4622      	mov	r2, r4
 80031b4:	462b      	mov	r3, r5
 80031b6:	f04f 0000 	mov.w	r0, #0
 80031ba:	f04f 0100 	mov.w	r1, #0
 80031be:	0159      	lsls	r1, r3, #5
 80031c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031c4:	0150      	lsls	r0, r2, #5
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4621      	mov	r1, r4
 80031cc:	1a51      	subs	r1, r2, r1
 80031ce:	62b9      	str	r1, [r7, #40]	; 0x28
 80031d0:	4629      	mov	r1, r5
 80031d2:	eb63 0301 	sbc.w	r3, r3, r1
 80031d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80031e4:	4649      	mov	r1, r9
 80031e6:	018b      	lsls	r3, r1, #6
 80031e8:	4641      	mov	r1, r8
 80031ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ee:	4641      	mov	r1, r8
 80031f0:	018a      	lsls	r2, r1, #6
 80031f2:	4641      	mov	r1, r8
 80031f4:	ebb2 0a01 	subs.w	sl, r2, r1
 80031f8:	4649      	mov	r1, r9
 80031fa:	eb63 0b01 	sbc.w	fp, r3, r1
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800320a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800320e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003212:	4692      	mov	sl, r2
 8003214:	469b      	mov	fp, r3
 8003216:	4623      	mov	r3, r4
 8003218:	eb1a 0303 	adds.w	r3, sl, r3
 800321c:	623b      	str	r3, [r7, #32]
 800321e:	462b      	mov	r3, r5
 8003220:	eb4b 0303 	adc.w	r3, fp, r3
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003232:	4629      	mov	r1, r5
 8003234:	028b      	lsls	r3, r1, #10
 8003236:	4621      	mov	r1, r4
 8003238:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800323c:	4621      	mov	r1, r4
 800323e:	028a      	lsls	r2, r1, #10
 8003240:	4610      	mov	r0, r2
 8003242:	4619      	mov	r1, r3
 8003244:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003248:	2200      	movs	r2, #0
 800324a:	673b      	str	r3, [r7, #112]	; 0x70
 800324c:	677a      	str	r2, [r7, #116]	; 0x74
 800324e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003252:	f7fd f835 	bl	80002c0 <__aeabi_uldivmod>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	4613      	mov	r3, r2
 800325c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003260:	4b41      	ldr	r3, [pc, #260]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	0c1b      	lsrs	r3, r3, #16
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	3301      	adds	r3, #1
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003272:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003276:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800327a:	fbb2 f3f3 	udiv	r3, r2, r3
 800327e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003282:	e0eb      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003284:	4b38      	ldr	r3, [pc, #224]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800328c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003290:	4b35      	ldr	r3, [pc, #212]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d06b      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800329c:	4b32      	ldr	r3, [pc, #200]	; (8003368 <HAL_RCC_GetSysClockFreq+0x354>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	099b      	lsrs	r3, r3, #6
 80032a2:	2200      	movs	r2, #0
 80032a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80032a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80032a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80032aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ae:	663b      	str	r3, [r7, #96]	; 0x60
 80032b0:	2300      	movs	r3, #0
 80032b2:	667b      	str	r3, [r7, #100]	; 0x64
 80032b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80032b8:	4622      	mov	r2, r4
 80032ba:	462b      	mov	r3, r5
 80032bc:	f04f 0000 	mov.w	r0, #0
 80032c0:	f04f 0100 	mov.w	r1, #0
 80032c4:	0159      	lsls	r1, r3, #5
 80032c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032ca:	0150      	lsls	r0, r2, #5
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	4621      	mov	r1, r4
 80032d2:	1a51      	subs	r1, r2, r1
 80032d4:	61b9      	str	r1, [r7, #24]
 80032d6:	4629      	mov	r1, r5
 80032d8:	eb63 0301 	sbc.w	r3, r3, r1
 80032dc:	61fb      	str	r3, [r7, #28]
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	f04f 0300 	mov.w	r3, #0
 80032e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80032ea:	4659      	mov	r1, fp
 80032ec:	018b      	lsls	r3, r1, #6
 80032ee:	4651      	mov	r1, sl
 80032f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032f4:	4651      	mov	r1, sl
 80032f6:	018a      	lsls	r2, r1, #6
 80032f8:	4651      	mov	r1, sl
 80032fa:	ebb2 0801 	subs.w	r8, r2, r1
 80032fe:	4659      	mov	r1, fp
 8003300:	eb63 0901 	sbc.w	r9, r3, r1
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003310:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003314:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003318:	4690      	mov	r8, r2
 800331a:	4699      	mov	r9, r3
 800331c:	4623      	mov	r3, r4
 800331e:	eb18 0303 	adds.w	r3, r8, r3
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	462b      	mov	r3, r5
 8003326:	eb49 0303 	adc.w	r3, r9, r3
 800332a:	617b      	str	r3, [r7, #20]
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003338:	4629      	mov	r1, r5
 800333a:	024b      	lsls	r3, r1, #9
 800333c:	4621      	mov	r1, r4
 800333e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003342:	4621      	mov	r1, r4
 8003344:	024a      	lsls	r2, r1, #9
 8003346:	4610      	mov	r0, r2
 8003348:	4619      	mov	r1, r3
 800334a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800334e:	2200      	movs	r2, #0
 8003350:	65bb      	str	r3, [r7, #88]	; 0x58
 8003352:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003354:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003358:	f7fc ffb2 	bl	80002c0 <__aeabi_uldivmod>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4613      	mov	r3, r2
 8003362:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003366:	e065      	b.n	8003434 <HAL_RCC_GetSysClockFreq+0x420>
 8003368:	40023800 	.word	0x40023800
 800336c:	00f42400 	.word	0x00f42400
 8003370:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003374:	4b3d      	ldr	r3, [pc, #244]	; (800346c <HAL_RCC_GetSysClockFreq+0x458>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	099b      	lsrs	r3, r3, #6
 800337a:	2200      	movs	r2, #0
 800337c:	4618      	mov	r0, r3
 800337e:	4611      	mov	r1, r2
 8003380:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003384:	653b      	str	r3, [r7, #80]	; 0x50
 8003386:	2300      	movs	r3, #0
 8003388:	657b      	str	r3, [r7, #84]	; 0x54
 800338a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800338e:	4642      	mov	r2, r8
 8003390:	464b      	mov	r3, r9
 8003392:	f04f 0000 	mov.w	r0, #0
 8003396:	f04f 0100 	mov.w	r1, #0
 800339a:	0159      	lsls	r1, r3, #5
 800339c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033a0:	0150      	lsls	r0, r2, #5
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	4641      	mov	r1, r8
 80033a8:	1a51      	subs	r1, r2, r1
 80033aa:	60b9      	str	r1, [r7, #8]
 80033ac:	4649      	mov	r1, r9
 80033ae:	eb63 0301 	sbc.w	r3, r3, r1
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80033c0:	4659      	mov	r1, fp
 80033c2:	018b      	lsls	r3, r1, #6
 80033c4:	4651      	mov	r1, sl
 80033c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033ca:	4651      	mov	r1, sl
 80033cc:	018a      	lsls	r2, r1, #6
 80033ce:	4651      	mov	r1, sl
 80033d0:	1a54      	subs	r4, r2, r1
 80033d2:	4659      	mov	r1, fp
 80033d4:	eb63 0501 	sbc.w	r5, r3, r1
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	00eb      	lsls	r3, r5, #3
 80033e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033e6:	00e2      	lsls	r2, r4, #3
 80033e8:	4614      	mov	r4, r2
 80033ea:	461d      	mov	r5, r3
 80033ec:	4643      	mov	r3, r8
 80033ee:	18e3      	adds	r3, r4, r3
 80033f0:	603b      	str	r3, [r7, #0]
 80033f2:	464b      	mov	r3, r9
 80033f4:	eb45 0303 	adc.w	r3, r5, r3
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003406:	4629      	mov	r1, r5
 8003408:	028b      	lsls	r3, r1, #10
 800340a:	4621      	mov	r1, r4
 800340c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003410:	4621      	mov	r1, r4
 8003412:	028a      	lsls	r2, r1, #10
 8003414:	4610      	mov	r0, r2
 8003416:	4619      	mov	r1, r3
 8003418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800341c:	2200      	movs	r2, #0
 800341e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003420:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003422:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003426:	f7fc ff4b 	bl	80002c0 <__aeabi_uldivmod>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4613      	mov	r3, r2
 8003430:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003434:	4b0d      	ldr	r3, [pc, #52]	; (800346c <HAL_RCC_GetSysClockFreq+0x458>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	0f1b      	lsrs	r3, r3, #28
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003442:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003446:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800344a:	fbb2 f3f3 	udiv	r3, r2, r3
 800344e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003452:	e003      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003456:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800345a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003460:	4618      	mov	r0, r3
 8003462:	37b8      	adds	r7, #184	; 0xb8
 8003464:	46bd      	mov	sp, r7
 8003466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800
 8003470:	00f42400 	.word	0x00f42400

08003474 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e28d      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 8083 	beq.w	800359a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003494:	4b94      	ldr	r3, [pc, #592]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 030c 	and.w	r3, r3, #12
 800349c:	2b04      	cmp	r3, #4
 800349e:	d019      	beq.n	80034d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034a0:	4b91      	ldr	r3, [pc, #580]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d106      	bne.n	80034ba <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034ac:	4b8e      	ldr	r3, [pc, #568]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034b8:	d00c      	beq.n	80034d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034ba:	4b8b      	ldr	r3, [pc, #556]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80034c2:	2b0c      	cmp	r3, #12
 80034c4:	d112      	bne.n	80034ec <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034c6:	4b88      	ldr	r3, [pc, #544]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034d2:	d10b      	bne.n	80034ec <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d4:	4b84      	ldr	r3, [pc, #528]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d05b      	beq.n	8003598 <HAL_RCC_OscConfig+0x124>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d157      	bne.n	8003598 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e25a      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f4:	d106      	bne.n	8003504 <HAL_RCC_OscConfig+0x90>
 80034f6:	4b7c      	ldr	r3, [pc, #496]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a7b      	ldr	r2, [pc, #492]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80034fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	e01d      	b.n	8003540 <HAL_RCC_OscConfig+0xcc>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800350c:	d10c      	bne.n	8003528 <HAL_RCC_OscConfig+0xb4>
 800350e:	4b76      	ldr	r3, [pc, #472]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a75      	ldr	r2, [pc, #468]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	4b73      	ldr	r3, [pc, #460]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a72      	ldr	r2, [pc, #456]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	e00b      	b.n	8003540 <HAL_RCC_OscConfig+0xcc>
 8003528:	4b6f      	ldr	r3, [pc, #444]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a6e      	ldr	r2, [pc, #440]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800352e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	4b6c      	ldr	r3, [pc, #432]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a6b      	ldr	r2, [pc, #428]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800353a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800353e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d013      	beq.n	8003570 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fe fc94 	bl	8001e74 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003550:	f7fe fc90 	bl	8001e74 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	; 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e21f      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003562:	4b61      	ldr	r3, [pc, #388]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f0      	beq.n	8003550 <HAL_RCC_OscConfig+0xdc>
 800356e:	e014      	b.n	800359a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe fc80 	bl	8001e74 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003578:	f7fe fc7c 	bl	8001e74 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	; 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e20b      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800358a:	4b57      	ldr	r3, [pc, #348]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0x104>
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d06f      	beq.n	8003686 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035a6:	4b50      	ldr	r3, [pc, #320]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 030c 	and.w	r3, r3, #12
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d017      	beq.n	80035e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035b2:	4b4d      	ldr	r3, [pc, #308]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d105      	bne.n	80035ca <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035be:	4b4a      	ldr	r3, [pc, #296]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00b      	beq.n	80035e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80035d2:	2b0c      	cmp	r3, #12
 80035d4:	d11c      	bne.n	8003610 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035d6:	4b44      	ldr	r3, [pc, #272]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d116      	bne.n	8003610 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035e2:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_RCC_OscConfig+0x186>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d001      	beq.n	80035fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e1d3      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035fa:	4b3b      	ldr	r3, [pc, #236]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4937      	ldr	r1, [pc, #220]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800360a:	4313      	orrs	r3, r2
 800360c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360e:	e03a      	b.n	8003686 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d020      	beq.n	800365a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003618:	4b34      	ldr	r3, [pc, #208]	; (80036ec <HAL_RCC_OscConfig+0x278>)
 800361a:	2201      	movs	r2, #1
 800361c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361e:	f7fe fc29 	bl	8001e74 <HAL_GetTick>
 8003622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003624:	e008      	b.n	8003638 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003626:	f7fe fc25 	bl	8001e74 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e1b4      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003638:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0f0      	beq.n	8003626 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003644:	4b28      	ldr	r3, [pc, #160]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	4925      	ldr	r1, [pc, #148]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 8003654:	4313      	orrs	r3, r2
 8003656:	600b      	str	r3, [r1, #0]
 8003658:	e015      	b.n	8003686 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800365a:	4b24      	ldr	r3, [pc, #144]	; (80036ec <HAL_RCC_OscConfig+0x278>)
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003660:	f7fe fc08 	bl	8001e74 <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003668:	f7fe fc04 	bl	8001e74 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e193      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800367a:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f0      	bne.n	8003668 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0308 	and.w	r3, r3, #8
 800368e:	2b00      	cmp	r3, #0
 8003690:	d036      	beq.n	8003700 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d016      	beq.n	80036c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800369a:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <HAL_RCC_OscConfig+0x27c>)
 800369c:	2201      	movs	r2, #1
 800369e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a0:	f7fe fbe8 	bl	8001e74 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036a8:	f7fe fbe4 	bl	8001e74 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e173      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ba:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_RCC_OscConfig+0x274>)
 80036bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0f0      	beq.n	80036a8 <HAL_RCC_OscConfig+0x234>
 80036c6:	e01b      	b.n	8003700 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036c8:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <HAL_RCC_OscConfig+0x27c>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ce:	f7fe fbd1 	bl	8001e74 <HAL_GetTick>
 80036d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036d4:	e00e      	b.n	80036f4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036d6:	f7fe fbcd 	bl	8001e74 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d907      	bls.n	80036f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e15c      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
 80036e8:	40023800 	.word	0x40023800
 80036ec:	42470000 	.word	0x42470000
 80036f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f4:	4b8a      	ldr	r3, [pc, #552]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80036f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1ea      	bne.n	80036d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	f000 8097 	beq.w	800383c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800370e:	2300      	movs	r3, #0
 8003710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003712:	4b83      	ldr	r3, [pc, #524]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10f      	bne.n	800373e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	4b7f      	ldr	r3, [pc, #508]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	4a7e      	ldr	r2, [pc, #504]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800372c:	6413      	str	r3, [r2, #64]	; 0x40
 800372e:	4b7c      	ldr	r3, [pc, #496]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800373a:	2301      	movs	r3, #1
 800373c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373e:	4b79      	ldr	r3, [pc, #484]	; (8003924 <HAL_RCC_OscConfig+0x4b0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d118      	bne.n	800377c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800374a:	4b76      	ldr	r3, [pc, #472]	; (8003924 <HAL_RCC_OscConfig+0x4b0>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a75      	ldr	r2, [pc, #468]	; (8003924 <HAL_RCC_OscConfig+0x4b0>)
 8003750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003756:	f7fe fb8d 	bl	8001e74 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800375e:	f7fe fb89 	bl	8001e74 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e118      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003770:	4b6c      	ldr	r3, [pc, #432]	; (8003924 <HAL_RCC_OscConfig+0x4b0>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d106      	bne.n	8003792 <HAL_RCC_OscConfig+0x31e>
 8003784:	4b66      	ldr	r3, [pc, #408]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003788:	4a65      	ldr	r2, [pc, #404]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 800378a:	f043 0301 	orr.w	r3, r3, #1
 800378e:	6713      	str	r3, [r2, #112]	; 0x70
 8003790:	e01c      	b.n	80037cc <HAL_RCC_OscConfig+0x358>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2b05      	cmp	r3, #5
 8003798:	d10c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x340>
 800379a:	4b61      	ldr	r3, [pc, #388]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 800379c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800379e:	4a60      	ldr	r2, [pc, #384]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037a0:	f043 0304 	orr.w	r3, r3, #4
 80037a4:	6713      	str	r3, [r2, #112]	; 0x70
 80037a6:	4b5e      	ldr	r3, [pc, #376]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037aa:	4a5d      	ldr	r2, [pc, #372]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6713      	str	r3, [r2, #112]	; 0x70
 80037b2:	e00b      	b.n	80037cc <HAL_RCC_OscConfig+0x358>
 80037b4:	4b5a      	ldr	r3, [pc, #360]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b8:	4a59      	ldr	r2, [pc, #356]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037ba:	f023 0301 	bic.w	r3, r3, #1
 80037be:	6713      	str	r3, [r2, #112]	; 0x70
 80037c0:	4b57      	ldr	r3, [pc, #348]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c4:	4a56      	ldr	r2, [pc, #344]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037c6:	f023 0304 	bic.w	r3, r3, #4
 80037ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d015      	beq.n	8003800 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fe fb4e 	bl	8001e74 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037da:	e00a      	b.n	80037f2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037dc:	f7fe fb4a 	bl	8001e74 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e0d7      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f2:	4b4b      	ldr	r3, [pc, #300]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80037f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d0ee      	beq.n	80037dc <HAL_RCC_OscConfig+0x368>
 80037fe:	e014      	b.n	800382a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003800:	f7fe fb38 	bl	8001e74 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003806:	e00a      	b.n	800381e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003808:	f7fe fb34 	bl	8001e74 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	f241 3288 	movw	r2, #5000	; 0x1388
 8003816:	4293      	cmp	r3, r2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e0c1      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800381e:	4b40      	ldr	r3, [pc, #256]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1ee      	bne.n	8003808 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800382a:	7dfb      	ldrb	r3, [r7, #23]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d105      	bne.n	800383c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003830:	4b3b      	ldr	r3, [pc, #236]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	4a3a      	ldr	r2, [pc, #232]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800383a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 80ad 	beq.w	80039a0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003846:	4b36      	ldr	r3, [pc, #216]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b08      	cmp	r3, #8
 8003850:	d060      	beq.n	8003914 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d145      	bne.n	80038e6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800385a:	4b33      	ldr	r3, [pc, #204]	; (8003928 <HAL_RCC_OscConfig+0x4b4>)
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003860:	f7fe fb08 	bl	8001e74 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003868:	f7fe fb04 	bl	8001e74 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e093      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387a:	4b29      	ldr	r3, [pc, #164]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1f0      	bne.n	8003868 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69da      	ldr	r2, [r3, #28]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	431a      	orrs	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	019b      	lsls	r3, r3, #6
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389c:	085b      	lsrs	r3, r3, #1
 800389e:	3b01      	subs	r3, #1
 80038a0:	041b      	lsls	r3, r3, #16
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a8:	061b      	lsls	r3, r3, #24
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b0:	071b      	lsls	r3, r3, #28
 80038b2:	491b      	ldr	r1, [pc, #108]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038b8:	4b1b      	ldr	r3, [pc, #108]	; (8003928 <HAL_RCC_OscConfig+0x4b4>)
 80038ba:	2201      	movs	r2, #1
 80038bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fe fad9 	bl	8001e74 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038c6:	f7fe fad5 	bl	8001e74 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e064      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d8:	4b11      	ldr	r3, [pc, #68]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0f0      	beq.n	80038c6 <HAL_RCC_OscConfig+0x452>
 80038e4:	e05c      	b.n	80039a0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e6:	4b10      	ldr	r3, [pc, #64]	; (8003928 <HAL_RCC_OscConfig+0x4b4>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ec:	f7fe fac2 	bl	8001e74 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f4:	f7fe fabe 	bl	8001e74 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e04d      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003906:	4b06      	ldr	r3, [pc, #24]	; (8003920 <HAL_RCC_OscConfig+0x4ac>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1f0      	bne.n	80038f4 <HAL_RCC_OscConfig+0x480>
 8003912:	e045      	b.n	80039a0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d107      	bne.n	800392c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e040      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
 8003920:	40023800 	.word	0x40023800
 8003924:	40007000 	.word	0x40007000
 8003928:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800392c:	4b1f      	ldr	r3, [pc, #124]	; (80039ac <HAL_RCC_OscConfig+0x538>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d030      	beq.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003944:	429a      	cmp	r2, r3
 8003946:	d129      	bne.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003952:	429a      	cmp	r2, r3
 8003954:	d122      	bne.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800395c:	4013      	ands	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003962:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003964:	4293      	cmp	r3, r2
 8003966:	d119      	bne.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003972:	085b      	lsrs	r3, r3, #1
 8003974:	3b01      	subs	r3, #1
 8003976:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003978:	429a      	cmp	r2, r3
 800397a:	d10f      	bne.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003986:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d107      	bne.n	800399c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003996:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003998:	429a      	cmp	r2, r3
 800399a:	d001      	beq.n	80039a0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40023800 	.word	0x40023800

080039b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e07b      	b.n	8003aba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039d2:	d009      	beq.n	80039e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	61da      	str	r2, [r3, #28]
 80039da:	e005      	b.n	80039e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fe f852 	bl	8001aac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a30:	431a      	orrs	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	431a      	orrs	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6c:	ea42 0103 	orr.w	r1, r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	0c1b      	lsrs	r3, r3, #16
 8003a86:	f003 0104 	and.w	r1, r3, #4
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	f003 0210 	and.w	r2, r3, #16
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	69da      	ldr	r2, [r3, #28]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b088      	sub	sp, #32
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	60f8      	str	r0, [r7, #12]
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	603b      	str	r3, [r7, #0]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_SPI_Transmit+0x22>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e126      	b.n	8003d32 <HAL_SPI_Transmit+0x270>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003aec:	f7fe f9c2 	bl	8001e74 <HAL_GetTick>
 8003af0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003af2:	88fb      	ldrh	r3, [r7, #6]
 8003af4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d002      	beq.n	8003b08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b02:	2302      	movs	r3, #2
 8003b04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b06:	e10b      	b.n	8003d20 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d002      	beq.n	8003b14 <HAL_SPI_Transmit+0x52>
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d102      	bne.n	8003b1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b18:	e102      	b.n	8003d20 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	88fa      	ldrh	r2, [r7, #6]
 8003b32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	88fa      	ldrh	r2, [r7, #6]
 8003b38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b60:	d10f      	bne.n	8003b82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8c:	2b40      	cmp	r3, #64	; 0x40
 8003b8e:	d007      	beq.n	8003ba0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ba8:	d14b      	bne.n	8003c42 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <HAL_SPI_Transmit+0xf6>
 8003bb2:	8afb      	ldrh	r3, [r7, #22]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d13e      	bne.n	8003c36 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbc:	881a      	ldrh	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	1c9a      	adds	r2, r3, #2
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bdc:	e02b      	b.n	8003c36 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d112      	bne.n	8003c12 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf0:	881a      	ldrh	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	1c9a      	adds	r2, r3, #2
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c10:	e011      	b.n	8003c36 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c12:	f7fe f92f 	bl	8001e74 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d803      	bhi.n	8003c2a <HAL_SPI_Transmit+0x168>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c28:	d102      	bne.n	8003c30 <HAL_SPI_Transmit+0x16e>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d102      	bne.n	8003c36 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c34:	e074      	b.n	8003d20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1ce      	bne.n	8003bde <HAL_SPI_Transmit+0x11c>
 8003c40:	e04c      	b.n	8003cdc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <HAL_SPI_Transmit+0x18e>
 8003c4a:	8afb      	ldrh	r3, [r7, #22]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d140      	bne.n	8003cd2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	330c      	adds	r3, #12
 8003c5a:	7812      	ldrb	r2, [r2, #0]
 8003c5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c76:	e02c      	b.n	8003cd2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d113      	bne.n	8003cae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	7812      	ldrb	r2, [r2, #0]
 8003c92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cac:	e011      	b.n	8003cd2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cae:	f7fe f8e1 	bl	8001e74 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d803      	bhi.n	8003cc6 <HAL_SPI_Transmit+0x204>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cc4:	d102      	bne.n	8003ccc <HAL_SPI_Transmit+0x20a>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003cd0:	e026      	b.n	8003d20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1cd      	bne.n	8003c78 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	6839      	ldr	r1, [r7, #0]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f8b3 	bl	8003e4c <SPI_EndRxTxTransaction>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10a      	bne.n	8003d10 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	613b      	str	r3, [r7, #16]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	613b      	str	r3, [r7, #16]
 8003d0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	77fb      	strb	r3, [r7, #31]
 8003d1c:	e000      	b.n	8003d20 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003d1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d30:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3720      	adds	r7, #32
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	603b      	str	r3, [r7, #0]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d4c:	f7fe f892 	bl	8001e74 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	4413      	add	r3, r2
 8003d5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d5c:	f7fe f88a 	bl	8001e74 <HAL_GetTick>
 8003d60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d62:	4b39      	ldr	r3, [pc, #228]	; (8003e48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	015b      	lsls	r3, r3, #5
 8003d68:	0d1b      	lsrs	r3, r3, #20
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	fb02 f303 	mul.w	r3, r2, r3
 8003d70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d72:	e054      	b.n	8003e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d7a:	d050      	beq.n	8003e1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d7c:	f7fe f87a 	bl	8001e74 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	69fa      	ldr	r2, [r7, #28]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d902      	bls.n	8003d92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d13d      	bne.n	8003e0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003da0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003daa:	d111      	bne.n	8003dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003db4:	d004      	beq.n	8003dc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dbe:	d107      	bne.n	8003dd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dd8:	d10f      	bne.n	8003dfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003df8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e017      	b.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4013      	ands	r3, r2
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	bf0c      	ite	eq
 8003e2e:	2301      	moveq	r3, #1
 8003e30:	2300      	movne	r3, #0
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	461a      	mov	r2, r3
 8003e36:	79fb      	ldrb	r3, [r7, #7]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d19b      	bne.n	8003d74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3720      	adds	r7, #32
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	20000004 	.word	0x20000004

08003e4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e58:	4b1b      	ldr	r3, [pc, #108]	; (8003ec8 <SPI_EndRxTxTransaction+0x7c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1b      	ldr	r2, [pc, #108]	; (8003ecc <SPI_EndRxTxTransaction+0x80>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	0d5b      	lsrs	r3, r3, #21
 8003e64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e68:	fb02 f303 	mul.w	r3, r2, r3
 8003e6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e76:	d112      	bne.n	8003e9e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2180      	movs	r1, #128	; 0x80
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff ff5a 	bl	8003d3c <SPI_WaitFlagStateUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d016      	beq.n	8003ebc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e92:	f043 0220 	orr.w	r2, r3, #32
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e00f      	b.n	8003ebe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00a      	beq.n	8003eba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb4:	2b80      	cmp	r3, #128	; 0x80
 8003eb6:	d0f2      	beq.n	8003e9e <SPI_EndRxTxTransaction+0x52>
 8003eb8:	e000      	b.n	8003ebc <SPI_EndRxTxTransaction+0x70>
        break;
 8003eba:	bf00      	nop
  }

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000004 	.word	0x20000004
 8003ecc:	165e9f81 	.word	0x165e9f81

08003ed0 <__errno>:
 8003ed0:	4b01      	ldr	r3, [pc, #4]	; (8003ed8 <__errno+0x8>)
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20000010 	.word	0x20000010

08003edc <__libc_init_array>:
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	4d0d      	ldr	r5, [pc, #52]	; (8003f14 <__libc_init_array+0x38>)
 8003ee0:	4c0d      	ldr	r4, [pc, #52]	; (8003f18 <__libc_init_array+0x3c>)
 8003ee2:	1b64      	subs	r4, r4, r5
 8003ee4:	10a4      	asrs	r4, r4, #2
 8003ee6:	2600      	movs	r6, #0
 8003ee8:	42a6      	cmp	r6, r4
 8003eea:	d109      	bne.n	8003f00 <__libc_init_array+0x24>
 8003eec:	4d0b      	ldr	r5, [pc, #44]	; (8003f1c <__libc_init_array+0x40>)
 8003eee:	4c0c      	ldr	r4, [pc, #48]	; (8003f20 <__libc_init_array+0x44>)
 8003ef0:	f000 fca0 	bl	8004834 <_init>
 8003ef4:	1b64      	subs	r4, r4, r5
 8003ef6:	10a4      	asrs	r4, r4, #2
 8003ef8:	2600      	movs	r6, #0
 8003efa:	42a6      	cmp	r6, r4
 8003efc:	d105      	bne.n	8003f0a <__libc_init_array+0x2e>
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
 8003f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f04:	4798      	blx	r3
 8003f06:	3601      	adds	r6, #1
 8003f08:	e7ee      	b.n	8003ee8 <__libc_init_array+0xc>
 8003f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f0e:	4798      	blx	r3
 8003f10:	3601      	adds	r6, #1
 8003f12:	e7f2      	b.n	8003efa <__libc_init_array+0x1e>
 8003f14:	08004e10 	.word	0x08004e10
 8003f18:	08004e10 	.word	0x08004e10
 8003f1c:	08004e10 	.word	0x08004e10
 8003f20:	08004e14 	.word	0x08004e14

08003f24 <memcpy>:
 8003f24:	440a      	add	r2, r1
 8003f26:	4291      	cmp	r1, r2
 8003f28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003f2c:	d100      	bne.n	8003f30 <memcpy+0xc>
 8003f2e:	4770      	bx	lr
 8003f30:	b510      	push	{r4, lr}
 8003f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f3a:	4291      	cmp	r1, r2
 8003f3c:	d1f9      	bne.n	8003f32 <memcpy+0xe>
 8003f3e:	bd10      	pop	{r4, pc}

08003f40 <memset>:
 8003f40:	4402      	add	r2, r0
 8003f42:	4603      	mov	r3, r0
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d100      	bne.n	8003f4a <memset+0xa>
 8003f48:	4770      	bx	lr
 8003f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f4e:	e7f9      	b.n	8003f44 <memset+0x4>

08003f50 <siprintf>:
 8003f50:	b40e      	push	{r1, r2, r3}
 8003f52:	b500      	push	{lr}
 8003f54:	b09c      	sub	sp, #112	; 0x70
 8003f56:	ab1d      	add	r3, sp, #116	; 0x74
 8003f58:	9002      	str	r0, [sp, #8]
 8003f5a:	9006      	str	r0, [sp, #24]
 8003f5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f60:	4809      	ldr	r0, [pc, #36]	; (8003f88 <siprintf+0x38>)
 8003f62:	9107      	str	r1, [sp, #28]
 8003f64:	9104      	str	r1, [sp, #16]
 8003f66:	4909      	ldr	r1, [pc, #36]	; (8003f8c <siprintf+0x3c>)
 8003f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f6c:	9105      	str	r1, [sp, #20]
 8003f6e:	6800      	ldr	r0, [r0, #0]
 8003f70:	9301      	str	r3, [sp, #4]
 8003f72:	a902      	add	r1, sp, #8
 8003f74:	f000 f87a 	bl	800406c <_svfiprintf_r>
 8003f78:	9b02      	ldr	r3, [sp, #8]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	b01c      	add	sp, #112	; 0x70
 8003f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f84:	b003      	add	sp, #12
 8003f86:	4770      	bx	lr
 8003f88:	20000010 	.word	0x20000010
 8003f8c:	ffff0208 	.word	0xffff0208

08003f90 <strncat>:
 8003f90:	b530      	push	{r4, r5, lr}
 8003f92:	4604      	mov	r4, r0
 8003f94:	7825      	ldrb	r5, [r4, #0]
 8003f96:	4623      	mov	r3, r4
 8003f98:	3401      	adds	r4, #1
 8003f9a:	2d00      	cmp	r5, #0
 8003f9c:	d1fa      	bne.n	8003f94 <strncat+0x4>
 8003f9e:	3a01      	subs	r2, #1
 8003fa0:	d304      	bcc.n	8003fac <strncat+0x1c>
 8003fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fa6:	f803 4b01 	strb.w	r4, [r3], #1
 8003faa:	b904      	cbnz	r4, 8003fae <strncat+0x1e>
 8003fac:	bd30      	pop	{r4, r5, pc}
 8003fae:	2a00      	cmp	r2, #0
 8003fb0:	d1f5      	bne.n	8003f9e <strncat+0xe>
 8003fb2:	701a      	strb	r2, [r3, #0]
 8003fb4:	e7f3      	b.n	8003f9e <strncat+0xe>

08003fb6 <__ssputs_r>:
 8003fb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fba:	688e      	ldr	r6, [r1, #8]
 8003fbc:	429e      	cmp	r6, r3
 8003fbe:	4682      	mov	sl, r0
 8003fc0:	460c      	mov	r4, r1
 8003fc2:	4690      	mov	r8, r2
 8003fc4:	461f      	mov	r7, r3
 8003fc6:	d838      	bhi.n	800403a <__ssputs_r+0x84>
 8003fc8:	898a      	ldrh	r2, [r1, #12]
 8003fca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003fce:	d032      	beq.n	8004036 <__ssputs_r+0x80>
 8003fd0:	6825      	ldr	r5, [r4, #0]
 8003fd2:	6909      	ldr	r1, [r1, #16]
 8003fd4:	eba5 0901 	sub.w	r9, r5, r1
 8003fd8:	6965      	ldr	r5, [r4, #20]
 8003fda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	444b      	add	r3, r9
 8003fe6:	106d      	asrs	r5, r5, #1
 8003fe8:	429d      	cmp	r5, r3
 8003fea:	bf38      	it	cc
 8003fec:	461d      	movcc	r5, r3
 8003fee:	0553      	lsls	r3, r2, #21
 8003ff0:	d531      	bpl.n	8004056 <__ssputs_r+0xa0>
 8003ff2:	4629      	mov	r1, r5
 8003ff4:	f000 fb54 	bl	80046a0 <_malloc_r>
 8003ff8:	4606      	mov	r6, r0
 8003ffa:	b950      	cbnz	r0, 8004012 <__ssputs_r+0x5c>
 8003ffc:	230c      	movs	r3, #12
 8003ffe:	f8ca 3000 	str.w	r3, [sl]
 8004002:	89a3      	ldrh	r3, [r4, #12]
 8004004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004008:	81a3      	strh	r3, [r4, #12]
 800400a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800400e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004012:	6921      	ldr	r1, [r4, #16]
 8004014:	464a      	mov	r2, r9
 8004016:	f7ff ff85 	bl	8003f24 <memcpy>
 800401a:	89a3      	ldrh	r3, [r4, #12]
 800401c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004024:	81a3      	strh	r3, [r4, #12]
 8004026:	6126      	str	r6, [r4, #16]
 8004028:	6165      	str	r5, [r4, #20]
 800402a:	444e      	add	r6, r9
 800402c:	eba5 0509 	sub.w	r5, r5, r9
 8004030:	6026      	str	r6, [r4, #0]
 8004032:	60a5      	str	r5, [r4, #8]
 8004034:	463e      	mov	r6, r7
 8004036:	42be      	cmp	r6, r7
 8004038:	d900      	bls.n	800403c <__ssputs_r+0x86>
 800403a:	463e      	mov	r6, r7
 800403c:	6820      	ldr	r0, [r4, #0]
 800403e:	4632      	mov	r2, r6
 8004040:	4641      	mov	r1, r8
 8004042:	f000 faa7 	bl	8004594 <memmove>
 8004046:	68a3      	ldr	r3, [r4, #8]
 8004048:	1b9b      	subs	r3, r3, r6
 800404a:	60a3      	str	r3, [r4, #8]
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	4433      	add	r3, r6
 8004050:	6023      	str	r3, [r4, #0]
 8004052:	2000      	movs	r0, #0
 8004054:	e7db      	b.n	800400e <__ssputs_r+0x58>
 8004056:	462a      	mov	r2, r5
 8004058:	f000 fb96 	bl	8004788 <_realloc_r>
 800405c:	4606      	mov	r6, r0
 800405e:	2800      	cmp	r0, #0
 8004060:	d1e1      	bne.n	8004026 <__ssputs_r+0x70>
 8004062:	6921      	ldr	r1, [r4, #16]
 8004064:	4650      	mov	r0, sl
 8004066:	f000 faaf 	bl	80045c8 <_free_r>
 800406a:	e7c7      	b.n	8003ffc <__ssputs_r+0x46>

0800406c <_svfiprintf_r>:
 800406c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004070:	4698      	mov	r8, r3
 8004072:	898b      	ldrh	r3, [r1, #12]
 8004074:	061b      	lsls	r3, r3, #24
 8004076:	b09d      	sub	sp, #116	; 0x74
 8004078:	4607      	mov	r7, r0
 800407a:	460d      	mov	r5, r1
 800407c:	4614      	mov	r4, r2
 800407e:	d50e      	bpl.n	800409e <_svfiprintf_r+0x32>
 8004080:	690b      	ldr	r3, [r1, #16]
 8004082:	b963      	cbnz	r3, 800409e <_svfiprintf_r+0x32>
 8004084:	2140      	movs	r1, #64	; 0x40
 8004086:	f000 fb0b 	bl	80046a0 <_malloc_r>
 800408a:	6028      	str	r0, [r5, #0]
 800408c:	6128      	str	r0, [r5, #16]
 800408e:	b920      	cbnz	r0, 800409a <_svfiprintf_r+0x2e>
 8004090:	230c      	movs	r3, #12
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004098:	e0d1      	b.n	800423e <_svfiprintf_r+0x1d2>
 800409a:	2340      	movs	r3, #64	; 0x40
 800409c:	616b      	str	r3, [r5, #20]
 800409e:	2300      	movs	r3, #0
 80040a0:	9309      	str	r3, [sp, #36]	; 0x24
 80040a2:	2320      	movs	r3, #32
 80040a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80040ac:	2330      	movs	r3, #48	; 0x30
 80040ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004258 <_svfiprintf_r+0x1ec>
 80040b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040b6:	f04f 0901 	mov.w	r9, #1
 80040ba:	4623      	mov	r3, r4
 80040bc:	469a      	mov	sl, r3
 80040be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040c2:	b10a      	cbz	r2, 80040c8 <_svfiprintf_r+0x5c>
 80040c4:	2a25      	cmp	r2, #37	; 0x25
 80040c6:	d1f9      	bne.n	80040bc <_svfiprintf_r+0x50>
 80040c8:	ebba 0b04 	subs.w	fp, sl, r4
 80040cc:	d00b      	beq.n	80040e6 <_svfiprintf_r+0x7a>
 80040ce:	465b      	mov	r3, fp
 80040d0:	4622      	mov	r2, r4
 80040d2:	4629      	mov	r1, r5
 80040d4:	4638      	mov	r0, r7
 80040d6:	f7ff ff6e 	bl	8003fb6 <__ssputs_r>
 80040da:	3001      	adds	r0, #1
 80040dc:	f000 80aa 	beq.w	8004234 <_svfiprintf_r+0x1c8>
 80040e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040e2:	445a      	add	r2, fp
 80040e4:	9209      	str	r2, [sp, #36]	; 0x24
 80040e6:	f89a 3000 	ldrb.w	r3, [sl]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 80a2 	beq.w	8004234 <_svfiprintf_r+0x1c8>
 80040f0:	2300      	movs	r3, #0
 80040f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040fa:	f10a 0a01 	add.w	sl, sl, #1
 80040fe:	9304      	str	r3, [sp, #16]
 8004100:	9307      	str	r3, [sp, #28]
 8004102:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004106:	931a      	str	r3, [sp, #104]	; 0x68
 8004108:	4654      	mov	r4, sl
 800410a:	2205      	movs	r2, #5
 800410c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004110:	4851      	ldr	r0, [pc, #324]	; (8004258 <_svfiprintf_r+0x1ec>)
 8004112:	f7fc f885 	bl	8000220 <memchr>
 8004116:	9a04      	ldr	r2, [sp, #16]
 8004118:	b9d8      	cbnz	r0, 8004152 <_svfiprintf_r+0xe6>
 800411a:	06d0      	lsls	r0, r2, #27
 800411c:	bf44      	itt	mi
 800411e:	2320      	movmi	r3, #32
 8004120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004124:	0711      	lsls	r1, r2, #28
 8004126:	bf44      	itt	mi
 8004128:	232b      	movmi	r3, #43	; 0x2b
 800412a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800412e:	f89a 3000 	ldrb.w	r3, [sl]
 8004132:	2b2a      	cmp	r3, #42	; 0x2a
 8004134:	d015      	beq.n	8004162 <_svfiprintf_r+0xf6>
 8004136:	9a07      	ldr	r2, [sp, #28]
 8004138:	4654      	mov	r4, sl
 800413a:	2000      	movs	r0, #0
 800413c:	f04f 0c0a 	mov.w	ip, #10
 8004140:	4621      	mov	r1, r4
 8004142:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004146:	3b30      	subs	r3, #48	; 0x30
 8004148:	2b09      	cmp	r3, #9
 800414a:	d94e      	bls.n	80041ea <_svfiprintf_r+0x17e>
 800414c:	b1b0      	cbz	r0, 800417c <_svfiprintf_r+0x110>
 800414e:	9207      	str	r2, [sp, #28]
 8004150:	e014      	b.n	800417c <_svfiprintf_r+0x110>
 8004152:	eba0 0308 	sub.w	r3, r0, r8
 8004156:	fa09 f303 	lsl.w	r3, r9, r3
 800415a:	4313      	orrs	r3, r2
 800415c:	9304      	str	r3, [sp, #16]
 800415e:	46a2      	mov	sl, r4
 8004160:	e7d2      	b.n	8004108 <_svfiprintf_r+0x9c>
 8004162:	9b03      	ldr	r3, [sp, #12]
 8004164:	1d19      	adds	r1, r3, #4
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	9103      	str	r1, [sp, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	bfbb      	ittet	lt
 800416e:	425b      	neglt	r3, r3
 8004170:	f042 0202 	orrlt.w	r2, r2, #2
 8004174:	9307      	strge	r3, [sp, #28]
 8004176:	9307      	strlt	r3, [sp, #28]
 8004178:	bfb8      	it	lt
 800417a:	9204      	strlt	r2, [sp, #16]
 800417c:	7823      	ldrb	r3, [r4, #0]
 800417e:	2b2e      	cmp	r3, #46	; 0x2e
 8004180:	d10c      	bne.n	800419c <_svfiprintf_r+0x130>
 8004182:	7863      	ldrb	r3, [r4, #1]
 8004184:	2b2a      	cmp	r3, #42	; 0x2a
 8004186:	d135      	bne.n	80041f4 <_svfiprintf_r+0x188>
 8004188:	9b03      	ldr	r3, [sp, #12]
 800418a:	1d1a      	adds	r2, r3, #4
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	9203      	str	r2, [sp, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	bfb8      	it	lt
 8004194:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004198:	3402      	adds	r4, #2
 800419a:	9305      	str	r3, [sp, #20]
 800419c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004268 <_svfiprintf_r+0x1fc>
 80041a0:	7821      	ldrb	r1, [r4, #0]
 80041a2:	2203      	movs	r2, #3
 80041a4:	4650      	mov	r0, sl
 80041a6:	f7fc f83b 	bl	8000220 <memchr>
 80041aa:	b140      	cbz	r0, 80041be <_svfiprintf_r+0x152>
 80041ac:	2340      	movs	r3, #64	; 0x40
 80041ae:	eba0 000a 	sub.w	r0, r0, sl
 80041b2:	fa03 f000 	lsl.w	r0, r3, r0
 80041b6:	9b04      	ldr	r3, [sp, #16]
 80041b8:	4303      	orrs	r3, r0
 80041ba:	3401      	adds	r4, #1
 80041bc:	9304      	str	r3, [sp, #16]
 80041be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041c2:	4826      	ldr	r0, [pc, #152]	; (800425c <_svfiprintf_r+0x1f0>)
 80041c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041c8:	2206      	movs	r2, #6
 80041ca:	f7fc f829 	bl	8000220 <memchr>
 80041ce:	2800      	cmp	r0, #0
 80041d0:	d038      	beq.n	8004244 <_svfiprintf_r+0x1d8>
 80041d2:	4b23      	ldr	r3, [pc, #140]	; (8004260 <_svfiprintf_r+0x1f4>)
 80041d4:	bb1b      	cbnz	r3, 800421e <_svfiprintf_r+0x1b2>
 80041d6:	9b03      	ldr	r3, [sp, #12]
 80041d8:	3307      	adds	r3, #7
 80041da:	f023 0307 	bic.w	r3, r3, #7
 80041de:	3308      	adds	r3, #8
 80041e0:	9303      	str	r3, [sp, #12]
 80041e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e4:	4433      	add	r3, r6
 80041e6:	9309      	str	r3, [sp, #36]	; 0x24
 80041e8:	e767      	b.n	80040ba <_svfiprintf_r+0x4e>
 80041ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80041ee:	460c      	mov	r4, r1
 80041f0:	2001      	movs	r0, #1
 80041f2:	e7a5      	b.n	8004140 <_svfiprintf_r+0xd4>
 80041f4:	2300      	movs	r3, #0
 80041f6:	3401      	adds	r4, #1
 80041f8:	9305      	str	r3, [sp, #20]
 80041fa:	4619      	mov	r1, r3
 80041fc:	f04f 0c0a 	mov.w	ip, #10
 8004200:	4620      	mov	r0, r4
 8004202:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004206:	3a30      	subs	r2, #48	; 0x30
 8004208:	2a09      	cmp	r2, #9
 800420a:	d903      	bls.n	8004214 <_svfiprintf_r+0x1a8>
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0c5      	beq.n	800419c <_svfiprintf_r+0x130>
 8004210:	9105      	str	r1, [sp, #20]
 8004212:	e7c3      	b.n	800419c <_svfiprintf_r+0x130>
 8004214:	fb0c 2101 	mla	r1, ip, r1, r2
 8004218:	4604      	mov	r4, r0
 800421a:	2301      	movs	r3, #1
 800421c:	e7f0      	b.n	8004200 <_svfiprintf_r+0x194>
 800421e:	ab03      	add	r3, sp, #12
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	462a      	mov	r2, r5
 8004224:	4b0f      	ldr	r3, [pc, #60]	; (8004264 <_svfiprintf_r+0x1f8>)
 8004226:	a904      	add	r1, sp, #16
 8004228:	4638      	mov	r0, r7
 800422a:	f3af 8000 	nop.w
 800422e:	1c42      	adds	r2, r0, #1
 8004230:	4606      	mov	r6, r0
 8004232:	d1d6      	bne.n	80041e2 <_svfiprintf_r+0x176>
 8004234:	89ab      	ldrh	r3, [r5, #12]
 8004236:	065b      	lsls	r3, r3, #25
 8004238:	f53f af2c 	bmi.w	8004094 <_svfiprintf_r+0x28>
 800423c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800423e:	b01d      	add	sp, #116	; 0x74
 8004240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004244:	ab03      	add	r3, sp, #12
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	462a      	mov	r2, r5
 800424a:	4b06      	ldr	r3, [pc, #24]	; (8004264 <_svfiprintf_r+0x1f8>)
 800424c:	a904      	add	r1, sp, #16
 800424e:	4638      	mov	r0, r7
 8004250:	f000 f87a 	bl	8004348 <_printf_i>
 8004254:	e7eb      	b.n	800422e <_svfiprintf_r+0x1c2>
 8004256:	bf00      	nop
 8004258:	08004dd4 	.word	0x08004dd4
 800425c:	08004dde 	.word	0x08004dde
 8004260:	00000000 	.word	0x00000000
 8004264:	08003fb7 	.word	0x08003fb7
 8004268:	08004dda 	.word	0x08004dda

0800426c <_printf_common>:
 800426c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004270:	4616      	mov	r6, r2
 8004272:	4699      	mov	r9, r3
 8004274:	688a      	ldr	r2, [r1, #8]
 8004276:	690b      	ldr	r3, [r1, #16]
 8004278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800427c:	4293      	cmp	r3, r2
 800427e:	bfb8      	it	lt
 8004280:	4613      	movlt	r3, r2
 8004282:	6033      	str	r3, [r6, #0]
 8004284:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004288:	4607      	mov	r7, r0
 800428a:	460c      	mov	r4, r1
 800428c:	b10a      	cbz	r2, 8004292 <_printf_common+0x26>
 800428e:	3301      	adds	r3, #1
 8004290:	6033      	str	r3, [r6, #0]
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	0699      	lsls	r1, r3, #26
 8004296:	bf42      	ittt	mi
 8004298:	6833      	ldrmi	r3, [r6, #0]
 800429a:	3302      	addmi	r3, #2
 800429c:	6033      	strmi	r3, [r6, #0]
 800429e:	6825      	ldr	r5, [r4, #0]
 80042a0:	f015 0506 	ands.w	r5, r5, #6
 80042a4:	d106      	bne.n	80042b4 <_printf_common+0x48>
 80042a6:	f104 0a19 	add.w	sl, r4, #25
 80042aa:	68e3      	ldr	r3, [r4, #12]
 80042ac:	6832      	ldr	r2, [r6, #0]
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	42ab      	cmp	r3, r5
 80042b2:	dc26      	bgt.n	8004302 <_printf_common+0x96>
 80042b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80042b8:	1e13      	subs	r3, r2, #0
 80042ba:	6822      	ldr	r2, [r4, #0]
 80042bc:	bf18      	it	ne
 80042be:	2301      	movne	r3, #1
 80042c0:	0692      	lsls	r2, r2, #26
 80042c2:	d42b      	bmi.n	800431c <_printf_common+0xb0>
 80042c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042c8:	4649      	mov	r1, r9
 80042ca:	4638      	mov	r0, r7
 80042cc:	47c0      	blx	r8
 80042ce:	3001      	adds	r0, #1
 80042d0:	d01e      	beq.n	8004310 <_printf_common+0xa4>
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	68e5      	ldr	r5, [r4, #12]
 80042d6:	6832      	ldr	r2, [r6, #0]
 80042d8:	f003 0306 	and.w	r3, r3, #6
 80042dc:	2b04      	cmp	r3, #4
 80042de:	bf08      	it	eq
 80042e0:	1aad      	subeq	r5, r5, r2
 80042e2:	68a3      	ldr	r3, [r4, #8]
 80042e4:	6922      	ldr	r2, [r4, #16]
 80042e6:	bf0c      	ite	eq
 80042e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042ec:	2500      	movne	r5, #0
 80042ee:	4293      	cmp	r3, r2
 80042f0:	bfc4      	itt	gt
 80042f2:	1a9b      	subgt	r3, r3, r2
 80042f4:	18ed      	addgt	r5, r5, r3
 80042f6:	2600      	movs	r6, #0
 80042f8:	341a      	adds	r4, #26
 80042fa:	42b5      	cmp	r5, r6
 80042fc:	d11a      	bne.n	8004334 <_printf_common+0xc8>
 80042fe:	2000      	movs	r0, #0
 8004300:	e008      	b.n	8004314 <_printf_common+0xa8>
 8004302:	2301      	movs	r3, #1
 8004304:	4652      	mov	r2, sl
 8004306:	4649      	mov	r1, r9
 8004308:	4638      	mov	r0, r7
 800430a:	47c0      	blx	r8
 800430c:	3001      	adds	r0, #1
 800430e:	d103      	bne.n	8004318 <_printf_common+0xac>
 8004310:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004318:	3501      	adds	r5, #1
 800431a:	e7c6      	b.n	80042aa <_printf_common+0x3e>
 800431c:	18e1      	adds	r1, r4, r3
 800431e:	1c5a      	adds	r2, r3, #1
 8004320:	2030      	movs	r0, #48	; 0x30
 8004322:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004326:	4422      	add	r2, r4
 8004328:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800432c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004330:	3302      	adds	r3, #2
 8004332:	e7c7      	b.n	80042c4 <_printf_common+0x58>
 8004334:	2301      	movs	r3, #1
 8004336:	4622      	mov	r2, r4
 8004338:	4649      	mov	r1, r9
 800433a:	4638      	mov	r0, r7
 800433c:	47c0      	blx	r8
 800433e:	3001      	adds	r0, #1
 8004340:	d0e6      	beq.n	8004310 <_printf_common+0xa4>
 8004342:	3601      	adds	r6, #1
 8004344:	e7d9      	b.n	80042fa <_printf_common+0x8e>
	...

08004348 <_printf_i>:
 8004348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800434c:	7e0f      	ldrb	r7, [r1, #24]
 800434e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004350:	2f78      	cmp	r7, #120	; 0x78
 8004352:	4691      	mov	r9, r2
 8004354:	4680      	mov	r8, r0
 8004356:	460c      	mov	r4, r1
 8004358:	469a      	mov	sl, r3
 800435a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800435e:	d807      	bhi.n	8004370 <_printf_i+0x28>
 8004360:	2f62      	cmp	r7, #98	; 0x62
 8004362:	d80a      	bhi.n	800437a <_printf_i+0x32>
 8004364:	2f00      	cmp	r7, #0
 8004366:	f000 80d8 	beq.w	800451a <_printf_i+0x1d2>
 800436a:	2f58      	cmp	r7, #88	; 0x58
 800436c:	f000 80a3 	beq.w	80044b6 <_printf_i+0x16e>
 8004370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004374:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004378:	e03a      	b.n	80043f0 <_printf_i+0xa8>
 800437a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800437e:	2b15      	cmp	r3, #21
 8004380:	d8f6      	bhi.n	8004370 <_printf_i+0x28>
 8004382:	a101      	add	r1, pc, #4	; (adr r1, 8004388 <_printf_i+0x40>)
 8004384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004388:	080043e1 	.word	0x080043e1
 800438c:	080043f5 	.word	0x080043f5
 8004390:	08004371 	.word	0x08004371
 8004394:	08004371 	.word	0x08004371
 8004398:	08004371 	.word	0x08004371
 800439c:	08004371 	.word	0x08004371
 80043a0:	080043f5 	.word	0x080043f5
 80043a4:	08004371 	.word	0x08004371
 80043a8:	08004371 	.word	0x08004371
 80043ac:	08004371 	.word	0x08004371
 80043b0:	08004371 	.word	0x08004371
 80043b4:	08004501 	.word	0x08004501
 80043b8:	08004425 	.word	0x08004425
 80043bc:	080044e3 	.word	0x080044e3
 80043c0:	08004371 	.word	0x08004371
 80043c4:	08004371 	.word	0x08004371
 80043c8:	08004523 	.word	0x08004523
 80043cc:	08004371 	.word	0x08004371
 80043d0:	08004425 	.word	0x08004425
 80043d4:	08004371 	.word	0x08004371
 80043d8:	08004371 	.word	0x08004371
 80043dc:	080044eb 	.word	0x080044eb
 80043e0:	682b      	ldr	r3, [r5, #0]
 80043e2:	1d1a      	adds	r2, r3, #4
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	602a      	str	r2, [r5, #0]
 80043e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0a3      	b.n	800453c <_printf_i+0x1f4>
 80043f4:	6820      	ldr	r0, [r4, #0]
 80043f6:	6829      	ldr	r1, [r5, #0]
 80043f8:	0606      	lsls	r6, r0, #24
 80043fa:	f101 0304 	add.w	r3, r1, #4
 80043fe:	d50a      	bpl.n	8004416 <_printf_i+0xce>
 8004400:	680e      	ldr	r6, [r1, #0]
 8004402:	602b      	str	r3, [r5, #0]
 8004404:	2e00      	cmp	r6, #0
 8004406:	da03      	bge.n	8004410 <_printf_i+0xc8>
 8004408:	232d      	movs	r3, #45	; 0x2d
 800440a:	4276      	negs	r6, r6
 800440c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004410:	485e      	ldr	r0, [pc, #376]	; (800458c <_printf_i+0x244>)
 8004412:	230a      	movs	r3, #10
 8004414:	e019      	b.n	800444a <_printf_i+0x102>
 8004416:	680e      	ldr	r6, [r1, #0]
 8004418:	602b      	str	r3, [r5, #0]
 800441a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800441e:	bf18      	it	ne
 8004420:	b236      	sxthne	r6, r6
 8004422:	e7ef      	b.n	8004404 <_printf_i+0xbc>
 8004424:	682b      	ldr	r3, [r5, #0]
 8004426:	6820      	ldr	r0, [r4, #0]
 8004428:	1d19      	adds	r1, r3, #4
 800442a:	6029      	str	r1, [r5, #0]
 800442c:	0601      	lsls	r1, r0, #24
 800442e:	d501      	bpl.n	8004434 <_printf_i+0xec>
 8004430:	681e      	ldr	r6, [r3, #0]
 8004432:	e002      	b.n	800443a <_printf_i+0xf2>
 8004434:	0646      	lsls	r6, r0, #25
 8004436:	d5fb      	bpl.n	8004430 <_printf_i+0xe8>
 8004438:	881e      	ldrh	r6, [r3, #0]
 800443a:	4854      	ldr	r0, [pc, #336]	; (800458c <_printf_i+0x244>)
 800443c:	2f6f      	cmp	r7, #111	; 0x6f
 800443e:	bf0c      	ite	eq
 8004440:	2308      	moveq	r3, #8
 8004442:	230a      	movne	r3, #10
 8004444:	2100      	movs	r1, #0
 8004446:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800444a:	6865      	ldr	r5, [r4, #4]
 800444c:	60a5      	str	r5, [r4, #8]
 800444e:	2d00      	cmp	r5, #0
 8004450:	bfa2      	ittt	ge
 8004452:	6821      	ldrge	r1, [r4, #0]
 8004454:	f021 0104 	bicge.w	r1, r1, #4
 8004458:	6021      	strge	r1, [r4, #0]
 800445a:	b90e      	cbnz	r6, 8004460 <_printf_i+0x118>
 800445c:	2d00      	cmp	r5, #0
 800445e:	d04d      	beq.n	80044fc <_printf_i+0x1b4>
 8004460:	4615      	mov	r5, r2
 8004462:	fbb6 f1f3 	udiv	r1, r6, r3
 8004466:	fb03 6711 	mls	r7, r3, r1, r6
 800446a:	5dc7      	ldrb	r7, [r0, r7]
 800446c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004470:	4637      	mov	r7, r6
 8004472:	42bb      	cmp	r3, r7
 8004474:	460e      	mov	r6, r1
 8004476:	d9f4      	bls.n	8004462 <_printf_i+0x11a>
 8004478:	2b08      	cmp	r3, #8
 800447a:	d10b      	bne.n	8004494 <_printf_i+0x14c>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	07de      	lsls	r6, r3, #31
 8004480:	d508      	bpl.n	8004494 <_printf_i+0x14c>
 8004482:	6923      	ldr	r3, [r4, #16]
 8004484:	6861      	ldr	r1, [r4, #4]
 8004486:	4299      	cmp	r1, r3
 8004488:	bfde      	ittt	le
 800448a:	2330      	movle	r3, #48	; 0x30
 800448c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004490:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004494:	1b52      	subs	r2, r2, r5
 8004496:	6122      	str	r2, [r4, #16]
 8004498:	f8cd a000 	str.w	sl, [sp]
 800449c:	464b      	mov	r3, r9
 800449e:	aa03      	add	r2, sp, #12
 80044a0:	4621      	mov	r1, r4
 80044a2:	4640      	mov	r0, r8
 80044a4:	f7ff fee2 	bl	800426c <_printf_common>
 80044a8:	3001      	adds	r0, #1
 80044aa:	d14c      	bne.n	8004546 <_printf_i+0x1fe>
 80044ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044b0:	b004      	add	sp, #16
 80044b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044b6:	4835      	ldr	r0, [pc, #212]	; (800458c <_printf_i+0x244>)
 80044b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80044bc:	6829      	ldr	r1, [r5, #0]
 80044be:	6823      	ldr	r3, [r4, #0]
 80044c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80044c4:	6029      	str	r1, [r5, #0]
 80044c6:	061d      	lsls	r5, r3, #24
 80044c8:	d514      	bpl.n	80044f4 <_printf_i+0x1ac>
 80044ca:	07df      	lsls	r7, r3, #31
 80044cc:	bf44      	itt	mi
 80044ce:	f043 0320 	orrmi.w	r3, r3, #32
 80044d2:	6023      	strmi	r3, [r4, #0]
 80044d4:	b91e      	cbnz	r6, 80044de <_printf_i+0x196>
 80044d6:	6823      	ldr	r3, [r4, #0]
 80044d8:	f023 0320 	bic.w	r3, r3, #32
 80044dc:	6023      	str	r3, [r4, #0]
 80044de:	2310      	movs	r3, #16
 80044e0:	e7b0      	b.n	8004444 <_printf_i+0xfc>
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	f043 0320 	orr.w	r3, r3, #32
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	2378      	movs	r3, #120	; 0x78
 80044ec:	4828      	ldr	r0, [pc, #160]	; (8004590 <_printf_i+0x248>)
 80044ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044f2:	e7e3      	b.n	80044bc <_printf_i+0x174>
 80044f4:	0659      	lsls	r1, r3, #25
 80044f6:	bf48      	it	mi
 80044f8:	b2b6      	uxthmi	r6, r6
 80044fa:	e7e6      	b.n	80044ca <_printf_i+0x182>
 80044fc:	4615      	mov	r5, r2
 80044fe:	e7bb      	b.n	8004478 <_printf_i+0x130>
 8004500:	682b      	ldr	r3, [r5, #0]
 8004502:	6826      	ldr	r6, [r4, #0]
 8004504:	6961      	ldr	r1, [r4, #20]
 8004506:	1d18      	adds	r0, r3, #4
 8004508:	6028      	str	r0, [r5, #0]
 800450a:	0635      	lsls	r5, r6, #24
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	d501      	bpl.n	8004514 <_printf_i+0x1cc>
 8004510:	6019      	str	r1, [r3, #0]
 8004512:	e002      	b.n	800451a <_printf_i+0x1d2>
 8004514:	0670      	lsls	r0, r6, #25
 8004516:	d5fb      	bpl.n	8004510 <_printf_i+0x1c8>
 8004518:	8019      	strh	r1, [r3, #0]
 800451a:	2300      	movs	r3, #0
 800451c:	6123      	str	r3, [r4, #16]
 800451e:	4615      	mov	r5, r2
 8004520:	e7ba      	b.n	8004498 <_printf_i+0x150>
 8004522:	682b      	ldr	r3, [r5, #0]
 8004524:	1d1a      	adds	r2, r3, #4
 8004526:	602a      	str	r2, [r5, #0]
 8004528:	681d      	ldr	r5, [r3, #0]
 800452a:	6862      	ldr	r2, [r4, #4]
 800452c:	2100      	movs	r1, #0
 800452e:	4628      	mov	r0, r5
 8004530:	f7fb fe76 	bl	8000220 <memchr>
 8004534:	b108      	cbz	r0, 800453a <_printf_i+0x1f2>
 8004536:	1b40      	subs	r0, r0, r5
 8004538:	6060      	str	r0, [r4, #4]
 800453a:	6863      	ldr	r3, [r4, #4]
 800453c:	6123      	str	r3, [r4, #16]
 800453e:	2300      	movs	r3, #0
 8004540:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004544:	e7a8      	b.n	8004498 <_printf_i+0x150>
 8004546:	6923      	ldr	r3, [r4, #16]
 8004548:	462a      	mov	r2, r5
 800454a:	4649      	mov	r1, r9
 800454c:	4640      	mov	r0, r8
 800454e:	47d0      	blx	sl
 8004550:	3001      	adds	r0, #1
 8004552:	d0ab      	beq.n	80044ac <_printf_i+0x164>
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	079b      	lsls	r3, r3, #30
 8004558:	d413      	bmi.n	8004582 <_printf_i+0x23a>
 800455a:	68e0      	ldr	r0, [r4, #12]
 800455c:	9b03      	ldr	r3, [sp, #12]
 800455e:	4298      	cmp	r0, r3
 8004560:	bfb8      	it	lt
 8004562:	4618      	movlt	r0, r3
 8004564:	e7a4      	b.n	80044b0 <_printf_i+0x168>
 8004566:	2301      	movs	r3, #1
 8004568:	4632      	mov	r2, r6
 800456a:	4649      	mov	r1, r9
 800456c:	4640      	mov	r0, r8
 800456e:	47d0      	blx	sl
 8004570:	3001      	adds	r0, #1
 8004572:	d09b      	beq.n	80044ac <_printf_i+0x164>
 8004574:	3501      	adds	r5, #1
 8004576:	68e3      	ldr	r3, [r4, #12]
 8004578:	9903      	ldr	r1, [sp, #12]
 800457a:	1a5b      	subs	r3, r3, r1
 800457c:	42ab      	cmp	r3, r5
 800457e:	dcf2      	bgt.n	8004566 <_printf_i+0x21e>
 8004580:	e7eb      	b.n	800455a <_printf_i+0x212>
 8004582:	2500      	movs	r5, #0
 8004584:	f104 0619 	add.w	r6, r4, #25
 8004588:	e7f5      	b.n	8004576 <_printf_i+0x22e>
 800458a:	bf00      	nop
 800458c:	08004de5 	.word	0x08004de5
 8004590:	08004df6 	.word	0x08004df6

08004594 <memmove>:
 8004594:	4288      	cmp	r0, r1
 8004596:	b510      	push	{r4, lr}
 8004598:	eb01 0402 	add.w	r4, r1, r2
 800459c:	d902      	bls.n	80045a4 <memmove+0x10>
 800459e:	4284      	cmp	r4, r0
 80045a0:	4623      	mov	r3, r4
 80045a2:	d807      	bhi.n	80045b4 <memmove+0x20>
 80045a4:	1e43      	subs	r3, r0, #1
 80045a6:	42a1      	cmp	r1, r4
 80045a8:	d008      	beq.n	80045bc <memmove+0x28>
 80045aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80045ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80045b2:	e7f8      	b.n	80045a6 <memmove+0x12>
 80045b4:	4402      	add	r2, r0
 80045b6:	4601      	mov	r1, r0
 80045b8:	428a      	cmp	r2, r1
 80045ba:	d100      	bne.n	80045be <memmove+0x2a>
 80045bc:	bd10      	pop	{r4, pc}
 80045be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80045c6:	e7f7      	b.n	80045b8 <memmove+0x24>

080045c8 <_free_r>:
 80045c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045ca:	2900      	cmp	r1, #0
 80045cc:	d044      	beq.n	8004658 <_free_r+0x90>
 80045ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045d2:	9001      	str	r0, [sp, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f1a1 0404 	sub.w	r4, r1, #4
 80045da:	bfb8      	it	lt
 80045dc:	18e4      	addlt	r4, r4, r3
 80045de:	f000 f913 	bl	8004808 <__malloc_lock>
 80045e2:	4a1e      	ldr	r2, [pc, #120]	; (800465c <_free_r+0x94>)
 80045e4:	9801      	ldr	r0, [sp, #4]
 80045e6:	6813      	ldr	r3, [r2, #0]
 80045e8:	b933      	cbnz	r3, 80045f8 <_free_r+0x30>
 80045ea:	6063      	str	r3, [r4, #4]
 80045ec:	6014      	str	r4, [r2, #0]
 80045ee:	b003      	add	sp, #12
 80045f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045f4:	f000 b90e 	b.w	8004814 <__malloc_unlock>
 80045f8:	42a3      	cmp	r3, r4
 80045fa:	d908      	bls.n	800460e <_free_r+0x46>
 80045fc:	6825      	ldr	r5, [r4, #0]
 80045fe:	1961      	adds	r1, r4, r5
 8004600:	428b      	cmp	r3, r1
 8004602:	bf01      	itttt	eq
 8004604:	6819      	ldreq	r1, [r3, #0]
 8004606:	685b      	ldreq	r3, [r3, #4]
 8004608:	1949      	addeq	r1, r1, r5
 800460a:	6021      	streq	r1, [r4, #0]
 800460c:	e7ed      	b.n	80045ea <_free_r+0x22>
 800460e:	461a      	mov	r2, r3
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	b10b      	cbz	r3, 8004618 <_free_r+0x50>
 8004614:	42a3      	cmp	r3, r4
 8004616:	d9fa      	bls.n	800460e <_free_r+0x46>
 8004618:	6811      	ldr	r1, [r2, #0]
 800461a:	1855      	adds	r5, r2, r1
 800461c:	42a5      	cmp	r5, r4
 800461e:	d10b      	bne.n	8004638 <_free_r+0x70>
 8004620:	6824      	ldr	r4, [r4, #0]
 8004622:	4421      	add	r1, r4
 8004624:	1854      	adds	r4, r2, r1
 8004626:	42a3      	cmp	r3, r4
 8004628:	6011      	str	r1, [r2, #0]
 800462a:	d1e0      	bne.n	80045ee <_free_r+0x26>
 800462c:	681c      	ldr	r4, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	6053      	str	r3, [r2, #4]
 8004632:	4421      	add	r1, r4
 8004634:	6011      	str	r1, [r2, #0]
 8004636:	e7da      	b.n	80045ee <_free_r+0x26>
 8004638:	d902      	bls.n	8004640 <_free_r+0x78>
 800463a:	230c      	movs	r3, #12
 800463c:	6003      	str	r3, [r0, #0]
 800463e:	e7d6      	b.n	80045ee <_free_r+0x26>
 8004640:	6825      	ldr	r5, [r4, #0]
 8004642:	1961      	adds	r1, r4, r5
 8004644:	428b      	cmp	r3, r1
 8004646:	bf04      	itt	eq
 8004648:	6819      	ldreq	r1, [r3, #0]
 800464a:	685b      	ldreq	r3, [r3, #4]
 800464c:	6063      	str	r3, [r4, #4]
 800464e:	bf04      	itt	eq
 8004650:	1949      	addeq	r1, r1, r5
 8004652:	6021      	streq	r1, [r4, #0]
 8004654:	6054      	str	r4, [r2, #4]
 8004656:	e7ca      	b.n	80045ee <_free_r+0x26>
 8004658:	b003      	add	sp, #12
 800465a:	bd30      	pop	{r4, r5, pc}
 800465c:	20000264 	.word	0x20000264

08004660 <sbrk_aligned>:
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	4e0e      	ldr	r6, [pc, #56]	; (800469c <sbrk_aligned+0x3c>)
 8004664:	460c      	mov	r4, r1
 8004666:	6831      	ldr	r1, [r6, #0]
 8004668:	4605      	mov	r5, r0
 800466a:	b911      	cbnz	r1, 8004672 <sbrk_aligned+0x12>
 800466c:	f000 f8bc 	bl	80047e8 <_sbrk_r>
 8004670:	6030      	str	r0, [r6, #0]
 8004672:	4621      	mov	r1, r4
 8004674:	4628      	mov	r0, r5
 8004676:	f000 f8b7 	bl	80047e8 <_sbrk_r>
 800467a:	1c43      	adds	r3, r0, #1
 800467c:	d00a      	beq.n	8004694 <sbrk_aligned+0x34>
 800467e:	1cc4      	adds	r4, r0, #3
 8004680:	f024 0403 	bic.w	r4, r4, #3
 8004684:	42a0      	cmp	r0, r4
 8004686:	d007      	beq.n	8004698 <sbrk_aligned+0x38>
 8004688:	1a21      	subs	r1, r4, r0
 800468a:	4628      	mov	r0, r5
 800468c:	f000 f8ac 	bl	80047e8 <_sbrk_r>
 8004690:	3001      	adds	r0, #1
 8004692:	d101      	bne.n	8004698 <sbrk_aligned+0x38>
 8004694:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004698:	4620      	mov	r0, r4
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	20000268 	.word	0x20000268

080046a0 <_malloc_r>:
 80046a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046a4:	1ccd      	adds	r5, r1, #3
 80046a6:	f025 0503 	bic.w	r5, r5, #3
 80046aa:	3508      	adds	r5, #8
 80046ac:	2d0c      	cmp	r5, #12
 80046ae:	bf38      	it	cc
 80046b0:	250c      	movcc	r5, #12
 80046b2:	2d00      	cmp	r5, #0
 80046b4:	4607      	mov	r7, r0
 80046b6:	db01      	blt.n	80046bc <_malloc_r+0x1c>
 80046b8:	42a9      	cmp	r1, r5
 80046ba:	d905      	bls.n	80046c8 <_malloc_r+0x28>
 80046bc:	230c      	movs	r3, #12
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	2600      	movs	r6, #0
 80046c2:	4630      	mov	r0, r6
 80046c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046c8:	4e2e      	ldr	r6, [pc, #184]	; (8004784 <_malloc_r+0xe4>)
 80046ca:	f000 f89d 	bl	8004808 <__malloc_lock>
 80046ce:	6833      	ldr	r3, [r6, #0]
 80046d0:	461c      	mov	r4, r3
 80046d2:	bb34      	cbnz	r4, 8004722 <_malloc_r+0x82>
 80046d4:	4629      	mov	r1, r5
 80046d6:	4638      	mov	r0, r7
 80046d8:	f7ff ffc2 	bl	8004660 <sbrk_aligned>
 80046dc:	1c43      	adds	r3, r0, #1
 80046de:	4604      	mov	r4, r0
 80046e0:	d14d      	bne.n	800477e <_malloc_r+0xde>
 80046e2:	6834      	ldr	r4, [r6, #0]
 80046e4:	4626      	mov	r6, r4
 80046e6:	2e00      	cmp	r6, #0
 80046e8:	d140      	bne.n	800476c <_malloc_r+0xcc>
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	4631      	mov	r1, r6
 80046ee:	4638      	mov	r0, r7
 80046f0:	eb04 0803 	add.w	r8, r4, r3
 80046f4:	f000 f878 	bl	80047e8 <_sbrk_r>
 80046f8:	4580      	cmp	r8, r0
 80046fa:	d13a      	bne.n	8004772 <_malloc_r+0xd2>
 80046fc:	6821      	ldr	r1, [r4, #0]
 80046fe:	3503      	adds	r5, #3
 8004700:	1a6d      	subs	r5, r5, r1
 8004702:	f025 0503 	bic.w	r5, r5, #3
 8004706:	3508      	adds	r5, #8
 8004708:	2d0c      	cmp	r5, #12
 800470a:	bf38      	it	cc
 800470c:	250c      	movcc	r5, #12
 800470e:	4629      	mov	r1, r5
 8004710:	4638      	mov	r0, r7
 8004712:	f7ff ffa5 	bl	8004660 <sbrk_aligned>
 8004716:	3001      	adds	r0, #1
 8004718:	d02b      	beq.n	8004772 <_malloc_r+0xd2>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	442b      	add	r3, r5
 800471e:	6023      	str	r3, [r4, #0]
 8004720:	e00e      	b.n	8004740 <_malloc_r+0xa0>
 8004722:	6822      	ldr	r2, [r4, #0]
 8004724:	1b52      	subs	r2, r2, r5
 8004726:	d41e      	bmi.n	8004766 <_malloc_r+0xc6>
 8004728:	2a0b      	cmp	r2, #11
 800472a:	d916      	bls.n	800475a <_malloc_r+0xba>
 800472c:	1961      	adds	r1, r4, r5
 800472e:	42a3      	cmp	r3, r4
 8004730:	6025      	str	r5, [r4, #0]
 8004732:	bf18      	it	ne
 8004734:	6059      	strne	r1, [r3, #4]
 8004736:	6863      	ldr	r3, [r4, #4]
 8004738:	bf08      	it	eq
 800473a:	6031      	streq	r1, [r6, #0]
 800473c:	5162      	str	r2, [r4, r5]
 800473e:	604b      	str	r3, [r1, #4]
 8004740:	4638      	mov	r0, r7
 8004742:	f104 060b 	add.w	r6, r4, #11
 8004746:	f000 f865 	bl	8004814 <__malloc_unlock>
 800474a:	f026 0607 	bic.w	r6, r6, #7
 800474e:	1d23      	adds	r3, r4, #4
 8004750:	1af2      	subs	r2, r6, r3
 8004752:	d0b6      	beq.n	80046c2 <_malloc_r+0x22>
 8004754:	1b9b      	subs	r3, r3, r6
 8004756:	50a3      	str	r3, [r4, r2]
 8004758:	e7b3      	b.n	80046c2 <_malloc_r+0x22>
 800475a:	6862      	ldr	r2, [r4, #4]
 800475c:	42a3      	cmp	r3, r4
 800475e:	bf0c      	ite	eq
 8004760:	6032      	streq	r2, [r6, #0]
 8004762:	605a      	strne	r2, [r3, #4]
 8004764:	e7ec      	b.n	8004740 <_malloc_r+0xa0>
 8004766:	4623      	mov	r3, r4
 8004768:	6864      	ldr	r4, [r4, #4]
 800476a:	e7b2      	b.n	80046d2 <_malloc_r+0x32>
 800476c:	4634      	mov	r4, r6
 800476e:	6876      	ldr	r6, [r6, #4]
 8004770:	e7b9      	b.n	80046e6 <_malloc_r+0x46>
 8004772:	230c      	movs	r3, #12
 8004774:	603b      	str	r3, [r7, #0]
 8004776:	4638      	mov	r0, r7
 8004778:	f000 f84c 	bl	8004814 <__malloc_unlock>
 800477c:	e7a1      	b.n	80046c2 <_malloc_r+0x22>
 800477e:	6025      	str	r5, [r4, #0]
 8004780:	e7de      	b.n	8004740 <_malloc_r+0xa0>
 8004782:	bf00      	nop
 8004784:	20000264 	.word	0x20000264

08004788 <_realloc_r>:
 8004788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800478c:	4680      	mov	r8, r0
 800478e:	4614      	mov	r4, r2
 8004790:	460e      	mov	r6, r1
 8004792:	b921      	cbnz	r1, 800479e <_realloc_r+0x16>
 8004794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004798:	4611      	mov	r1, r2
 800479a:	f7ff bf81 	b.w	80046a0 <_malloc_r>
 800479e:	b92a      	cbnz	r2, 80047ac <_realloc_r+0x24>
 80047a0:	f7ff ff12 	bl	80045c8 <_free_r>
 80047a4:	4625      	mov	r5, r4
 80047a6:	4628      	mov	r0, r5
 80047a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ac:	f000 f838 	bl	8004820 <_malloc_usable_size_r>
 80047b0:	4284      	cmp	r4, r0
 80047b2:	4607      	mov	r7, r0
 80047b4:	d802      	bhi.n	80047bc <_realloc_r+0x34>
 80047b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80047ba:	d812      	bhi.n	80047e2 <_realloc_r+0x5a>
 80047bc:	4621      	mov	r1, r4
 80047be:	4640      	mov	r0, r8
 80047c0:	f7ff ff6e 	bl	80046a0 <_malloc_r>
 80047c4:	4605      	mov	r5, r0
 80047c6:	2800      	cmp	r0, #0
 80047c8:	d0ed      	beq.n	80047a6 <_realloc_r+0x1e>
 80047ca:	42bc      	cmp	r4, r7
 80047cc:	4622      	mov	r2, r4
 80047ce:	4631      	mov	r1, r6
 80047d0:	bf28      	it	cs
 80047d2:	463a      	movcs	r2, r7
 80047d4:	f7ff fba6 	bl	8003f24 <memcpy>
 80047d8:	4631      	mov	r1, r6
 80047da:	4640      	mov	r0, r8
 80047dc:	f7ff fef4 	bl	80045c8 <_free_r>
 80047e0:	e7e1      	b.n	80047a6 <_realloc_r+0x1e>
 80047e2:	4635      	mov	r5, r6
 80047e4:	e7df      	b.n	80047a6 <_realloc_r+0x1e>
	...

080047e8 <_sbrk_r>:
 80047e8:	b538      	push	{r3, r4, r5, lr}
 80047ea:	4d06      	ldr	r5, [pc, #24]	; (8004804 <_sbrk_r+0x1c>)
 80047ec:	2300      	movs	r3, #0
 80047ee:	4604      	mov	r4, r0
 80047f0:	4608      	mov	r0, r1
 80047f2:	602b      	str	r3, [r5, #0]
 80047f4:	f7fd fa66 	bl	8001cc4 <_sbrk>
 80047f8:	1c43      	adds	r3, r0, #1
 80047fa:	d102      	bne.n	8004802 <_sbrk_r+0x1a>
 80047fc:	682b      	ldr	r3, [r5, #0]
 80047fe:	b103      	cbz	r3, 8004802 <_sbrk_r+0x1a>
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	bd38      	pop	{r3, r4, r5, pc}
 8004804:	2000026c 	.word	0x2000026c

08004808 <__malloc_lock>:
 8004808:	4801      	ldr	r0, [pc, #4]	; (8004810 <__malloc_lock+0x8>)
 800480a:	f000 b811 	b.w	8004830 <__retarget_lock_acquire_recursive>
 800480e:	bf00      	nop
 8004810:	20000270 	.word	0x20000270

08004814 <__malloc_unlock>:
 8004814:	4801      	ldr	r0, [pc, #4]	; (800481c <__malloc_unlock+0x8>)
 8004816:	f000 b80c 	b.w	8004832 <__retarget_lock_release_recursive>
 800481a:	bf00      	nop
 800481c:	20000270 	.word	0x20000270

08004820 <_malloc_usable_size_r>:
 8004820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004824:	1f18      	subs	r0, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	bfbc      	itt	lt
 800482a:	580b      	ldrlt	r3, [r1, r0]
 800482c:	18c0      	addlt	r0, r0, r3
 800482e:	4770      	bx	lr

08004830 <__retarget_lock_acquire_recursive>:
 8004830:	4770      	bx	lr

08004832 <__retarget_lock_release_recursive>:
 8004832:	4770      	bx	lr

08004834 <_init>:
 8004834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004836:	bf00      	nop
 8004838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483a:	bc08      	pop	{r3}
 800483c:	469e      	mov	lr, r3
 800483e:	4770      	bx	lr

08004840 <_fini>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	bf00      	nop
 8004844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004846:	bc08      	pop	{r3}
 8004848:	469e      	mov	lr, r3
 800484a:	4770      	bx	lr
