[{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys (0.9-1)","version":"0.9-1+b1","section":"electronics","priority":"optional","architecture":"amd64","installedSize":323,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"http://www.clifford.at/yosys","filename":"pool/main/y/yosys/yosys-dev_0.9-1+b1_amd64.deb","size":62072,"md5":"22c2092cb242709066b2d7a0b307e7cb","sha256":"8f395d73a51a00a64d32c5971931b1514392926dc1ecd42561a2471ce5fa8a9b","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}]