// Seed: 264060394
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  assign id_2 = id_1;
  specify
    (id_3 => id_4) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  timeprecision 1ps;
  logic id_8;
endmodule
