vendor_name = ModelSim
source_file = 1, C:/AC1/aula08/Mux2N.vhd
source_file = 1, C:/AC1/aula08/ALU32.vhd
source_file = 1, C:/AC1/aula08/MIPS_pkg.vhd
source_file = 1, C:/AC1/aula08/divFreq.vhd
source_file = 1, C:/AC1/aula08/DisplayUnit_pkg.vhd
source_file = 1, C:/AC1/aula08/DisplayUnit.vhd
source_file = 1, C:/AC1/aula08/DebounceUnit.vhd
source_file = 1, C:/AC1/aula08/MIPS_SingleCycle.vhd
source_file = 1, C:/AC1/aula08/PCupdate.vhd
source_file = 1, C:/AC1/aula08/Waveform.vwf
source_file = 1, C:/AC1/aula08/InstructionMemory.vhd
source_file = 1, C:/AC1/aula08/Waveform1.vwf
source_file = 1, C:/AC1/aula08/RegFile.vhd
source_file = 1, C:/AC1/aula08/SignExtend.vhd
source_file = 1, C:/AC1/aula08/InstrSplitter.vhd
source_file = 1, C:/AC1/aula08/DP_Memory.vhd
source_file = 1, C:/AC1/aula08/RegFile.vwf
source_file = 1, C:/AC1/aula08/alu.vwf
source_file = 1, C:/AC1/aula08/ALUControlUnit.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/AC1/aula08/db/add_sub_pvi.tdf
design_name = hard_block
design_name = MIPS_SingleCycle
instance = comp, \HEX0[0]~output\, HEX0[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, MIPS_SingleCycle, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, MIPS_SingleCycle, 1
instance = comp, \SW[0]~input\, SW[0]~input, MIPS_SingleCycle, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MIPS_SingleCycle, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[0]~23\, debnc|s_debounceCnt[0]~23, MIPS_SingleCycle, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, MIPS_SingleCycle, 1
instance = comp, \debnc|s_dirtyIn~0\, debnc|s_dirtyIn~0, MIPS_SingleCycle, 1
instance = comp, \debnc|s_dirtyIn\, debnc|s_dirtyIn, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[4]~36\, debnc|s_debounceCnt[4]~36, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[5]~38\, debnc|s_debounceCnt[5]~38, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[5]\, debnc|s_debounceCnt[5], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[6]~40\, debnc|s_debounceCnt[6]~40, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[6]\, debnc|s_debounceCnt[6], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[7]~42\, debnc|s_debounceCnt[7]~42, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[7]\, debnc|s_debounceCnt[7], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[8]~44\, debnc|s_debounceCnt[8]~44, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[8]\, debnc|s_debounceCnt[8], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[9]~46\, debnc|s_debounceCnt[9]~46, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[9]\, debnc|s_debounceCnt[9], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[10]~48\, debnc|s_debounceCnt[10]~48, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[10]\, debnc|s_debounceCnt[10], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[11]~50\, debnc|s_debounceCnt[11]~50, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[11]\, debnc|s_debounceCnt[11], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[12]~52\, debnc|s_debounceCnt[12]~52, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[12]\, debnc|s_debounceCnt[12], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[13]~54\, debnc|s_debounceCnt[13]~54, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[13]\, debnc|s_debounceCnt[13], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[14]~56\, debnc|s_debounceCnt[14]~56, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[14]\, debnc|s_debounceCnt[14], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[15]~58\, debnc|s_debounceCnt[15]~58, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[15]\, debnc|s_debounceCnt[15], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[16]~60\, debnc|s_debounceCnt[16]~60, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[16]\, debnc|s_debounceCnt[16], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[17]~62\, debnc|s_debounceCnt[17]~62, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[17]\, debnc|s_debounceCnt[17], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[18]~64\, debnc|s_debounceCnt[18]~64, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[18]\, debnc|s_debounceCnt[18], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[19]~66\, debnc|s_debounceCnt[19]~66, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[19]\, debnc|s_debounceCnt[19], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[20]~68\, debnc|s_debounceCnt[20]~68, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[20]\, debnc|s_debounceCnt[20], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[21]~70\, debnc|s_debounceCnt[21]~70, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[21]\, debnc|s_debounceCnt[21], MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~5\, debnc|Equal0~5, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[22]~72\, debnc|s_debounceCnt[22]~72, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[22]\, debnc|s_debounceCnt[22], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~25\, debnc|s_debounceCnt[1]~25, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~4\, debnc|Equal0~4, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~3\, debnc|Equal0~3, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~7\, debnc|Equal0~7, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~2\, debnc|Equal0~2, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~0\, debnc|Equal0~0, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~26\, debnc|s_debounceCnt[1]~26, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~27\, debnc|s_debounceCnt[1]~27, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~28\, debnc|s_debounceCnt[1]~28, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~29\, debnc|s_debounceCnt[1]~29, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[0]\, debnc|s_debounceCnt[0], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]~30\, debnc|s_debounceCnt[1]~30, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[1]\, debnc|s_debounceCnt[1], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[2]~32\, debnc|s_debounceCnt[2]~32, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[2]\, debnc|s_debounceCnt[2], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[3]~34\, debnc|s_debounceCnt[3]~34, MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[3]\, debnc|s_debounceCnt[3], MIPS_SingleCycle, 1
instance = comp, \debnc|s_debounceCnt[4]\, debnc|s_debounceCnt[4], MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~1\, debnc|Equal0~1, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~6\, debnc|Equal0~6, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~8\, debnc|Equal0~8, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~9\, debnc|Equal0~9, MIPS_SingleCycle, 1
instance = comp, \debnc|Equal0~10\, debnc|Equal0~10, MIPS_SingleCycle, 1
instance = comp, \debnc|s_pulsedOut\, debnc|s_pulsedOut, MIPS_SingleCycle, 1
instance = comp, \debnc|s_pulsedOut~clkctrl\, debnc|s_pulsedOut~clkctrl, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[2]~30\, pcupdt|s_pc[2]~30, MIPS_SingleCycle, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[2]\, pcupdt|s_pc[2], MIPS_SingleCycle, 1
instance = comp, \SW[1]~input\, SW[1]~input, MIPS_SingleCycle, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, MIPS_SingleCycle, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[0]~31\, displ|s_count[0]~31, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[20]~33\, displ|s_count[20]~33, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[0]\, displ|s_count[0], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[1]~34\, displ|s_count[1]~34, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[1]\, displ|s_count[1], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[2]~36\, displ|s_count[2]~36, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[2]\, displ|s_count[2], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[3]~38\, displ|s_count[3]~38, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[3]\, displ|s_count[3], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[4]~40\, displ|s_count[4]~40, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[4]\, displ|s_count[4], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[5]~42\, displ|s_count[5]~42, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[5]\, displ|s_count[5], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[6]~44\, displ|s_count[6]~44, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[6]\, displ|s_count[6], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[7]~46\, displ|s_count[7]~46, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[7]\, displ|s_count[7], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[8]~48\, displ|s_count[8]~48, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[8]\, displ|s_count[8], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[9]~50\, displ|s_count[9]~50, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[9]\, displ|s_count[9], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[10]~52\, displ|s_count[10]~52, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[10]\, displ|s_count[10], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[11]~54\, displ|s_count[11]~54, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[11]\, displ|s_count[11], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[12]~56\, displ|s_count[12]~56, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[12]\, displ|s_count[12], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[13]~58\, displ|s_count[13]~58, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[13]\, displ|s_count[13], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[14]~60\, displ|s_count[14]~60, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[14]\, displ|s_count[14], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[15]~62\, displ|s_count[15]~62, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[15]\, displ|s_count[15], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[16]~64\, displ|s_count[16]~64, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[16]\, displ|s_count[16], MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~9\, displ|Equal1~9, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[17]~66\, displ|s_count[17]~66, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[17]\, displ|s_count[17], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[18]~68\, displ|s_count[18]~68, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[18]\, displ|s_count[18], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[19]~70\, displ|s_count[19]~70, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[19]\, displ|s_count[19], MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~8\, displ|Equal1~8, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[0]~31\, displ|s_repeatCount[0]~31, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[0]\, displ|s_repeatCount[0], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[1]~33\, displ|s_repeatCount[1]~33, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[1]\, displ|s_repeatCount[1], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[2]~35\, displ|s_repeatCount[2]~35, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[2]\, displ|s_repeatCount[2], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[3]~37\, displ|s_repeatCount[3]~37, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[3]\, displ|s_repeatCount[3], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[4]~39\, displ|s_repeatCount[4]~39, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[4]\, displ|s_repeatCount[4], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[5]~41\, displ|s_repeatCount[5]~41, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[5]\, displ|s_repeatCount[5], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[6]~43\, displ|s_repeatCount[6]~43, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[6]\, displ|s_repeatCount[6], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[7]~45\, displ|s_repeatCount[7]~45, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[7]\, displ|s_repeatCount[7], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[8]~47\, displ|s_repeatCount[8]~47, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[8]\, displ|s_repeatCount[8], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[9]~49\, displ|s_repeatCount[9]~49, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[9]\, displ|s_repeatCount[9], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[10]~51\, displ|s_repeatCount[10]~51, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[10]\, displ|s_repeatCount[10], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[11]~53\, displ|s_repeatCount[11]~53, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[11]\, displ|s_repeatCount[11], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[12]~55\, displ|s_repeatCount[12]~55, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[12]\, displ|s_repeatCount[12], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[13]~57\, displ|s_repeatCount[13]~57, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[13]\, displ|s_repeatCount[13], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[14]~59\, displ|s_repeatCount[14]~59, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[14]\, displ|s_repeatCount[14], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[15]~61\, displ|s_repeatCount[15]~61, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[15]\, displ|s_repeatCount[15], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[16]~63\, displ|s_repeatCount[16]~63, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[16]\, displ|s_repeatCount[16], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[17]~65\, displ|s_repeatCount[17]~65, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[17]\, displ|s_repeatCount[17], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[18]~67\, displ|s_repeatCount[18]~67, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[18]\, displ|s_repeatCount[18], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[19]~69\, displ|s_repeatCount[19]~69, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[19]\, displ|s_repeatCount[19], MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~5\, displ|s_thd[24]~5, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[20]~71\, displ|s_repeatCount[20]~71, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[20]\, displ|s_repeatCount[20], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[21]~73\, displ|s_repeatCount[21]~73, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[21]\, displ|s_repeatCount[21], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[22]~75\, displ|s_repeatCount[22]~75, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[22]\, displ|s_repeatCount[22], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[23]~77\, displ|s_repeatCount[23]~77, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[23]\, displ|s_repeatCount[23], MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~6\, displ|s_thd[24]~6, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~2\, displ|s_thd[24]~2, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~0\, displ|s_thd[24]~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~1\, displ|s_thd[24]~1, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~3\, displ|s_thd[24]~3, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~4\, displ|s_thd[24]~4, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[24]~79\, displ|s_repeatCount[24]~79, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[24]\, displ|s_repeatCount[24], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[25]~81\, displ|s_repeatCount[25]~81, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[25]\, displ|s_repeatCount[25], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[26]~83\, displ|s_repeatCount[26]~83, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[26]\, displ|s_repeatCount[26], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[27]~85\, displ|s_repeatCount[27]~85, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[27]\, displ|s_repeatCount[27], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[28]~87\, displ|s_repeatCount[28]~87, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[28]\, displ|s_repeatCount[28], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[29]~89\, displ|s_repeatCount[29]~89, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[29]\, displ|s_repeatCount[29], MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[30]~91\, displ|s_repeatCount[30]~91, MIPS_SingleCycle, 1
instance = comp, \displ|s_repeatCount[30]\, displ|s_repeatCount[30], MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~7\, displ|s_thd[24]~7, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~8\, displ|s_thd[24]~8, MIPS_SingleCycle, 1
instance = comp, \displ|s_thd[24]~9\, displ|s_thd[24]~9, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~10\, displ|Equal1~10, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[20]~72\, displ|s_count[20]~72, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[20]\, displ|s_count[20], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[21]~74\, displ|s_count[21]~74, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[21]\, displ|s_count[21], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[22]~76\, displ|s_count[22]~76, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[22]\, displ|s_count[22], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[23]~78\, displ|s_count[23]~78, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[23]\, displ|s_count[23], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[24]~80\, displ|s_count[24]~80, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[24]\, displ|s_count[24], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[25]~82\, displ|s_count[25]~82, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[25]\, displ|s_count[25], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[26]~84\, displ|s_count[26]~84, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[26]\, displ|s_count[26], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[27]~86\, displ|s_count[27]~86, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[27]\, displ|s_count[27], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[28]~88\, displ|s_count[28]~88, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[28]\, displ|s_count[28], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[29]~90\, displ|s_count[29]~90, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[29]\, displ|s_count[29], MIPS_SingleCycle, 1
instance = comp, \displ|s_count[30]~92\, displ|s_count[30]~92, MIPS_SingleCycle, 1
instance = comp, \displ|s_count[30]\, displ|s_count[30], MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~1\, displ|Equal1~1, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~3\, displ|Equal1~3, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~2\, displ|Equal1~2, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~0\, displ|Equal1~0, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~4\, displ|Equal1~4, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~5\, displ|Equal1~5, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~6\, displ|Equal1~6, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~7\, displ|Equal1~7, MIPS_SingleCycle, 1
instance = comp, \displ|Equal1~11\, displ|Equal1~11, MIPS_SingleCycle, 1
instance = comp, \displ|s_dec~0\, displ|s_dec~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_dec\, displ|s_dec, MIPS_SingleCycle, 1
instance = comp, \displ|s_inc~0\, displ|s_inc~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_inc\, displ|s_inc, MIPS_SingleCycle, 1
instance = comp, \displ|Decoder0~2\, displ|Decoder0~2, MIPS_SingleCycle, 1
instance = comp, \displ|Decoder0~4\, displ|Decoder0~4, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][3]\, displ|s_addrCounters[0][3], MIPS_SingleCycle, 1
instance = comp, \displ|Mux2~0\, displ|Mux2~0, MIPS_SingleCycle, 1
instance = comp, \displ|Decoder0~3\, displ|Decoder0~3, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~14\, displ|s_addrCounters~14, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][3]\, displ|s_addrCounters[3][3], MIPS_SingleCycle, 1
instance = comp, \displ|Decoder0~1\, displ|Decoder0~1, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~1\, displ|s_addrCounters~1, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][3]\, displ|s_addrCounters[1][3], MIPS_SingleCycle, 1
instance = comp, \displ|Mux40~0\, displ|Mux40~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux2~1\, displ|Mux2~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~0\, displ|Add0~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~11\, displ|s_addrCounters~11, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][0]\, displ|s_addrCounters[3][0], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~5\, displ|s_addrCounters~5, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][0]\, displ|s_addrCounters[1][0], MIPS_SingleCycle, 1
instance = comp, \displ|Mux5~0\, displ|Mux5~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][0]\, displ|s_addrCounters[0][0], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~7\, displ|s_addrCounters~7, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][0]\, displ|s_addrCounters[2][0], MIPS_SingleCycle, 1
instance = comp, \displ|Mux5~1\, displ|Mux5~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~2\, displ|Add0~2, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~6\, displ|s_addrCounters~6, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][1]\, displ|s_addrCounters[2][1], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][1]\, displ|s_addrCounters[0][1], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~4\, displ|s_addrCounters~4, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][1]\, displ|s_addrCounters[1][1], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~12\, displ|s_addrCounters~12, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][1]\, displ|s_addrCounters[3][1], MIPS_SingleCycle, 1
instance = comp, \displ|Mux4~0\, displ|Mux4~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux4~1\, displ|Mux4~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~4\, displ|Add0~4, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~0\, displ|s_addrCounters~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][2]\, displ|s_addrCounters[1][2], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~13\, displ|s_addrCounters~13, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][2]\, displ|s_addrCounters[3][2], MIPS_SingleCycle, 1
instance = comp, \displ|Mux3~0\, displ|Mux3~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][2]\, displ|s_addrCounters[0][2], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~9\, displ|s_addrCounters~9, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][2]\, displ|s_addrCounters[2][2], MIPS_SingleCycle, 1
instance = comp, \displ|Mux3~1\, displ|Mux3~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~6\, displ|Add0~6, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~8\, displ|s_addrCounters~8, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][3]\, displ|s_addrCounters[2][3], MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|Equal0~0\, banco_reg|debug_mem|Equal0~0, MIPS_SingleCycle, 1
instance = comp, \SW[3]~input\, SW[3]~input, MIPS_SingleCycle, 1
instance = comp, \SW[4]~input\, SW[4]~input, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[3]~32\, pcupdt|s_pc[3]~32, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[3]\, pcupdt|s_pc[3], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[4]~34\, pcupdt|s_pc[4]~34, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[4]\, pcupdt|s_pc[4], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[5]~36\, pcupdt|s_pc[5]~36, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[5]\, pcupdt|s_pc[5], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[6]~38\, pcupdt|s_pc[6]~38, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[6]\, pcupdt|s_pc[6], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[7]~40\, pcupdt|s_pc[7]~40, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[7]\, pcupdt|s_pc[7], MIPS_SingleCycle, 1
instance = comp, \instmem|Mux4~0\, instmem|Mux4~0, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux5~0\, instmem|Mux5~0, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux4~1\, instmem|Mux4~1, MIPS_SingleCycle, 1
instance = comp, \SW[6]~input\, SW[6]~input, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux7~0\, instmem|Mux7~0, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux7~1\, instmem|Mux7~1, MIPS_SingleCycle, 1
instance = comp, \SW[7]~input\, SW[7]~input, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1074\, banco_reg|rs_mem|s_memory~1074, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~296\, banco_reg|rs_mem|s_memory~296, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1075\, banco_reg|rs_mem|s_memory~1075, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~328\, banco_reg|rs_mem|s_memory~328, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[2]~101\, banco_reg|rs_mem|readData[2]~101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[2]~102\, banco_reg|rs_mem|readData[2]~102, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~72feeder\, banco_reg|rs_mem|s_memory~72feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1073\, banco_reg|rs_mem|s_memory~1073, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~72\, banco_reg|rs_mem|s_memory~72, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1072\, banco_reg|rs_mem|s_memory~1072, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~40\, banco_reg|rs_mem|s_memory~40, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux4~2\, instmem|Mux4~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[2]~100\, banco_reg|rs_mem|readData[2]~100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[2]~103\, banco_reg|rs_mem|readData[2]~103, MIPS_SingleCycle, 1
instance = comp, \ALU|Equal0~0\, ALU|Equal0~0, MIPS_SingleCycle, 1
instance = comp, \SW[5]~input\, SW[5]~input, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[2]~84\, MUX2|y[2]~84, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[0]~80\, MUX2|y[0]~80, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~296\, banco_reg|rt_mem|s_memory~296, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1141\, banco_reg|rt_mem|s_memory~1141, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~328\, banco_reg|rt_mem|s_memory~328, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~72feeder\, banco_reg|rt_mem|s_memory~72feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~72\, banco_reg|rt_mem|s_memory~72, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~40\, banco_reg|rt_mem|s_memory~40, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1142\, banco_reg|rt_mem|s_memory~1142, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1143\, banco_reg|rt_mem|s_memory~1143, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~61\, ALU|Add0|auto_generated|_~61, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~71feeder\, banco_reg|rs_mem|s_memory~71feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~71\, banco_reg|rs_mem|s_memory~71, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~295\, banco_reg|rs_mem|s_memory~295, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[1]~104\, banco_reg|rs_mem|readData[1]~104, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[1]~105\, banco_reg|rs_mem|readData[1]~105, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[0]~82\, MUX2|y[0]~82, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~326feeder\, banco_reg|rt_mem|s_memory~326feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~326\, banco_reg|rt_mem|s_memory~326, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~294feeder\, banco_reg|rt_mem|s_memory~294feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~294\, banco_reg|rt_mem|s_memory~294, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1064\, banco_reg|rt_mem|s_memory~1064, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~38feeder\, banco_reg|rt_mem|s_memory~38feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~38\, banco_reg|rt_mem|s_memory~38, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~70\, banco_reg|rt_mem|s_memory~70, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1146\, banco_reg|rt_mem|s_memory~1146, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1147\, banco_reg|rt_mem|s_memory~1147, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~60\, ALU|Add0|auto_generated|_~60, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[0]~1\, ALU|Add0|auto_generated|result_int[0]~1, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[1]~2\, ALU|Add0|auto_generated|result_int[1]~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~101\, banco_reg|rt_mem|s_memory~101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~357\, banco_reg|rt_mem|s_memory~357, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~325feeder\, banco_reg|rt_mem|s_memory~325feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~325\, banco_reg|rt_mem|s_memory~325, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~69\, banco_reg|rt_mem|s_memory~69, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1062\, banco_reg|rt_mem|s_memory~1062, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1063\, banco_reg|rt_mem|s_memory~1063, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~91\, ALU|Add0|auto_generated|_~91, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~324feeder\, banco_reg|rs_mem|s_memory~324feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~324\, banco_reg|rs_mem|s_memory~324, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~68\, banco_reg|rs_mem|s_memory~68, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[30]~5\, banco_reg|rs_mem|readData[30]~5, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~100\, banco_reg|rs_mem|s_memory~100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~356\, banco_reg|rs_mem|s_memory~356, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[30]~3\, banco_reg|rs_mem|readData[30]~3, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[30]~4\, banco_reg|rs_mem|readData[30]~4, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[30]~6\, banco_reg|rs_mem|readData[30]~6, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~67\, banco_reg|rt_mem|s_memory~67, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~99\, banco_reg|rt_mem|s_memory~99, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1069\, banco_reg|rt_mem|s_memory~1069, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~323feeder\, banco_reg|rt_mem|s_memory~323feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~323\, banco_reg|rt_mem|s_memory~323, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1068\, banco_reg|rt_mem|s_memory~1068, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~355\, banco_reg|rt_mem|s_memory~355, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1070\, banco_reg|rt_mem|s_memory~1070, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~89\, ALU|Add0|auto_generated|_~89, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~98\, banco_reg|rs_mem|s_memory~98, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~354\, banco_reg|rs_mem|s_memory~354, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[28]~11\, banco_reg|rs_mem|readData[28]~11, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[28]~12\, banco_reg|rs_mem|readData[28]~12, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~322\, banco_reg|rs_mem|s_memory~322, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~66\, banco_reg|rs_mem|s_memory~66, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[28]~13\, banco_reg|rs_mem|readData[28]~13, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[28]~14\, banco_reg|rs_mem|readData[28]~14, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~353feeder\, banco_reg|rt_mem|s_memory~353feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~353\, banco_reg|rt_mem|s_memory~353, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~97\, banco_reg|rt_mem|s_memory~97, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1074\, banco_reg|rt_mem|s_memory~1074, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~321feeder\, banco_reg|rt_mem|s_memory~321feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~321\, banco_reg|rt_mem|s_memory~321, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~65\, banco_reg|rt_mem|s_memory~65, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1073\, banco_reg|rt_mem|s_memory~1073, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1075\, banco_reg|rt_mem|s_memory~1075, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~87\, ALU|Add0|auto_generated|_~87, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~320\, banco_reg|rt_mem|s_memory~320, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1076\, banco_reg|rt_mem|s_memory~1076, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~352\, banco_reg|rt_mem|s_memory~352, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~96\, banco_reg|rt_mem|s_memory~96, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~64\, banco_reg|rt_mem|s_memory~64, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1077\, banco_reg|rt_mem|s_memory~1077, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1078\, banco_reg|rt_mem|s_memory~1078, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~86\, ALU|Add0|auto_generated|_~86, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~63feeder\, banco_reg|rs_mem|s_memory~63feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~63\, banco_reg|rs_mem|s_memory~63, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~319\, banco_reg|rs_mem|s_memory~319, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[25]~25\, banco_reg|rs_mem|readData[25]~25, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~95\, banco_reg|rs_mem|s_memory~95, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~351\, banco_reg|rs_mem|s_memory~351, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[25]~23\, banco_reg|rs_mem|readData[25]~23, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[25]~24\, banco_reg|rs_mem|readData[25]~24, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[25]~26\, banco_reg|rs_mem|readData[25]~26, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~62feeder\, banco_reg|rs_mem|s_memory~62feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~62\, banco_reg|rs_mem|s_memory~62, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~318\, banco_reg|rs_mem|s_memory~318, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[24]~29\, banco_reg|rs_mem|readData[24]~29, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~350\, banco_reg|rs_mem|s_memory~350, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~94\, banco_reg|rs_mem|s_memory~94, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[24]~27\, banco_reg|rs_mem|readData[24]~27, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[24]~28\, banco_reg|rs_mem|readData[24]~28, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[24]~30\, banco_reg|rs_mem|readData[24]~30, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~61feeder\, banco_reg|rs_mem|s_memory~61feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~61\, banco_reg|rs_mem|s_memory~61, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~317\, banco_reg|rs_mem|s_memory~317, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[23]~33\, banco_reg|rs_mem|readData[23]~33, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~93\, banco_reg|rs_mem|s_memory~93, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~349\, banco_reg|rs_mem|s_memory~349, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[23]~31\, banco_reg|rs_mem|readData[23]~31, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[23]~32\, banco_reg|rs_mem|readData[23]~32, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[23]~34\, banco_reg|rs_mem|readData[23]~34, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~92\, banco_reg|rs_mem|s_memory~92, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~348\, banco_reg|rs_mem|s_memory~348, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[22]~35\, banco_reg|rs_mem|readData[22]~35, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[22]~36\, banco_reg|rs_mem|readData[22]~36, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~60feeder\, banco_reg|rs_mem|s_memory~60feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~60\, banco_reg|rs_mem|s_memory~60, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~316\, banco_reg|rs_mem|s_memory~316, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[22]~37\, banco_reg|rs_mem|readData[22]~37, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[22]~38\, banco_reg|rs_mem|readData[22]~38, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~59\, banco_reg|rs_mem|s_memory~59, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~315\, banco_reg|rs_mem|s_memory~315, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[21]~41\, banco_reg|rs_mem|readData[21]~41, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~91\, banco_reg|rs_mem|s_memory~91, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~347\, banco_reg|rs_mem|s_memory~347, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[21]~39\, banco_reg|rs_mem|readData[21]~39, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[21]~40\, banco_reg|rs_mem|readData[21]~40, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[21]~42\, banco_reg|rs_mem|readData[21]~42, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~314\, banco_reg|rs_mem|s_memory~314, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~58feeder\, banco_reg|rs_mem|s_memory~58feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~58\, banco_reg|rs_mem|s_memory~58, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[20]~45\, banco_reg|rs_mem|readData[20]~45, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~90\, banco_reg|rs_mem|s_memory~90, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~346\, banco_reg|rs_mem|s_memory~346, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[20]~43\, banco_reg|rs_mem|readData[20]~43, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[20]~44\, banco_reg|rs_mem|readData[20]~44, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[20]~46\, banco_reg|rs_mem|readData[20]~46, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~313\, banco_reg|rs_mem|s_memory~313, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~57feeder\, banco_reg|rs_mem|s_memory~57feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~57\, banco_reg|rs_mem|s_memory~57, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[19]~49\, banco_reg|rs_mem|readData[19]~49, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~89feeder\, banco_reg|rs_mem|s_memory~89feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~89\, banco_reg|rs_mem|s_memory~89, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~345\, banco_reg|rs_mem|s_memory~345, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[19]~47\, banco_reg|rs_mem|readData[19]~47, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[19]~48\, banco_reg|rs_mem|readData[19]~48, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[19]~50\, banco_reg|rs_mem|readData[19]~50, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~312\, banco_reg|rs_mem|s_memory~312, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~56feeder\, banco_reg|rs_mem|s_memory~56feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~56\, banco_reg|rs_mem|s_memory~56, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[18]~53\, banco_reg|rs_mem|readData[18]~53, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~88\, banco_reg|rs_mem|s_memory~88, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~344\, banco_reg|rs_mem|s_memory~344, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[18]~51\, banco_reg|rs_mem|readData[18]~51, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[18]~52\, banco_reg|rs_mem|readData[18]~52, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[18]~54\, banco_reg|rs_mem|readData[18]~54, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~87\, banco_reg|rs_mem|s_memory~87, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~343\, banco_reg|rs_mem|s_memory~343, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[17]~55\, banco_reg|rs_mem|readData[17]~55, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[17]~56\, banco_reg|rs_mem|readData[17]~56, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~55\, banco_reg|rs_mem|s_memory~55, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~311\, banco_reg|rs_mem|s_memory~311, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[17]~57\, banco_reg|rs_mem|readData[17]~57, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[17]~58\, banco_reg|rs_mem|readData[17]~58, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~86\, banco_reg|rt_mem|s_memory~86, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~342\, banco_reg|rt_mem|s_memory~342, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~54feeder\, banco_reg|rt_mem|s_memory~54feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~54\, banco_reg|rt_mem|s_memory~54, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~310\, banco_reg|rt_mem|s_memory~310, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1103\, banco_reg|rt_mem|s_memory~1103, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1104\, banco_reg|rt_mem|s_memory~1104, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~76\, ALU|Add0|auto_generated|_~76, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~309\, banco_reg|rs_mem|s_memory~309, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~341\, banco_reg|rs_mem|s_memory~341, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[15]~60\, banco_reg|rs_mem|readData[15]~60, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[15]~61\, banco_reg|rs_mem|readData[15]~61, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~53feeder\, banco_reg|rs_mem|s_memory~53feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~53\, banco_reg|rs_mem|s_memory~53, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~85\, banco_reg|rs_mem|s_memory~85, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[15]~62\, banco_reg|rs_mem|readData[15]~62, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[15]~63\, banco_reg|rs_mem|readData[15]~63, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~84\, banco_reg|rs_mem|s_memory~84, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~52\, banco_reg|rs_mem|s_memory~52, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[14]~66\, banco_reg|rs_mem|readData[14]~66, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~308\, banco_reg|rs_mem|s_memory~308, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~340\, banco_reg|rs_mem|s_memory~340, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[14]~64\, banco_reg|rs_mem|readData[14]~64, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[14]~65\, banco_reg|rs_mem|readData[14]~65, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[14]~67\, banco_reg|rs_mem|readData[14]~67, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~83feeder\, banco_reg|rt_mem|s_memory~83feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~83\, banco_reg|rt_mem|s_memory~83, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~339\, banco_reg|rt_mem|s_memory~339, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~307feeder\, banco_reg|rt_mem|s_memory~307feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~307\, banco_reg|rt_mem|s_memory~307, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~51\, banco_reg|rt_mem|s_memory~51, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1111\, banco_reg|rt_mem|s_memory~1111, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1112\, banco_reg|rt_mem|s_memory~1112, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~73\, ALU|Add0|auto_generated|_~73, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~306\, banco_reg|rs_mem|s_memory~306, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~338\, banco_reg|rs_mem|s_memory~338, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[12]~69\, banco_reg|rs_mem|readData[12]~69, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[12]~70\, banco_reg|rs_mem|readData[12]~70, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~50feeder\, banco_reg|rs_mem|s_memory~50feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~50\, banco_reg|rs_mem|s_memory~50, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~82\, banco_reg|rs_mem|s_memory~82, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[12]~71\, banco_reg|rs_mem|readData[12]~71, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[12]~72\, banco_reg|rs_mem|readData[12]~72, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~81feeder\, banco_reg|rs_mem|s_memory~81feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~81\, banco_reg|rs_mem|s_memory~81, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~49\, banco_reg|rs_mem|s_memory~49, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[11]~75\, banco_reg|rs_mem|readData[11]~75, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~305\, banco_reg|rs_mem|s_memory~305, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~337\, banco_reg|rs_mem|s_memory~337, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[11]~73\, banco_reg|rs_mem|readData[11]~73, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[11]~74\, banco_reg|rs_mem|readData[11]~74, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[11]~76\, banco_reg|rs_mem|readData[11]~76, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~80\, banco_reg|rt_mem|s_memory~80, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~336\, banco_reg|rt_mem|s_memory~336, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~304feeder\, banco_reg|rt_mem|s_memory~304feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~304\, banco_reg|rt_mem|s_memory~304, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~48\, banco_reg|rt_mem|s_memory~48, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1119\, banco_reg|rt_mem|s_memory~1119, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1120\, banco_reg|rt_mem|s_memory~1120, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~70\, ALU|Add0|auto_generated|_~70, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~335\, banco_reg|rt_mem|s_memory~335, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~79\, banco_reg|rt_mem|s_memory~79, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1122\, banco_reg|rt_mem|s_memory~1122, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~303\, banco_reg|rt_mem|s_memory~303, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~47\, banco_reg|rt_mem|s_memory~47, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1121\, banco_reg|rt_mem|s_memory~1121, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1123\, banco_reg|rt_mem|s_memory~1123, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~69\, ALU|Add0|auto_generated|_~69, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~302\, banco_reg|rt_mem|s_memory~302, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1124\, banco_reg|rt_mem|s_memory~1124, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~334\, banco_reg|rt_mem|s_memory~334, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~46feeder\, banco_reg|rt_mem|s_memory~46feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~46\, banco_reg|rt_mem|s_memory~46, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~78\, banco_reg|rt_mem|s_memory~78, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1125\, banco_reg|rt_mem|s_memory~1125, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1126\, banco_reg|rt_mem|s_memory~1126, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~68\, ALU|Add0|auto_generated|_~68, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~77feeder\, banco_reg|rt_mem|s_memory~77feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~77\, banco_reg|rt_mem|s_memory~77, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~333\, banco_reg|rt_mem|s_memory~333, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~301feeder\, banco_reg|rt_mem|s_memory~301feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~301\, banco_reg|rt_mem|s_memory~301, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~45\, banco_reg|rt_mem|s_memory~45, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1127\, banco_reg|rt_mem|s_memory~1127, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1128\, banco_reg|rt_mem|s_memory~1128, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~67\, ALU|Add0|auto_generated|_~67, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1129\, banco_reg|rt_mem|s_memory~1129, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~300feeder\, banco_reg|rs_mem|s_memory~300feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~300\, banco_reg|rs_mem|s_memory~300, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~332\, banco_reg|rs_mem|s_memory~332, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[6]~88\, banco_reg|rs_mem|readData[6]~88, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[6]~89\, banco_reg|rs_mem|readData[6]~89, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~76\, banco_reg|rs_mem|s_memory~76, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~44\, banco_reg|rs_mem|s_memory~44, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[6]~87\, banco_reg|rs_mem|readData[6]~87, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[6]~90\, banco_reg|rs_mem|readData[6]~90, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~299\, banco_reg|rt_mem|s_memory~299, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1133\, banco_reg|rt_mem|s_memory~1133, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~331\, banco_reg|rt_mem|s_memory~331, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~75feeder\, banco_reg|rt_mem|s_memory~75feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~75\, banco_reg|rt_mem|s_memory~75, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~43\, banco_reg|rt_mem|s_memory~43, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1134\, banco_reg|rt_mem|s_memory~1134, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1135\, banco_reg|rt_mem|s_memory~1135, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~65\, ALU|Add0|auto_generated|_~65, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~74feeder\, banco_reg|rt_mem|s_memory~74feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~74\, banco_reg|rt_mem|s_memory~74, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~330\, banco_reg|rt_mem|s_memory~330, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~298feeder\, banco_reg|rt_mem|s_memory~298feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~298\, banco_reg|rt_mem|s_memory~298, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~42\, banco_reg|rt_mem|s_memory~42, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1136\, banco_reg|rt_mem|s_memory~1136, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1137\, banco_reg|rt_mem|s_memory~1137, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~64\, ALU|Add0|auto_generated|_~64, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~73feeder\, banco_reg|rt_mem|s_memory~73feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~73\, banco_reg|rt_mem|s_memory~73, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~41\, banco_reg|rt_mem|s_memory~41, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1138\, banco_reg|rt_mem|s_memory~1138, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~329\, banco_reg|rt_mem|s_memory~329, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~297\, banco_reg|rt_mem|s_memory~297, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1139\, banco_reg|rt_mem|s_memory~1139, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1140\, banco_reg|rt_mem|s_memory~1140, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~63\, ALU|Add0|auto_generated|_~63, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[3]~6\, ALU|Add0|auto_generated|result_int[3]~6, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[4]~8\, ALU|Add0|auto_generated|result_int[4]~8, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux28~2\, ALU|Mux28~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~297feeder\, banco_reg|rs_mem|s_memory~297feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~297\, banco_reg|rs_mem|s_memory~297, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~329\, banco_reg|rs_mem|s_memory~329, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[3]~97\, banco_reg|rs_mem|readData[3]~97, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[3]~98\, banco_reg|rs_mem|readData[3]~98, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~73feeder\, banco_reg|rs_mem|s_memory~73feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~73\, banco_reg|rs_mem|s_memory~73, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~41\, banco_reg|rs_mem|s_memory~41, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[3]~96\, banco_reg|rs_mem|readData[3]~96, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[3]~99\, banco_reg|rs_mem|readData[3]~99, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[5]~10\, ALU|Add0|auto_generated|result_int[5]~10, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux27~2\, ALU|Mux27~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~330feeder\, banco_reg|rs_mem|s_memory~330feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~330\, banco_reg|rs_mem|s_memory~330, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~74\, banco_reg|rs_mem|s_memory~74, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~298feeder\, banco_reg|rs_mem|s_memory~298feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~298\, banco_reg|rs_mem|s_memory~298, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~42\, banco_reg|rs_mem|s_memory~42, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1070\, banco_reg|rs_mem|s_memory~1070, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1071\, banco_reg|rs_mem|s_memory~1071, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[4]~95\, banco_reg|rs_mem|readData[4]~95, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[6]~12\, ALU|Add0|auto_generated|result_int[6]~12, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux26~2\, ALU|Mux26~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~331\, banco_reg|rs_mem|s_memory~331, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~299\, banco_reg|rs_mem|s_memory~299, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[5]~92\, banco_reg|rs_mem|readData[5]~92, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[5]~93\, banco_reg|rs_mem|readData[5]~93, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~75\, banco_reg|rs_mem|s_memory~75, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~43\, banco_reg|rs_mem|s_memory~43, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[5]~91\, banco_reg|rs_mem|readData[5]~91, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[5]~94\, banco_reg|rs_mem|readData[5]~94, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[7]~14\, ALU|Add0|auto_generated|result_int[7]~14, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux25~2\, ALU|Mux25~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~300\, banco_reg|rt_mem|s_memory~300, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~332\, banco_reg|rt_mem|s_memory~332, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1130\, banco_reg|rt_mem|s_memory~1130, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~44\, banco_reg|rt_mem|s_memory~44, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~76feeder\, banco_reg|rt_mem|s_memory~76feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~76\, banco_reg|rt_mem|s_memory~76, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1131\, banco_reg|rt_mem|s_memory~1131, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1132\, banco_reg|rt_mem|s_memory~1132, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~66\, ALU|Add0|auto_generated|_~66, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[8]~16\, ALU|Add0|auto_generated|result_int[8]~16, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux24~2\, ALU|Mux24~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~77feeder\, banco_reg|rs_mem|s_memory~77feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~77\, banco_reg|rs_mem|s_memory~77, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~333\, banco_reg|rs_mem|s_memory~333, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~45feeder\, banco_reg|rs_mem|s_memory~45feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~45\, banco_reg|rs_mem|s_memory~45, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~301\, banco_reg|rs_mem|s_memory~301, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1068\, banco_reg|rs_mem|s_memory~1068, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1069\, banco_reg|rs_mem|s_memory~1069, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[7]~86\, banco_reg|rs_mem|readData[7]~86, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[9]~18\, ALU|Add0|auto_generated|result_int[9]~18, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux23~2\, ALU|Mux23~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~302\, banco_reg|rs_mem|s_memory~302, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~334\, banco_reg|rs_mem|s_memory~334, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[8]~82\, banco_reg|rs_mem|readData[8]~82, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[8]~83\, banco_reg|rs_mem|readData[8]~83, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~78feeder\, banco_reg|rs_mem|s_memory~78feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~78\, banco_reg|rs_mem|s_memory~78, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~46\, banco_reg|rs_mem|s_memory~46, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[8]~84\, banco_reg|rs_mem|readData[8]~84, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[8]~85\, banco_reg|rs_mem|readData[8]~85, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[10]~20\, ALU|Add0|auto_generated|result_int[10]~20, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux22~2\, ALU|Mux22~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~303\, banco_reg|rs_mem|s_memory~303, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~335\, banco_reg|rs_mem|s_memory~335, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[9]~78\, banco_reg|rs_mem|readData[9]~78, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[9]~79\, banco_reg|rs_mem|readData[9]~79, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~47feeder\, banco_reg|rs_mem|s_memory~47feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~47\, banco_reg|rs_mem|s_memory~47, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~79\, banco_reg|rs_mem|s_memory~79, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[9]~80\, banco_reg|rs_mem|readData[9]~80, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[9]~81\, banco_reg|rs_mem|readData[9]~81, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[11]~22\, ALU|Add0|auto_generated|result_int[11]~22, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux21~2\, ALU|Mux21~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~336\, banco_reg|rs_mem|s_memory~336, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~304\, banco_reg|rs_mem|s_memory~304, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~80feeder\, banco_reg|rs_mem|s_memory~80feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~80\, banco_reg|rs_mem|s_memory~80, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~48\, banco_reg|rs_mem|s_memory~48, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1066\, banco_reg|rs_mem|s_memory~1066, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1067\, banco_reg|rs_mem|s_memory~1067, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[10]~77\, banco_reg|rs_mem|readData[10]~77, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[12]~24\, ALU|Add0|auto_generated|result_int[12]~24, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux20~2\, ALU|Mux20~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~305\, banco_reg|rt_mem|s_memory~305, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1116\, banco_reg|rt_mem|s_memory~1116, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~337\, banco_reg|rt_mem|s_memory~337, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~81feeder\, banco_reg|rt_mem|s_memory~81feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~81\, banco_reg|rt_mem|s_memory~81, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~49\, banco_reg|rt_mem|s_memory~49, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1117\, banco_reg|rt_mem|s_memory~1117, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1118\, banco_reg|rt_mem|s_memory~1118, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~71\, ALU|Add0|auto_generated|_~71, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[13]~26\, ALU|Add0|auto_generated|result_int[13]~26, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux19~2\, ALU|Mux19~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~306feeder\, banco_reg|rt_mem|s_memory~306feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~306\, banco_reg|rt_mem|s_memory~306, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~50\, banco_reg|rt_mem|s_memory~50, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1113\, banco_reg|rt_mem|s_memory~1113, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~338feeder\, banco_reg|rt_mem|s_memory~338feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~338\, banco_reg|rt_mem|s_memory~338, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~82\, banco_reg|rt_mem|s_memory~82, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1114\, banco_reg|rt_mem|s_memory~1114, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1115\, banco_reg|rt_mem|s_memory~1115, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~72\, ALU|Add0|auto_generated|_~72, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[14]~28\, ALU|Add0|auto_generated|result_int[14]~28, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux18~2\, ALU|Mux18~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~83\, banco_reg|rs_mem|s_memory~83, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~51feeder\, banco_reg|rs_mem|s_memory~51feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~51\, banco_reg|rs_mem|s_memory~51, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1064\, banco_reg|rs_mem|s_memory~1064, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~307\, banco_reg|rs_mem|s_memory~307, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~339\, banco_reg|rs_mem|s_memory~339, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1065\, banco_reg|rs_mem|s_memory~1065, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[13]~68\, banco_reg|rs_mem|readData[13]~68, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[15]~30\, ALU|Add0|auto_generated|result_int[15]~30, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux17~2\, ALU|Mux17~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~308\, banco_reg|rt_mem|s_memory~308, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1108\, banco_reg|rt_mem|s_memory~1108, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~340\, banco_reg|rt_mem|s_memory~340, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~84\, banco_reg|rt_mem|s_memory~84, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~52\, banco_reg|rt_mem|s_memory~52, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1109\, banco_reg|rt_mem|s_memory~1109, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1110\, banco_reg|rt_mem|s_memory~1110, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~74\, ALU|Add0|auto_generated|_~74, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[16]~32\, ALU|Add0|auto_generated|result_int[16]~32, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux16~2\, ALU|Mux16~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~341feeder\, banco_reg|rt_mem|s_memory~341feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~341\, banco_reg|rt_mem|s_memory~341, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~85\, banco_reg|rt_mem|s_memory~85, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1106\, banco_reg|rt_mem|s_memory~1106, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~309feeder\, banco_reg|rt_mem|s_memory~309feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~309\, banco_reg|rt_mem|s_memory~309, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~53\, banco_reg|rt_mem|s_memory~53, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1105\, banco_reg|rt_mem|s_memory~1105, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1107\, banco_reg|rt_mem|s_memory~1107, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~75\, ALU|Add0|auto_generated|_~75, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[17]~34\, ALU|Add0|auto_generated|result_int[17]~34, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux15~2\, ALU|Mux15~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~342feeder\, banco_reg|rs_mem|s_memory~342feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~342\, banco_reg|rs_mem|s_memory~342, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~310\, banco_reg|rs_mem|s_memory~310, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~86feeder\, banco_reg|rs_mem|s_memory~86feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~86\, banco_reg|rs_mem|s_memory~86, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~54\, banco_reg|rs_mem|s_memory~54, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1062\, banco_reg|rs_mem|s_memory~1062, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~1063\, banco_reg|rs_mem|s_memory~1063, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[16]~59\, banco_reg|rs_mem|readData[16]~59, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[18]~36\, ALU|Add0|auto_generated|result_int[18]~36, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux14~2\, ALU|Mux14~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~311\, banco_reg|rt_mem|s_memory~311, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1100\, banco_reg|rt_mem|s_memory~1100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~343\, banco_reg|rt_mem|s_memory~343, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~55feeder\, banco_reg|rt_mem|s_memory~55feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~55\, banco_reg|rt_mem|s_memory~55, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~87feeder\, banco_reg|rt_mem|s_memory~87feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~87\, banco_reg|rt_mem|s_memory~87, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1101\, banco_reg|rt_mem|s_memory~1101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1102\, banco_reg|rt_mem|s_memory~1102, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~77\, ALU|Add0|auto_generated|_~77, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[19]~38\, ALU|Add0|auto_generated|result_int[19]~38, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux13~2\, ALU|Mux13~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~344feeder\, banco_reg|rt_mem|s_memory~344feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~344\, banco_reg|rt_mem|s_memory~344, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~88\, banco_reg|rt_mem|s_memory~88, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1098\, banco_reg|rt_mem|s_memory~1098, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~312feeder\, banco_reg|rt_mem|s_memory~312feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~312\, banco_reg|rt_mem|s_memory~312, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~56\, banco_reg|rt_mem|s_memory~56, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1097\, banco_reg|rt_mem|s_memory~1097, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1099\, banco_reg|rt_mem|s_memory~1099, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~78\, ALU|Add0|auto_generated|_~78, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[20]~40\, ALU|Add0|auto_generated|result_int[20]~40, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux12~2\, ALU|Mux12~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~89feeder\, banco_reg|rt_mem|s_memory~89feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~89\, banco_reg|rt_mem|s_memory~89, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~345\, banco_reg|rt_mem|s_memory~345, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~313\, banco_reg|rt_mem|s_memory~313, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~57feeder\, banco_reg|rt_mem|s_memory~57feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~57\, banco_reg|rt_mem|s_memory~57, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1095\, banco_reg|rt_mem|s_memory~1095, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1096\, banco_reg|rt_mem|s_memory~1096, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~79\, ALU|Add0|auto_generated|_~79, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[21]~42\, ALU|Add0|auto_generated|result_int[21]~42, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux11~2\, ALU|Mux11~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~90feeder\, banco_reg|rt_mem|s_memory~90feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~90\, banco_reg|rt_mem|s_memory~90, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~58\, banco_reg|rt_mem|s_memory~58, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1093\, banco_reg|rt_mem|s_memory~1093, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~346\, banco_reg|rt_mem|s_memory~346, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~314\, banco_reg|rt_mem|s_memory~314, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1092\, banco_reg|rt_mem|s_memory~1092, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1094\, banco_reg|rt_mem|s_memory~1094, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~80\, ALU|Add0|auto_generated|_~80, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[22]~44\, ALU|Add0|auto_generated|result_int[22]~44, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux10~2\, ALU|Mux10~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~347feeder\, banco_reg|rt_mem|s_memory~347feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~347\, banco_reg|rt_mem|s_memory~347, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~91\, banco_reg|rt_mem|s_memory~91, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1090\, banco_reg|rt_mem|s_memory~1090, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~315feeder\, banco_reg|rt_mem|s_memory~315feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~315\, banco_reg|rt_mem|s_memory~315, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~59\, banco_reg|rt_mem|s_memory~59, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1089\, banco_reg|rt_mem|s_memory~1089, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1091\, banco_reg|rt_mem|s_memory~1091, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~81\, ALU|Add0|auto_generated|_~81, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[23]~46\, ALU|Add0|auto_generated|result_int[23]~46, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux9~2\, ALU|Mux9~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~92\, banco_reg|rt_mem|s_memory~92, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~348\, banco_reg|rt_mem|s_memory~348, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~316feeder\, banco_reg|rt_mem|s_memory~316feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~316\, banco_reg|rt_mem|s_memory~316, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~60feeder\, banco_reg|rt_mem|s_memory~60feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~60\, banco_reg|rt_mem|s_memory~60, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1087\, banco_reg|rt_mem|s_memory~1087, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1088\, banco_reg|rt_mem|s_memory~1088, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~82\, ALU|Add0|auto_generated|_~82, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[24]~48\, ALU|Add0|auto_generated|result_int[24]~48, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux8~2\, ALU|Mux8~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~317\, banco_reg|rt_mem|s_memory~317, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1084\, banco_reg|rt_mem|s_memory~1084, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~349\, banco_reg|rt_mem|s_memory~349, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~93\, banco_reg|rt_mem|s_memory~93, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~61\, banco_reg|rt_mem|s_memory~61, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1085\, banco_reg|rt_mem|s_memory~1085, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1086\, banco_reg|rt_mem|s_memory~1086, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~83\, ALU|Add0|auto_generated|_~83, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[25]~50\, ALU|Add0|auto_generated|result_int[25]~50, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux7~2\, ALU|Mux7~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~318\, banco_reg|rt_mem|s_memory~318, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~62\, banco_reg|rt_mem|s_memory~62, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1081\, banco_reg|rt_mem|s_memory~1081, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~350feeder\, banco_reg|rt_mem|s_memory~350feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~350\, banco_reg|rt_mem|s_memory~350, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~94\, banco_reg|rt_mem|s_memory~94, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1082\, banco_reg|rt_mem|s_memory~1082, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1083\, banco_reg|rt_mem|s_memory~1083, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~84\, ALU|Add0|auto_generated|_~84, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[26]~52\, ALU|Add0|auto_generated|result_int[26]~52, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux6~2\, ALU|Mux6~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~95\, banco_reg|rt_mem|s_memory~95, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~351\, banco_reg|rt_mem|s_memory~351, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~319feeder\, banco_reg|rt_mem|s_memory~319feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~319\, banco_reg|rt_mem|s_memory~319, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~63\, banco_reg|rt_mem|s_memory~63, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1079\, banco_reg|rt_mem|s_memory~1079, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1080\, banco_reg|rt_mem|s_memory~1080, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~85\, ALU|Add0|auto_generated|_~85, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[27]~54\, ALU|Add0|auto_generated|result_int[27]~54, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux5~2\, ALU|Mux5~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~320feeder\, banco_reg|rs_mem|s_memory~320feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~320\, banco_reg|rs_mem|s_memory~320, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~64\, banco_reg|rs_mem|s_memory~64, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[26]~21\, banco_reg|rs_mem|readData[26]~21, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~96\, banco_reg|rs_mem|s_memory~96, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~352\, banco_reg|rs_mem|s_memory~352, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[26]~19\, banco_reg|rs_mem|readData[26]~19, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[26]~20\, banco_reg|rs_mem|readData[26]~20, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[26]~22\, banco_reg|rs_mem|readData[26]~22, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[28]~56\, ALU|Add0|auto_generated|result_int[28]~56, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux4~2\, ALU|Mux4~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~97feeder\, banco_reg|rs_mem|s_memory~97feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~97\, banco_reg|rs_mem|s_memory~97, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~353feeder\, banco_reg|rs_mem|s_memory~353feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~353\, banco_reg|rs_mem|s_memory~353, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[27]~15\, banco_reg|rs_mem|readData[27]~15, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[27]~16\, banco_reg|rs_mem|readData[27]~16, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~65feeder\, banco_reg|rs_mem|s_memory~65feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~65\, banco_reg|rs_mem|s_memory~65, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~321\, banco_reg|rs_mem|s_memory~321, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[27]~17\, banco_reg|rs_mem|readData[27]~17, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[27]~18\, banco_reg|rs_mem|readData[27]~18, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[29]~58\, ALU|Add0|auto_generated|result_int[29]~58, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux3~2\, ALU|Mux3~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~354feeder\, banco_reg|rt_mem|s_memory~354feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~354\, banco_reg|rt_mem|s_memory~354, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~98\, banco_reg|rt_mem|s_memory~98, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~66feeder\, banco_reg|rt_mem|s_memory~66feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~66\, banco_reg|rt_mem|s_memory~66, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~322\, banco_reg|rt_mem|s_memory~322, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1071\, banco_reg|rt_mem|s_memory~1071, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1072\, banco_reg|rt_mem|s_memory~1072, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~88\, ALU|Add0|auto_generated|_~88, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[30]~60\, ALU|Add0|auto_generated|result_int[30]~60, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux2~2\, ALU|Mux2~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~99\, banco_reg|rs_mem|s_memory~99, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~355\, banco_reg|rs_mem|s_memory~355, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[29]~7\, banco_reg|rs_mem|readData[29]~7, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[29]~8\, banco_reg|rs_mem|readData[29]~8, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~67\, banco_reg|rs_mem|s_memory~67, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~323\, banco_reg|rs_mem|s_memory~323, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[29]~9\, banco_reg|rs_mem|readData[29]~9, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[29]~10\, banco_reg|rs_mem|readData[29]~10, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[31]~62\, ALU|Add0|auto_generated|result_int[31]~62, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux1~2\, ALU|Mux1~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~324feeder\, banco_reg|rt_mem|s_memory~324feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~324\, banco_reg|rt_mem|s_memory~324, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~68\, banco_reg|rt_mem|s_memory~68, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1065\, banco_reg|rt_mem|s_memory~1065, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~356feeder\, banco_reg|rt_mem|s_memory~356feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~356\, banco_reg|rt_mem|s_memory~356, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~100\, banco_reg|rt_mem|s_memory~100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1066\, banco_reg|rt_mem|s_memory~1066, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1067\, banco_reg|rt_mem|s_memory~1067, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~90\, ALU|Add0|auto_generated|_~90, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[32]~64\, ALU|Add0|auto_generated|result_int[32]~64, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux0~2\, ALU|Mux0~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~101\, banco_reg|rs_mem|s_memory~101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[31]~0\, banco_reg|rs_mem|readData[31]~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~357feeder\, banco_reg|rs_mem|s_memory~357feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~357\, banco_reg|rs_mem|s_memory~357, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~325\, banco_reg|rs_mem|s_memory~325, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[31]~1\, banco_reg|rs_mem|readData[31]~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[31]~2\, banco_reg|rs_mem|readData[31]~2, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[31]~85\, MUX2|y[31]~85, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[30]~86\, MUX2|y[30]~86, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[29]~87\, MUX2|y[29]~87, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[28]~88\, MUX2|y[28]~88, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[27]~89\, MUX2|y[27]~89, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[26]~90\, MUX2|y[26]~90, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[25]~91\, MUX2|y[25]~91, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[24]~92\, MUX2|y[24]~92, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[23]~93\, MUX2|y[23]~93, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[22]~94\, MUX2|y[22]~94, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[21]~95\, MUX2|y[21]~95, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[20]~96\, MUX2|y[20]~96, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[19]~97\, MUX2|y[19]~97, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[18]~98\, MUX2|y[18]~98, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[17]~99\, MUX2|y[17]~99, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[16]~100\, MUX2|y[16]~100, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[15]~101\, MUX2|y[15]~101, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[14]~102\, MUX2|y[14]~102, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[13]~103\, MUX2|y[13]~103, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[12]~104\, MUX2|y[12]~104, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[11]~105\, MUX2|y[11]~105, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[10]~106\, MUX2|y[10]~106, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[9]~107\, MUX2|y[9]~107, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[8]~108\, MUX2|y[8]~108, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[7]~109\, MUX2|y[7]~109, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[6]~110\, MUX2|y[6]~110, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[5]~111\, MUX2|y[5]~111, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[4]~112\, MUX2|y[4]~112, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[3]~113\, MUX2|y[3]~113, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[2]~114\, MUX2|y[2]~114, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[1]~81\, MUX2|y[1]~81, MIPS_SingleCycle, 1
instance = comp, \MUX2|y[0]~83\, MUX2|y[0]~83, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~1\, ALU|LessThan0~1, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~3\, ALU|LessThan0~3, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~5\, ALU|LessThan0~5, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~7\, ALU|LessThan0~7, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~9\, ALU|LessThan0~9, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~11\, ALU|LessThan0~11, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~13\, ALU|LessThan0~13, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~15\, ALU|LessThan0~15, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~17\, ALU|LessThan0~17, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~19\, ALU|LessThan0~19, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~21\, ALU|LessThan0~21, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~23\, ALU|LessThan0~23, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~25\, ALU|LessThan0~25, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~27\, ALU|LessThan0~27, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~29\, ALU|LessThan0~29, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~31\, ALU|LessThan0~31, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~33\, ALU|LessThan0~33, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~35\, ALU|LessThan0~35, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~37\, ALU|LessThan0~37, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~39\, ALU|LessThan0~39, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~41\, ALU|LessThan0~41, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~43\, ALU|LessThan0~43, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~45\, ALU|LessThan0~45, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~47\, ALU|LessThan0~47, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~49\, ALU|LessThan0~49, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~51\, ALU|LessThan0~51, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~53\, ALU|LessThan0~53, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~55\, ALU|LessThan0~55, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~57\, ALU|LessThan0~57, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~59\, ALU|LessThan0~59, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~61\, ALU|LessThan0~61, MIPS_SingleCycle, 1
instance = comp, \ALU|LessThan0~62\, ALU|LessThan0~62, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux31~2\, ALU|Mux31~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~294feeder\, banco_reg|rs_mem|s_memory~294feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~294\, banco_reg|rs_mem|s_memory~294, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~326\, banco_reg|rs_mem|s_memory~326, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[0]~107\, banco_reg|rs_mem|readData[0]~107, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[0]~108\, banco_reg|rs_mem|readData[0]~108, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~70\, banco_reg|rs_mem|s_memory~70, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|s_memory~38\, banco_reg|rs_mem|s_memory~38, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[0]~106\, banco_reg|rs_mem|readData[0]~106, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rs_mem|readData[0]~109\, banco_reg|rs_mem|readData[0]~109, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|result_int[2]~4\, ALU|Add0|auto_generated|result_int[2]~4, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux30~2\, ALU|Mux30~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~71feeder\, banco_reg|rt_mem|s_memory~71feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~71\, banco_reg|rt_mem|s_memory~71, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~327\, banco_reg|rt_mem|s_memory~327, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~295feeder\, banco_reg|rt_mem|s_memory~295feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~295\, banco_reg|rt_mem|s_memory~295, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~39\, banco_reg|rt_mem|s_memory~39, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1144\, banco_reg|rt_mem|s_memory~1144, MIPS_SingleCycle, 1
instance = comp, \banco_reg|rt_mem|s_memory~1145\, banco_reg|rt_mem|s_memory~1145, MIPS_SingleCycle, 1
instance = comp, \ALU|Add0|auto_generated|_~62\, ALU|Add0|auto_generated|_~62, MIPS_SingleCycle, 1
instance = comp, \ALU|Mux29~2\, ALU|Mux29~2, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~328\, banco_reg|debug_mem|s_memory~328, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~296\, banco_reg|debug_mem|s_memory~296, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1069\, banco_reg|debug_mem|s_memory~1069, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~72\, banco_reg|debug_mem|s_memory~72, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~40feeder\, banco_reg|debug_mem|s_memory~40feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~40\, banco_reg|debug_mem|s_memory~40, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1068\, banco_reg|debug_mem|s_memory~1068, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1070\, banco_reg|debug_mem|s_memory~1070, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][4]\, displ|s_addrCounters[0][4], MIPS_SingleCycle, 1
instance = comp, \displ|Mux1~0\, displ|Mux1~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~15\, displ|s_addrCounters~15, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][4]\, displ|s_addrCounters[3][4], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~2\, displ|s_addrCounters~2, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][4]\, displ|s_addrCounters[1][4], MIPS_SingleCycle, 1
instance = comp, \displ|Mux39~0\, displ|Mux39~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux1~1\, displ|Mux1~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~8\, displ|Add0~8, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~10\, displ|s_addrCounters~10, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][4]\, displ|s_addrCounters[2][4], MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[2]~65\, banco_reg|debug_mem|readData[2]~65, MIPS_SingleCycle, 1
instance = comp, \displ|Mux35~0\, displ|Mux35~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[0][5]\, displ|s_addrCounters[0][5], MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][5]~17\, displ|s_addrCounters[2][5]~17, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[2][5]\, displ|s_addrCounters[2][5], MIPS_SingleCycle, 1
instance = comp, \displ|Mux0~0\, displ|Mux0~0, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~16\, displ|s_addrCounters~16, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[3][5]\, displ|s_addrCounters[3][5], MIPS_SingleCycle, 1
instance = comp, \displ|Mux38~0\, displ|Mux38~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux0~1\, displ|Mux0~1, MIPS_SingleCycle, 1
instance = comp, \displ|Add0~10\, displ|Add0~10, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters~3\, displ|s_addrCounters~3, MIPS_SingleCycle, 1
instance = comp, \displ|s_addrCounters[1][5]\, displ|s_addrCounters[1][5], MIPS_SingleCycle, 1
instance = comp, \instmem|Mux10~0\, instmem|Mux10~0, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux14~0\, instmem|Mux14~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux35~1\, displ|Mux35~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~327\, banco_reg|debug_mem|s_memory~327, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~295\, banco_reg|debug_mem|s_memory~295, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1066\, banco_reg|debug_mem|s_memory~1066, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~71\, banco_reg|debug_mem|s_memory~71, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~39feeder\, banco_reg|debug_mem|s_memory~39feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~39\, banco_reg|debug_mem|s_memory~39, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1065\, banco_reg|debug_mem|s_memory~1065, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1067\, banco_reg|debug_mem|s_memory~1067, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[1]~64\, banco_reg|debug_mem|readData[1]~64, MIPS_SingleCycle, 1
instance = comp, \displ|Mux36~0\, displ|Mux36~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~297\, banco_reg|debug_mem|s_memory~297, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~329\, banco_reg|debug_mem|s_memory~329, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1072\, banco_reg|debug_mem|s_memory~1072, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~73\, banco_reg|debug_mem|s_memory~73, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~41feeder\, banco_reg|debug_mem|s_memory~41feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~41\, banco_reg|debug_mem|s_memory~41, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1071\, banco_reg|debug_mem|s_memory~1071, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1073\, banco_reg|debug_mem|s_memory~1073, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[3]~66\, banco_reg|debug_mem|readData[3]~66, MIPS_SingleCycle, 1
instance = comp, \displ|Mux34~0\, displ|Mux34~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux34~1\, displ|Mux34~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~38\, banco_reg|debug_mem|s_memory~38, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~70\, banco_reg|debug_mem|s_memory~70, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1062\, banco_reg|debug_mem|s_memory~1062, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~326\, banco_reg|debug_mem|s_memory~326, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~294\, banco_reg|debug_mem|s_memory~294, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1063\, banco_reg|debug_mem|s_memory~1063, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1064\, banco_reg|debug_mem|s_memory~1064, MIPS_SingleCycle, 1
instance = comp, \displ|Mux37~1\, displ|Mux37~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux37~2\, displ|Mux37~2, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux12~0\, instmem|Mux12~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux37~0\, displ|Mux37~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux52~0\, displ|Mux52~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux51~0\, displ|Mux51~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux50~0\, displ|Mux50~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux49~0\, displ|Mux49~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux48~0\, displ|Mux48~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux47~0\, displ|Mux47~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux46~0\, displ|Mux46~0, MIPS_SingleCycle, 1
instance = comp, \ALU_Control|Mux5~0\, ALU_Control|Mux5~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~44\, banco_reg|debug_mem|s_memory~44, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~76\, banco_reg|debug_mem|s_memory~76, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1080\, banco_reg|debug_mem|s_memory~1080, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~300\, banco_reg|debug_mem|s_memory~300, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~332\, banco_reg|debug_mem|s_memory~332, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1081\, banco_reg|debug_mem|s_memory~1081, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1082\, banco_reg|debug_mem|s_memory~1082, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[6]~69\, banco_reg|debug_mem|readData[6]~69, MIPS_SingleCycle, 1
instance = comp, \displ|Mux31~0\, displ|Mux31~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux31~1\, displ|Mux31~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~333\, banco_reg|debug_mem|s_memory~333, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~301\, banco_reg|debug_mem|s_memory~301, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1084\, banco_reg|debug_mem|s_memory~1084, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~77\, banco_reg|debug_mem|s_memory~77, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~45\, banco_reg|debug_mem|s_memory~45, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1083\, banco_reg|debug_mem|s_memory~1083, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1085\, banco_reg|debug_mem|s_memory~1085, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[7]~70\, banco_reg|debug_mem|readData[7]~70, MIPS_SingleCycle, 1
instance = comp, \displ|Mux30~0\, displ|Mux30~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux30~1\, displ|Mux30~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~74\, banco_reg|debug_mem|s_memory~74, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~42feeder\, banco_reg|debug_mem|s_memory~42feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~42\, banco_reg|debug_mem|s_memory~42, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1074\, banco_reg|debug_mem|s_memory~1074, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~298\, banco_reg|debug_mem|s_memory~298, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~330\, banco_reg|debug_mem|s_memory~330, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1075\, banco_reg|debug_mem|s_memory~1075, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1076\, banco_reg|debug_mem|s_memory~1076, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[4]~67\, banco_reg|debug_mem|readData[4]~67, MIPS_SingleCycle, 1
instance = comp, \displ|Mux33~0\, displ|Mux33~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux33~1\, displ|Mux33~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~331\, banco_reg|debug_mem|s_memory~331, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~299\, banco_reg|debug_mem|s_memory~299, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1078\, banco_reg|debug_mem|s_memory~1078, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~75\, banco_reg|debug_mem|s_memory~75, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~43feeder\, banco_reg|debug_mem|s_memory~43feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~43\, banco_reg|debug_mem|s_memory~43, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1077\, banco_reg|debug_mem|s_memory~1077, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1079\, banco_reg|debug_mem|s_memory~1079, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[5]~68\, banco_reg|debug_mem|readData[5]~68, MIPS_SingleCycle, 1
instance = comp, \displ|Mux32~0\, displ|Mux32~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux32~1\, displ|Mux32~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux59~0\, displ|Mux59~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux58~0\, displ|Mux58~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux57~0\, displ|Mux57~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux56~0\, displ|Mux56~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux55~0\, displ|Mux55~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux54~0\, displ|Mux54~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux53~0\, displ|Mux53~0, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[8]~42\, pcupdt|s_pc[8]~42, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[8]\, pcupdt|s_pc[8], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[9]~44\, pcupdt|s_pc[9]~44, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[9]\, pcupdt|s_pc[9], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[10]~46\, pcupdt|s_pc[10]~46, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[10]\, pcupdt|s_pc[10], MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~48feeder\, banco_reg|debug_mem|s_memory~48feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~48\, banco_reg|debug_mem|s_memory~48, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~80\, banco_reg|debug_mem|s_memory~80, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1092\, banco_reg|debug_mem|s_memory~1092, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~304\, banco_reg|debug_mem|s_memory~304, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~336\, banco_reg|debug_mem|s_memory~336, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1093\, banco_reg|debug_mem|s_memory~1093, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1094\, banco_reg|debug_mem|s_memory~1094, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[10]~73\, banco_reg|debug_mem|readData[10]~73, MIPS_SingleCycle, 1
instance = comp, \displ|Mux27~0\, displ|Mux27~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux27~1\, displ|Mux27~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~78\, banco_reg|debug_mem|s_memory~78, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~46\, banco_reg|debug_mem|s_memory~46, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1086\, banco_reg|debug_mem|s_memory~1086, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~334\, banco_reg|debug_mem|s_memory~334, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~302\, banco_reg|debug_mem|s_memory~302, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1087\, banco_reg|debug_mem|s_memory~1087, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1088\, banco_reg|debug_mem|s_memory~1088, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[8]~71\, banco_reg|debug_mem|readData[8]~71, MIPS_SingleCycle, 1
instance = comp, \displ|Mux29~0\, displ|Mux29~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux29~1\, displ|Mux29~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~337\, banco_reg|debug_mem|s_memory~337, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~305\, banco_reg|debug_mem|s_memory~305, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1096\, banco_reg|debug_mem|s_memory~1096, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~81\, banco_reg|debug_mem|s_memory~81, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~49feeder\, banco_reg|debug_mem|s_memory~49feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~49\, banco_reg|debug_mem|s_memory~49, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1095\, banco_reg|debug_mem|s_memory~1095, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1097\, banco_reg|debug_mem|s_memory~1097, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[11]~74\, banco_reg|debug_mem|readData[11]~74, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[11]~48\, pcupdt|s_pc[11]~48, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[11]\, pcupdt|s_pc[11], MIPS_SingleCycle, 1
instance = comp, \displ|Mux26~0\, displ|Mux26~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux26~1\, displ|Mux26~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux28~0\, displ|Mux28~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~335\, banco_reg|debug_mem|s_memory~335, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~303\, banco_reg|debug_mem|s_memory~303, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1090\, banco_reg|debug_mem|s_memory~1090, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~47feeder\, banco_reg|debug_mem|s_memory~47feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~47\, banco_reg|debug_mem|s_memory~47, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~79\, banco_reg|debug_mem|s_memory~79, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1089\, banco_reg|debug_mem|s_memory~1089, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1091\, banco_reg|debug_mem|s_memory~1091, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[9]~72\, banco_reg|debug_mem|readData[9]~72, MIPS_SingleCycle, 1
instance = comp, \displ|Mux28~1\, displ|Mux28~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux66~0\, displ|Mux66~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux65~0\, displ|Mux65~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux64~0\, displ|Mux64~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux63~0\, displ|Mux63~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux62~0\, displ|Mux62~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux61~0\, displ|Mux61~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux60~0\, displ|Mux60~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~340\, banco_reg|debug_mem|s_memory~340, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~308\, banco_reg|debug_mem|s_memory~308, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1105\, banco_reg|debug_mem|s_memory~1105, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~84\, banco_reg|debug_mem|s_memory~84, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~52feeder\, banco_reg|debug_mem|s_memory~52feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~52\, banco_reg|debug_mem|s_memory~52, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1104\, banco_reg|debug_mem|s_memory~1104, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1106\, banco_reg|debug_mem|s_memory~1106, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[14]~77\, banco_reg|debug_mem|readData[14]~77, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[12]~50\, pcupdt|s_pc[12]~50, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[12]\, pcupdt|s_pc[12], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[13]~52\, pcupdt|s_pc[13]~52, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[13]\, pcupdt|s_pc[13], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[14]~54\, pcupdt|s_pc[14]~54, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[14]\, pcupdt|s_pc[14], MIPS_SingleCycle, 1
instance = comp, \displ|Mux23~0\, displ|Mux23~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux23~1\, displ|Mux23~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux24~0\, displ|Mux24~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~307\, banco_reg|debug_mem|s_memory~307, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~339\, banco_reg|debug_mem|s_memory~339, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1102\, banco_reg|debug_mem|s_memory~1102, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~83\, banco_reg|debug_mem|s_memory~83, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~51feeder\, banco_reg|debug_mem|s_memory~51feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~51\, banco_reg|debug_mem|s_memory~51, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1101\, banco_reg|debug_mem|s_memory~1101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1103\, banco_reg|debug_mem|s_memory~1103, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[13]~76\, banco_reg|debug_mem|readData[13]~76, MIPS_SingleCycle, 1
instance = comp, \displ|Mux24~1\, displ|Mux24~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~306\, banco_reg|debug_mem|s_memory~306, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~338\, banco_reg|debug_mem|s_memory~338, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1099\, banco_reg|debug_mem|s_memory~1099, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~82\, banco_reg|debug_mem|s_memory~82, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~50feeder\, banco_reg|debug_mem|s_memory~50feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~50\, banco_reg|debug_mem|s_memory~50, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1098\, banco_reg|debug_mem|s_memory~1098, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1100\, banco_reg|debug_mem|s_memory~1100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[12]~75\, banco_reg|debug_mem|readData[12]~75, MIPS_SingleCycle, 1
instance = comp, \displ|Mux25~0\, displ|Mux25~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux25~1\, displ|Mux25~1, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[15]~56\, pcupdt|s_pc[15]~56, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[15]\, pcupdt|s_pc[15], MIPS_SingleCycle, 1
instance = comp, \displ|Mux22~0\, displ|Mux22~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~309\, banco_reg|debug_mem|s_memory~309, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~341\, banco_reg|debug_mem|s_memory~341, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1108\, banco_reg|debug_mem|s_memory~1108, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~53feeder\, banco_reg|debug_mem|s_memory~53feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~53\, banco_reg|debug_mem|s_memory~53, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~85\, banco_reg|debug_mem|s_memory~85, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1107\, banco_reg|debug_mem|s_memory~1107, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1109\, banco_reg|debug_mem|s_memory~1109, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[15]~78\, banco_reg|debug_mem|readData[15]~78, MIPS_SingleCycle, 1
instance = comp, \displ|Mux22~1\, displ|Mux22~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux73~0\, displ|Mux73~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux72~0\, displ|Mux72~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux71~0\, displ|Mux71~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux70~0\, displ|Mux70~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux69~0\, displ|Mux69~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux68~0\, displ|Mux68~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux67~0\, displ|Mux67~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~56feeder\, banco_reg|debug_mem|s_memory~56feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~56\, banco_reg|debug_mem|s_memory~56, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~88\, banco_reg|debug_mem|s_memory~88, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1116\, banco_reg|debug_mem|s_memory~1116, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~344\, banco_reg|debug_mem|s_memory~344, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~312\, banco_reg|debug_mem|s_memory~312, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1117\, banco_reg|debug_mem|s_memory~1117, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1118\, banco_reg|debug_mem|s_memory~1118, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[18]~81\, banco_reg|debug_mem|readData[18]~81, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[16]~58\, pcupdt|s_pc[16]~58, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[16]\, pcupdt|s_pc[16], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[17]~60\, pcupdt|s_pc[17]~60, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[17]\, pcupdt|s_pc[17], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[18]~62\, pcupdt|s_pc[18]~62, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[18]\, pcupdt|s_pc[18], MIPS_SingleCycle, 1
instance = comp, \displ|Mux19~0\, displ|Mux19~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux19~1\, displ|Mux19~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~310\, banco_reg|debug_mem|s_memory~310, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~342\, banco_reg|debug_mem|s_memory~342, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1111\, banco_reg|debug_mem|s_memory~1111, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~54feeder\, banco_reg|debug_mem|s_memory~54feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~54\, banco_reg|debug_mem|s_memory~54, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~86\, banco_reg|debug_mem|s_memory~86, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1110\, banco_reg|debug_mem|s_memory~1110, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1112\, banco_reg|debug_mem|s_memory~1112, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[16]~79\, banco_reg|debug_mem|readData[16]~79, MIPS_SingleCycle, 1
instance = comp, \displ|Mux21~0\, displ|Mux21~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux21~1\, displ|Mux21~1, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[19]~64\, pcupdt|s_pc[19]~64, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[19]\, pcupdt|s_pc[19], MIPS_SingleCycle, 1
instance = comp, \displ|Mux18~0\, displ|Mux18~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~57feeder\, banco_reg|debug_mem|s_memory~57feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~57\, banco_reg|debug_mem|s_memory~57, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~89\, banco_reg|debug_mem|s_memory~89, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1119\, banco_reg|debug_mem|s_memory~1119, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~345\, banco_reg|debug_mem|s_memory~345, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~313\, banco_reg|debug_mem|s_memory~313, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1120\, banco_reg|debug_mem|s_memory~1120, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1121\, banco_reg|debug_mem|s_memory~1121, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[19]~82\, banco_reg|debug_mem|readData[19]~82, MIPS_SingleCycle, 1
instance = comp, \displ|Mux18~1\, displ|Mux18~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~87\, banco_reg|debug_mem|s_memory~87, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~55feeder\, banco_reg|debug_mem|s_memory~55feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~55\, banco_reg|debug_mem|s_memory~55, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1113\, banco_reg|debug_mem|s_memory~1113, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~343\, banco_reg|debug_mem|s_memory~343, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~311\, banco_reg|debug_mem|s_memory~311, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1114\, banco_reg|debug_mem|s_memory~1114, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1115\, banco_reg|debug_mem|s_memory~1115, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[17]~80\, banco_reg|debug_mem|readData[17]~80, MIPS_SingleCycle, 1
instance = comp, \displ|Mux20~0\, displ|Mux20~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux20~1\, displ|Mux20~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux80~0\, displ|Mux80~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux45~0\, displ|Mux45~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux44~0\, displ|Mux44~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux42~0\, displ|Mux42~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux42~1\, displ|Mux42~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux43~0\, displ|Mux43~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux43~1\, displ|Mux43~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux122~0\, displ|Mux122~0, MIPS_SingleCycle, 1
instance = comp, \displ|Decoder0~0\, displ|Decoder0~0, MIPS_SingleCycle, 1
instance = comp, \SW[17]~input\, SW[17]~input, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[0]~0\, displ|disp4[0]~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux79~0\, displ|Mux79~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux121~0\, displ|Mux121~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[1]~1\, displ|disp4[1]~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux78~0\, displ|Mux78~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux120~0\, displ|Mux120~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[2]~2\, displ|disp4[2]~2, MIPS_SingleCycle, 1
instance = comp, \displ|Mux77~0\, displ|Mux77~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux119~0\, displ|Mux119~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[3]~3\, displ|disp4[3]~3, MIPS_SingleCycle, 1
instance = comp, \displ|Mux118~0\, displ|Mux118~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux76~0\, displ|Mux76~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[4]~4\, displ|disp4[4]~4, MIPS_SingleCycle, 1
instance = comp, \displ|Mux75~0\, displ|Mux75~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux117~0\, displ|Mux117~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[5]~5\, displ|disp4[5]~5, MIPS_SingleCycle, 1
instance = comp, \displ|Mux74~0\, displ|Mux74~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux116~0\, displ|Mux116~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp4[6]~6\, displ|disp4[6]~6, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~316\, banco_reg|debug_mem|s_memory~316, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~348\, banco_reg|debug_mem|s_memory~348, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1129\, banco_reg|debug_mem|s_memory~1129, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~92\, banco_reg|debug_mem|s_memory~92, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~60feeder\, banco_reg|debug_mem|s_memory~60feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~60\, banco_reg|debug_mem|s_memory~60, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1128\, banco_reg|debug_mem|s_memory~1128, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1130\, banco_reg|debug_mem|s_memory~1130, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[22]~85\, banco_reg|debug_mem|readData[22]~85, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[20]~66\, pcupdt|s_pc[20]~66, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[20]\, pcupdt|s_pc[20], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[21]~68\, pcupdt|s_pc[21]~68, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[21]\, pcupdt|s_pc[21], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[22]~70\, pcupdt|s_pc[22]~70, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[22]\, pcupdt|s_pc[22], MIPS_SingleCycle, 1
instance = comp, \displ|Mux15~0\, displ|Mux15~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux15~1\, displ|Mux15~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~91\, banco_reg|debug_mem|s_memory~91, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~59feeder\, banco_reg|debug_mem|s_memory~59feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~59\, banco_reg|debug_mem|s_memory~59, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1125\, banco_reg|debug_mem|s_memory~1125, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~347\, banco_reg|debug_mem|s_memory~347, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~315\, banco_reg|debug_mem|s_memory~315, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1126\, banco_reg|debug_mem|s_memory~1126, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1127\, banco_reg|debug_mem|s_memory~1127, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[21]~84\, banco_reg|debug_mem|readData[21]~84, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux13~0\, instmem|Mux13~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux16~0\, displ|Mux16~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux16~1\, displ|Mux16~1, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[23]~72\, pcupdt|s_pc[23]~72, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[23]\, pcupdt|s_pc[23], MIPS_SingleCycle, 1
instance = comp, \displ|Mux14~0\, displ|Mux14~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~61\, banco_reg|debug_mem|s_memory~61, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~93\, banco_reg|debug_mem|s_memory~93, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1131\, banco_reg|debug_mem|s_memory~1131, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~317\, banco_reg|debug_mem|s_memory~317, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~349\, banco_reg|debug_mem|s_memory~349, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1132\, banco_reg|debug_mem|s_memory~1132, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1133\, banco_reg|debug_mem|s_memory~1133, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[23]~86\, banco_reg|debug_mem|readData[23]~86, MIPS_SingleCycle, 1
instance = comp, \displ|Mux14~1\, displ|Mux14~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~346\, banco_reg|debug_mem|s_memory~346, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~314\, banco_reg|debug_mem|s_memory~314, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1123\, banco_reg|debug_mem|s_memory~1123, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~90\, banco_reg|debug_mem|s_memory~90, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~58\, banco_reg|debug_mem|s_memory~58, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1122\, banco_reg|debug_mem|s_memory~1122, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1124\, banco_reg|debug_mem|s_memory~1124, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[20]~83\, banco_reg|debug_mem|readData[20]~83, MIPS_SingleCycle, 1
instance = comp, \displ|Mux17~0\, displ|Mux17~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux17~1\, displ|Mux17~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux87~0\, displ|Mux87~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux41~0\, displ|Mux41~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux41~1\, displ|Mux41~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux115~0\, displ|Mux115~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[0]~0\, displ|disp5[0]~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux86~0\, displ|Mux86~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux114~0\, displ|Mux114~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[1]~1\, displ|disp5[1]~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux113~0\, displ|Mux113~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux85~0\, displ|Mux85~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[2]~2\, displ|disp5[2]~2, MIPS_SingleCycle, 1
instance = comp, \displ|Mux112~0\, displ|Mux112~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux84~0\, displ|Mux84~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[3]~3\, displ|disp5[3]~3, MIPS_SingleCycle, 1
instance = comp, \displ|Mux111~0\, displ|Mux111~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux83~0\, displ|Mux83~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[4]~4\, displ|disp5[4]~4, MIPS_SingleCycle, 1
instance = comp, \displ|Mux82~0\, displ|Mux82~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux110~0\, displ|Mux110~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[5]~5\, displ|disp5[5]~5, MIPS_SingleCycle, 1
instance = comp, \displ|Mux81~0\, displ|Mux81~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux109~0\, displ|Mux109~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp5[6]~6\, displ|disp5[6]~6, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~97\, banco_reg|debug_mem|s_memory~97, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~65feeder\, banco_reg|debug_mem|s_memory~65feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~65\, banco_reg|debug_mem|s_memory~65, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1143\, banco_reg|debug_mem|s_memory~1143, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~353\, banco_reg|debug_mem|s_memory~353, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~321\, banco_reg|debug_mem|s_memory~321, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1144\, banco_reg|debug_mem|s_memory~1144, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1145\, banco_reg|debug_mem|s_memory~1145, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[27]~90\, banco_reg|debug_mem|readData[27]~90, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux10~1\, instmem|Mux10~1, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[24]~74\, pcupdt|s_pc[24]~74, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[24]\, pcupdt|s_pc[24], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[25]~76\, pcupdt|s_pc[25]~76, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[25]\, pcupdt|s_pc[25], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[26]~78\, pcupdt|s_pc[26]~78, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[26]\, pcupdt|s_pc[26], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[27]~80\, pcupdt|s_pc[27]~80, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[27]\, pcupdt|s_pc[27], MIPS_SingleCycle, 1
instance = comp, \displ|Mux10~0\, displ|Mux10~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux10~1\, displ|Mux10~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~352\, banco_reg|debug_mem|s_memory~352, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~320\, banco_reg|debug_mem|s_memory~320, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1141\, banco_reg|debug_mem|s_memory~1141, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~96\, banco_reg|debug_mem|s_memory~96, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~64feeder\, banco_reg|debug_mem|s_memory~64feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~64\, banco_reg|debug_mem|s_memory~64, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1140\, banco_reg|debug_mem|s_memory~1140, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1142\, banco_reg|debug_mem|s_memory~1142, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[26]~89\, banco_reg|debug_mem|readData[26]~89, MIPS_SingleCycle, 1
instance = comp, \displ|Mux11~0\, displ|Mux11~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux11~1\, displ|Mux11~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux12~0\, displ|Mux12~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~351\, banco_reg|debug_mem|s_memory~351, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~319\, banco_reg|debug_mem|s_memory~319, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1138\, banco_reg|debug_mem|s_memory~1138, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~95\, banco_reg|debug_mem|s_memory~95, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~63feeder\, banco_reg|debug_mem|s_memory~63feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~63\, banco_reg|debug_mem|s_memory~63, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1137\, banco_reg|debug_mem|s_memory~1137, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1139\, banco_reg|debug_mem|s_memory~1139, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[25]~88\, banco_reg|debug_mem|readData[25]~88, MIPS_SingleCycle, 1
instance = comp, \displ|Mux12~1\, displ|Mux12~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~94\, banco_reg|debug_mem|s_memory~94, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~62feeder\, banco_reg|debug_mem|s_memory~62feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~62\, banco_reg|debug_mem|s_memory~62, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1134\, banco_reg|debug_mem|s_memory~1134, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~350\, banco_reg|debug_mem|s_memory~350, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~318\, banco_reg|debug_mem|s_memory~318, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1135\, banco_reg|debug_mem|s_memory~1135, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1136\, banco_reg|debug_mem|s_memory~1136, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[24]~87\, banco_reg|debug_mem|readData[24]~87, MIPS_SingleCycle, 1
instance = comp, \displ|Mux13~0\, displ|Mux13~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux13~1\, displ|Mux13~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux94~0\, displ|Mux94~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[0]~0\, displ|disp6[0]~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux93~0\, displ|Mux93~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[1]~1\, displ|disp6[1]~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux92~0\, displ|Mux92~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[2]~2\, displ|disp6[2]~2, MIPS_SingleCycle, 1
instance = comp, \displ|Mux91~0\, displ|Mux91~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[3]~3\, displ|disp6[3]~3, MIPS_SingleCycle, 1
instance = comp, \displ|Mux90~0\, displ|Mux90~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[4]~4\, displ|disp6[4]~4, MIPS_SingleCycle, 1
instance = comp, \displ|Mux89~0\, displ|Mux89~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[5]~5\, displ|disp6[5]~5, MIPS_SingleCycle, 1
instance = comp, \displ|Mux88~0\, displ|Mux88~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp6[6]~6\, displ|disp6[6]~6, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~323\, banco_reg|debug_mem|s_memory~323, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~355\, banco_reg|debug_mem|s_memory~355, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1150\, banco_reg|debug_mem|s_memory~1150, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~99\, banco_reg|debug_mem|s_memory~99, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~67feeder\, banco_reg|debug_mem|s_memory~67feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~67\, banco_reg|debug_mem|s_memory~67, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1149\, banco_reg|debug_mem|s_memory~1149, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1151\, banco_reg|debug_mem|s_memory~1151, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[29]~92\, banco_reg|debug_mem|readData[29]~92, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux11~0\, instmem|Mux11~0, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[28]~82\, pcupdt|s_pc[28]~82, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[28]\, pcupdt|s_pc[28], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[29]~84\, pcupdt|s_pc[29]~84, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[29]\, pcupdt|s_pc[29], MIPS_SingleCycle, 1
instance = comp, \displ|Mux8~0\, displ|Mux8~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux8~1\, displ|Mux8~1, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[30]~86\, pcupdt|s_pc[30]~86, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[30]\, pcupdt|s_pc[30], MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[31]~88\, pcupdt|s_pc[31]~88, MIPS_SingleCycle, 1
instance = comp, \pcupdt|s_pc[31]\, pcupdt|s_pc[31], MIPS_SingleCycle, 1
instance = comp, \displ|Mux6~0\, displ|Mux6~0, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~357\, banco_reg|debug_mem|s_memory~357, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~325\, banco_reg|debug_mem|s_memory~325, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1156\, banco_reg|debug_mem|s_memory~1156, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~101\, banco_reg|debug_mem|s_memory~101, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~69feeder\, banco_reg|debug_mem|s_memory~69feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~69\, banco_reg|debug_mem|s_memory~69, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1155\, banco_reg|debug_mem|s_memory~1155, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1157\, banco_reg|debug_mem|s_memory~1157, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[31]~94\, banco_reg|debug_mem|readData[31]~94, MIPS_SingleCycle, 1
instance = comp, \displ|Mux6~1\, displ|Mux6~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~354\, banco_reg|debug_mem|s_memory~354, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~322\, banco_reg|debug_mem|s_memory~322, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1147\, banco_reg|debug_mem|s_memory~1147, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~66feeder\, banco_reg|debug_mem|s_memory~66feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~66\, banco_reg|debug_mem|s_memory~66, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~98\, banco_reg|debug_mem|s_memory~98, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1146\, banco_reg|debug_mem|s_memory~1146, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1148\, banco_reg|debug_mem|s_memory~1148, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[28]~91\, banco_reg|debug_mem|readData[28]~91, MIPS_SingleCycle, 1
instance = comp, \displ|Mux9~0\, displ|Mux9~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux9~1\, displ|Mux9~1, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~100\, banco_reg|debug_mem|s_memory~100, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~68feeder\, banco_reg|debug_mem|s_memory~68feeder, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~68\, banco_reg|debug_mem|s_memory~68, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1152\, banco_reg|debug_mem|s_memory~1152, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~356\, banco_reg|debug_mem|s_memory~356, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~324\, banco_reg|debug_mem|s_memory~324, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1153\, banco_reg|debug_mem|s_memory~1153, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|s_memory~1154\, banco_reg|debug_mem|s_memory~1154, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[30]~93\, banco_reg|debug_mem|readData[30]~93, MIPS_SingleCycle, 1
instance = comp, \displ|Mux7~0\, displ|Mux7~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux7~1\, displ|Mux7~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux101~0\, displ|Mux101~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[0]~0\, displ|disp7[0]~0, MIPS_SingleCycle, 1
instance = comp, \displ|Mux100~0\, displ|Mux100~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[1]~1\, displ|disp7[1]~1, MIPS_SingleCycle, 1
instance = comp, \displ|Mux99~0\, displ|Mux99~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[2]~2\, displ|disp7[2]~2, MIPS_SingleCycle, 1
instance = comp, \displ|Mux98~0\, displ|Mux98~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[3]~3\, displ|disp7[3]~3, MIPS_SingleCycle, 1
instance = comp, \displ|Mux97~0\, displ|Mux97~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[4]~4\, displ|disp7[4]~4, MIPS_SingleCycle, 1
instance = comp, \displ|Mux96~0\, displ|Mux96~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[5]~5\, displ|disp7[5]~5, MIPS_SingleCycle, 1
instance = comp, \displ|Mux95~0\, displ|Mux95~0, MIPS_SingleCycle, 1
instance = comp, \displ|disp7[6]~6\, displ|disp7[6]~6, MIPS_SingleCycle, 1
instance = comp, \banco_reg|debug_mem|readData[0]~95\, banco_reg|debug_mem|readData[0]~95, MIPS_SingleCycle, 1
instance = comp, \~GND\, ~GND, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux11~0_wirecell\, instmem|Mux11~0_wirecell, MIPS_SingleCycle, 1
instance = comp, \instmem|Mux14~0_wirecell\, instmem|Mux14~0_wirecell, MIPS_SingleCycle, 1
instance = comp, \SW[2]~input\, SW[2]~input, MIPS_SingleCycle, 1
instance = comp, \SW[8]~input\, SW[8]~input, MIPS_SingleCycle, 1
instance = comp, \SW[9]~input\, SW[9]~input, MIPS_SingleCycle, 1
instance = comp, \SW[10]~input\, SW[10]~input, MIPS_SingleCycle, 1
instance = comp, \SW[11]~input\, SW[11]~input, MIPS_SingleCycle, 1
instance = comp, \SW[12]~input\, SW[12]~input, MIPS_SingleCycle, 1
instance = comp, \SW[13]~input\, SW[13]~input, MIPS_SingleCycle, 1
instance = comp, \SW[14]~input\, SW[14]~input, MIPS_SingleCycle, 1
instance = comp, \SW[15]~input\, SW[15]~input, MIPS_SingleCycle, 1
instance = comp, \SW[16]~input\, SW[16]~input, MIPS_SingleCycle, 1
