/* --- Atmega8 TQFP-32 ---
	PORT_B
12 ICP1		PORTB,0	- KB3_OUT_COL0
13 IC1A		PORTB,1	- KB1_OUT_COL1
14 SS^/OC1B	PORTB,2	- LCD_E
15 MOSI/OC2	PORTB,3	- MOSI -> CARD_DI
16 MISO		PORTB,4	- MISO <- CARD_DO
17 SCK		PORTB,5	- SCK  -> CARD_SCK
07 XTAL1/TOSC1	PORTB,6	- __XTAL1__
08 XTAL2/TOSC2	PORTB,7	- __XTAL2__
	PORT_C
23 ADC0		PORTC,0	- LCD_DB4 / KB7_IN_ROW1
24 ADC1		PORTC,1	- LCD_DB5 / KB6_IN_ROW2
25 ADC2		PORTC,2	- LCD_DB6 / KB4_IN_ROW3
26 ADC3		PORTC,3	- LCD_DB7 / KB2_IN_ROW0
27 ADC4/SDA	PORTC,4	- LCD_RS
28 ADC5/SCL	PORTC,5	- 
29 ^RESET	PORTC,6	- __^RESET__
	PORT_D
30 RXD		PORTD,0	- RXD
31 TXD		PORTD,1	- TXD
32 INT0		PORTD,2	- DataDir
01 INT1		PORTD,3	- 
02 XCK/T0	PORTD,4	- BUZZER
09 T1		PORTD,5	- ^CARD_xCS
10 AIN0		PORTD,6	- ^CARD_INSERTED 
11 AIN1		PORTD,7	- KB5_OUT_COL2
*/

; --- Initial port state ---
.macro	InitPorts
	outi	DDRB, 0b101100
	outi	PORTB,0b010000
	outi	DDRC, 0b010000
	outi	PORTC,0b100000
	outi	DDRD, 0b00110100
	outi	PORTD,0b00101000
.endm

;--- <UART SETTINGS> ---
#define	UART_DIR_PORT	PORTD,2	 ; <- UartDir
#define	UART_DIR_DDR	 DDRD,2
.equ	CPU_FREQ      = 8000000  ; <- FCPU
.equ	UART_RATE     = 19200	 ; <- BAUD RATE
.equ	UBRRB_V       = (CPU_FREQ/(16*UART_RATE)-1)
.equ	DevAddr       = $30
.equ	TactFreq      = 7812
.equ	UARTMesDelay  = 4*10*TactFreq/UART_RATE ; 4 Bytes
.equ	UARTByteDelay = 2*10*TactFreq/UART_RATE ; 2 Bytes
.equ	UARTStartByte = $14
.equ	RXBufLen      = 32
;--- </UART SETTINGS> ---

#define	LCD_E	PORTB,2 
#define	LCD_DB4	PORTC,0
#define	LCD_DB5	PORTC,1
#define	LCD_DB6	PORTC,2
#define	LCD_DB7	PORTC,3
#define	LCD_RS	PORTC,4

#define SD_xCS	PORTD,5

#define	KB_C0_LEV PORTB,0 
#define	KB_C0_DIR  DDRB,0 
#define	KB_C1_LEV PORTB,1 
#define	KB_C1_DIR  DDRB,1 
#define	KB_C2_LEV PORTD,7 
#define	KB_C2_DIR  DDRD,7 

#define	KB_R0 3 
#define	KB_R1 0 
#define	KB_R2 1 
#define	KB_R3 2

#define	CARD_INSERTED	PIND,6
#define BUZER_PIN 	PORTD,4



