// Seed: 4078246401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  xnor (id_1, id_3, id_4, id_5);
  wire id_5;
  module_2();
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_2;
  assign id_1 = 'b0;
endmodule
module module_3 (
    output supply1 id_0
    , id_33,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output supply0 id_5,
    input wire id_6,
    output uwire id_7,
    output supply1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    input uwire id_12,
    input uwire id_13,
    input tri id_14,
    input tri1 id_15,
    input tri id_16,
    input supply0 id_17,
    input wand id_18,
    input wand id_19,
    output uwire id_20,
    output tri0 id_21,
    output wor id_22,
    output tri id_23,
    output supply0 id_24,
    input wire id_25,
    input tri id_26,
    input tri id_27,
    input wor id_28,
    output supply1 id_29,
    output tri0 id_30
    , id_34,
    output tri1 id_31
);
  assign id_30 = {^id_17{id_4}};
  module_2();
  wire id_35;
endmodule
