record(ai, "TEST:FpgaVersion")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) FpgaVersion")
    field(SCAN, "Passive")
}
record(ai, "TEST:DeviceDnaHigh")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) DeviceDnaHigh")
    field(SCAN, "Passive")
}
record(ai, "TEST:DeviceDnaLow")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) DeviceDnaLow")
    field(SCAN, "Passive")
}
#record(ao, "TEST:ScratchPad")
#{
#    field(PINI, "YES")
#    field(VAL, "0")
#    field(DTYP, "asynInt32")
#    field(OUT,  "@asyn(AxiVersion,0) ScratchPad")
#    field(SCAN, "Passive")
#}
record(ai, "TEST:ScratchPad")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) ScratchPad")
    field(SCAN, "Passive")
}
record(ai, "TEST:FdSerialHigh")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) FdSerialHigh")
    field(SCAN, "Passive")
}
record(ai, "TEST:FdSerialLow")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) FdSerialLow")
    field(SCAN, "Passive")
}
record(ai, "TEST:MasterReset")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) MasterReset")
    field(SCAN, "Passive")
}
record(ai, "TEST:FpgaReload")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) FpgaReload")
    field(SCAN, "Passive")
}
record(ai, "TEST:UserConstants")
{
    field(PINI, "YES")
    field(DTYP, "asynInt32")
    field(INP,  "@asyn(AxiVersion,0) UserConstants")
    field(SCAN, "Passive")
}
record(waveform, "TEST:BuildStamp")
{
field("DTYP", "asynOctetRead")
field("DESC", "Firmware Build Strin")
field("INP", "@asyn(AxiVersion,0) BuildStamp")
field("SCAN", "Passive)")
field(FTVL, "CHAR")
field(NELM, "64")
}


