// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module AXI4Deinterleaver(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_b_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_r_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_aw_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_aw_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_b_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_ar_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_ar_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_r_bits_echo_tl_state_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_bits_last	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire              nodeOut_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:21]
  wire              nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:116:20]
  wire              _qs_queue_15_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_15_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_15_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_15_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_15_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_14_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_14_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_14_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_14_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_14_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_13_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_13_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_13_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_13_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_13_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_12_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_12_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_12_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_12_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_12_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_11_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_11_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_11_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_11_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_11_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_10_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_10_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_10_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_10_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_10_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_9_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_9_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_9_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_9_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_9_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_8_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_8_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_8_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_8_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_8_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_7_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_7_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_7_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_7_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_7_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_6_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_6_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_6_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_6_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_6_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_5_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_5_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_5_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_5_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_5_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_4_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_4_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_4_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_4_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_4_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_3_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_3_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_3_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_3_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_3_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_2_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_2_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_2_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_2_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_2_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_1_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_1_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_1_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_1_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_1_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_0_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [63:0]       _qs_queue_0_io_deq_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [1:0]        _qs_queue_0_io_deq_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_echo_tl_state_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire [3:0]        _qs_queue_0_io_deq_bits_echo_tl_state_source;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  wire              _qs_queue_0_io_deq_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
  reg               locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29]
  reg  [3:0]        deq_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25]
  reg  [3:0]        pending_count;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_0 = auto_out_r_bits_id == 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:29]
  wire              _pending_inc_T_46 = nodeOut_r_ready & auto_out_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              pending_inc = enq_OH_bools_0 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_0 = deq_id == 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :93:32, :96:29]
  wire              _queue_15_qs_15_deq_ready_T = auto_in_r_ready & locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              pending_dec = deq_OH_bools_0 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_1 = auto_out_r_bits_id == 4'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_1 = enq_OH_bools_1 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_1 = deq_id == 4'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_1 = deq_OH_bools_1 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_2 = auto_out_r_bits_id == 4'h2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_2 = enq_OH_bools_2 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_2 = deq_id == 4'h2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_2 = deq_OH_bools_2 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_3 = auto_out_r_bits_id == 4'h3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_3 = enq_OH_bools_3 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_3 = deq_id == 4'h3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_3 = deq_OH_bools_3 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_4 = auto_out_r_bits_id == 4'h4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_4 = enq_OH_bools_4 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_4 = deq_id == 4'h4;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_4 = deq_OH_bools_4 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_5 = auto_out_r_bits_id == 4'h5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_5 = enq_OH_bools_5 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_5 = deq_id == 4'h5;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_5 = deq_OH_bools_5 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_6 = auto_out_r_bits_id == 4'h6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_6 = enq_OH_bools_6 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_6 = deq_id == 4'h6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_6 = deq_OH_bools_6 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_7 = auto_out_r_bits_id == 4'h7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_7 = enq_OH_bools_7 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_7 = deq_id == 4'h7;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_7 = deq_OH_bools_7 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_8 = auto_out_r_bits_id == 4'h8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :101:35]
  wire              pending_inc_8 = enq_OH_bools_8 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_8 = deq_id == 4'h8;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, :101:35]
  wire              pending_dec_8 = deq_OH_bools_8 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_9 = auto_out_r_bits_id == 4'h9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_9 = enq_OH_bools_9 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_9 = deq_id == 4'h9;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_9 = deq_OH_bools_9 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_10;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_10 = auto_out_r_bits_id == 4'hA;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_10 = enq_OH_bools_10 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_10 = deq_id == 4'hA;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_10 = deq_OH_bools_10 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_11;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_11 = auto_out_r_bits_id == 4'hB;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_11 = enq_OH_bools_11 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_11 = deq_id == 4'hB;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_11 = deq_OH_bools_11 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_12;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_12 = auto_out_r_bits_id == 4'hC;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_12 = enq_OH_bools_12 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_12 = deq_id == 4'hC;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_12 = deq_OH_bools_12 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_13;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_13 = auto_out_r_bits_id == 4'hD;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_13 = enq_OH_bools_13 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_13 = deq_id == 4'hD;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_13 = deq_OH_bools_13 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_14;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              enq_OH_bools_14 = auto_out_r_bits_id == 4'hE;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_inc_14 = enq_OH_bools_14 & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              deq_OH_bools_14 = deq_id == 4'hE;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire              pending_dec_14 = deq_OH_bools_14 & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [3:0]        pending_count_15;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
  wire              pending_inc_15 = (&auto_out_r_bits_id) & _pending_inc_T_46 & auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              pending_dec_15 = (&deq_id) & _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:{29,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      if (~reset & ~(~pending_dec | (|pending_count))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc | pending_count != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_1 | (|pending_count_1))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_1 | pending_count_1 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_2 | (|pending_count_2))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_2 | pending_count_2 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_3 | (|pending_count_3))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_3 | pending_count_3 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_4 | (|pending_count_4))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_4 | pending_count_4 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_5 | (|pending_count_5))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_5 | pending_count_5 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_6 | (|pending_count_6))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_6 | pending_count_6 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_7 | (|pending_count_7))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_7 | pending_count_7 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_8 | (|pending_count_8))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_8 | pending_count_8 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_9 | (|pending_count_9))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_9 | pending_count_9 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_10 | (|pending_count_10))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_10 | pending_count_10 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_11 | (|pending_count_11))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_11 | pending_count_11 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_12 | (|pending_count_12))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_12 | pending_count_12 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_13 | (|pending_count_13))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_13 | pending_count_13 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_14 | (|pending_count_14))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_14 | pending_count_14 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
      if (~reset & ~(~pending_dec_15 | (|pending_count_15))) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :96:46, :100:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $error("Assertion failed\n    at Deinterleaver.scala:100 assert (!dec || count =/= 0.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:100:20]
      end
      if (~reset & ~(~pending_inc_15 | pending_count_15 != 4'h8)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :101:{20,21,26,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $error("Assertion failed\n    at Deinterleaver.scala:101 assert (!inc || count =/= beats.U)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:101:20]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0][3:0]  _GEN = {{_qs_queue_15_io_deq_bits_id}, {_qs_queue_14_io_deq_bits_id}, {_qs_queue_13_io_deq_bits_id}, {_qs_queue_12_io_deq_bits_id}, {_qs_queue_11_io_deq_bits_id}, {_qs_queue_10_io_deq_bits_id}, {_qs_queue_9_io_deq_bits_id}, {_qs_queue_8_io_deq_bits_id}, {_qs_queue_7_io_deq_bits_id}, {_qs_queue_6_io_deq_bits_id}, {_qs_queue_5_io_deq_bits_id}, {_qs_queue_4_io_deq_bits_id}, {_qs_queue_3_io_deq_bits_id}, {_qs_queue_2_io_deq_bits_id}, {_qs_queue_1_io_deq_bits_id}, {_qs_queue_0_io_deq_bits_id}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  wire [15:0][63:0] _GEN_0 = {{_qs_queue_15_io_deq_bits_data}, {_qs_queue_14_io_deq_bits_data}, {_qs_queue_13_io_deq_bits_data}, {_qs_queue_12_io_deq_bits_data}, {_qs_queue_11_io_deq_bits_data}, {_qs_queue_10_io_deq_bits_data}, {_qs_queue_9_io_deq_bits_data}, {_qs_queue_8_io_deq_bits_data}, {_qs_queue_7_io_deq_bits_data}, {_qs_queue_6_io_deq_bits_data}, {_qs_queue_5_io_deq_bits_data}, {_qs_queue_4_io_deq_bits_data}, {_qs_queue_3_io_deq_bits_data}, {_qs_queue_2_io_deq_bits_data}, {_qs_queue_1_io_deq_bits_data}, {_qs_queue_0_io_deq_bits_data}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  wire [15:0][1:0]  _GEN_1 = {{_qs_queue_15_io_deq_bits_resp}, {_qs_queue_14_io_deq_bits_resp}, {_qs_queue_13_io_deq_bits_resp}, {_qs_queue_12_io_deq_bits_resp}, {_qs_queue_11_io_deq_bits_resp}, {_qs_queue_10_io_deq_bits_resp}, {_qs_queue_9_io_deq_bits_resp}, {_qs_queue_8_io_deq_bits_resp}, {_qs_queue_7_io_deq_bits_resp}, {_qs_queue_6_io_deq_bits_resp}, {_qs_queue_5_io_deq_bits_resp}, {_qs_queue_4_io_deq_bits_resp}, {_qs_queue_3_io_deq_bits_resp}, {_qs_queue_2_io_deq_bits_resp}, {_qs_queue_1_io_deq_bits_resp}, {_qs_queue_0_io_deq_bits_resp}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  wire [15:0][3:0]  _GEN_2 = {{_qs_queue_15_io_deq_bits_echo_tl_state_size}, {_qs_queue_14_io_deq_bits_echo_tl_state_size}, {_qs_queue_13_io_deq_bits_echo_tl_state_size}, {_qs_queue_12_io_deq_bits_echo_tl_state_size}, {_qs_queue_11_io_deq_bits_echo_tl_state_size}, {_qs_queue_10_io_deq_bits_echo_tl_state_size}, {_qs_queue_9_io_deq_bits_echo_tl_state_size}, {_qs_queue_8_io_deq_bits_echo_tl_state_size}, {_qs_queue_7_io_deq_bits_echo_tl_state_size}, {_qs_queue_6_io_deq_bits_echo_tl_state_size}, {_qs_queue_5_io_deq_bits_echo_tl_state_size}, {_qs_queue_4_io_deq_bits_echo_tl_state_size}, {_qs_queue_3_io_deq_bits_echo_tl_state_size}, {_qs_queue_2_io_deq_bits_echo_tl_state_size}, {_qs_queue_1_io_deq_bits_echo_tl_state_size}, {_qs_queue_0_io_deq_bits_echo_tl_state_size}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  wire [15:0][3:0]  _GEN_3 = {{_qs_queue_15_io_deq_bits_echo_tl_state_source}, {_qs_queue_14_io_deq_bits_echo_tl_state_source}, {_qs_queue_13_io_deq_bits_echo_tl_state_source}, {_qs_queue_12_io_deq_bits_echo_tl_state_source}, {_qs_queue_11_io_deq_bits_echo_tl_state_source}, {_qs_queue_10_io_deq_bits_echo_tl_state_source}, {_qs_queue_9_io_deq_bits_echo_tl_state_source}, {_qs_queue_8_io_deq_bits_echo_tl_state_source}, {_qs_queue_7_io_deq_bits_echo_tl_state_source}, {_qs_queue_6_io_deq_bits_echo_tl_state_source}, {_qs_queue_5_io_deq_bits_echo_tl_state_source}, {_qs_queue_4_io_deq_bits_echo_tl_state_source}, {_qs_queue_3_io_deq_bits_echo_tl_state_source}, {_qs_queue_2_io_deq_bits_echo_tl_state_source}, {_qs_queue_1_io_deq_bits_echo_tl_state_source}, {_qs_queue_0_io_deq_bits_echo_tl_state_source}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  wire [15:0]       _GEN_4 = {{_qs_queue_15_io_deq_bits_last}, {_qs_queue_14_io_deq_bits_last}, {_qs_queue_13_io_deq_bits_last}, {_qs_queue_12_io_deq_bits_last}, {_qs_queue_11_io_deq_bits_last}, {_qs_queue_10_io_deq_bits_last}, {_qs_queue_9_io_deq_bits_last}, {_qs_queue_8_io_deq_bits_last}, {_qs_queue_7_io_deq_bits_last}, {_qs_queue_6_io_deq_bits_last}, {_qs_queue_5_io_deq_bits_last}, {_qs_queue_4_io_deq_bits_last}, {_qs_queue_3_io_deq_bits_last}, {_qs_queue_2_io_deq_bits_last}, {_qs_queue_1_io_deq_bits_last}, {_qs_queue_0_io_deq_bits_last}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20]
  assign nodeIn_r_bits_last = _GEN_4[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  wire [15:0]       _GEN_5 = {{_qs_queue_15_io_enq_ready}, {_qs_queue_14_io_enq_ready}, {_qs_queue_13_io_enq_ready}, {_qs_queue_12_io_enq_ready}, {_qs_queue_11_io_enq_ready}, {_qs_queue_10_io_enq_ready}, {_qs_queue_9_io_enq_ready}, {_qs_queue_8_io_enq_ready}, {_qs_queue_7_io_enq_ready}, {_qs_queue_6_io_enq_ready}, {_qs_queue_5_io_enq_ready}, {_qs_queue_4_io_enq_ready}, {_qs_queue_3_io_enq_ready}, {_qs_queue_2_io_enq_ready}, {_qs_queue_1_io_enq_ready}, {_qs_queue_0_io_enq_ready}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21]
  assign nodeOut_r_ready = _GEN_5[auto_out_r_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:21]
  wire [3:0]        _pending_next_T_2 = pending_count + {3'h0, pending_inc} - {3'h0, pending_dec};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_6 = pending_count_1 + {3'h0, pending_inc_1} - {3'h0, pending_dec_1};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_10 = pending_count_2 + {3'h0, pending_inc_2} - {3'h0, pending_dec_2};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_14 = pending_count_3 + {3'h0, pending_inc_3} - {3'h0, pending_dec_3};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_18 = pending_count_4 + {3'h0, pending_inc_4} - {3'h0, pending_dec_4};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_22 = pending_count_5 + {3'h0, pending_inc_5} - {3'h0, pending_dec_5};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_26 = pending_count_6 + {3'h0, pending_inc_6} - {3'h0, pending_dec_6};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_30 = pending_count_7 + {3'h0, pending_inc_7} - {3'h0, pending_dec_7};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_34 = pending_count_8 + {3'h0, pending_inc_8} - {3'h0, pending_dec_8};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_38 = pending_count_9 + {3'h0, pending_inc_9} - {3'h0, pending_dec_9};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_42 = pending_count_10 + {3'h0, pending_inc_10} - {3'h0, pending_dec_10};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_46 = pending_count_11 + {3'h0, pending_inc_11} - {3'h0, pending_dec_11};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_50 = pending_count_12 + {3'h0, pending_inc_12} - {3'h0, pending_dec_12};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_54 = pending_count_13 + {3'h0, pending_inc_13} - {3'h0, pending_dec_13};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_58 = pending_count_14 + {3'h0, pending_inc_14} - {3'h0, pending_dec_14};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire [3:0]        _pending_next_T_62 = pending_count_15 + {3'h0, pending_inc_15} - {3'h0, pending_dec_15};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:47, :96:46, :97:{27,40}]
  wire              _GEN_6 = ~locked | _queue_15_qs_15_deq_ready_T & nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :108:{15,23,37}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_7 = (|_pending_next_T_50) | (|_pending_next_T_46);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_8 = (|_pending_next_T_46) | (|_pending_next_T_42);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_9 = (|_pending_next_T_42) | (|_pending_next_T_38);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_10 = (|_pending_next_T_38) | (|_pending_next_T_34);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_11 = (|_pending_next_T_34) | (|_pending_next_T_30);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_12 = (|_pending_next_T_30) | (|_pending_next_T_26);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_13 = (|_pending_next_T_26) | (|_pending_next_T_22);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_14 = (|_pending_next_T_22) | (|_pending_next_T_18);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_15 = (|_pending_next_T_18) | (|_pending_next_T_14);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_16 = (|_pending_next_T_14) | (|_pending_next_T_10);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_17 = (|_pending_next_T_10) | (|_pending_next_T_6);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_18 = (|_pending_next_T_6) | (|_pending_next_T_2);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_19 = _GEN_9 | _GEN_11;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_20 = _GEN_10 | _GEN_12;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_21 = _GEN_11 | _GEN_13;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_22 = _GEN_12 | _GEN_14;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_23 = _GEN_13 | _GEN_15;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_24 = _GEN_14 | _GEN_16;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_25 = _GEN_15 | _GEN_17;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_26 = _GEN_16 | _GEN_18;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_27 = _GEN_17 | (|_pending_next_T_2);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_28 = _GEN_23 | _GEN_27;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_29 = _GEN_24 | _GEN_18;	// @[generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire              _GEN_30 = _GEN_25 | (|_pending_next_T_2);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire [14:0]       deq_id_lo = {~((|_pending_next_T_58) | (|_pending_next_T_54) | _GEN_7 | _GEN_19 | _GEN_28), ~((|_pending_next_T_54) | (|_pending_next_T_50) | _GEN_8 | _GEN_20 | _GEN_29), ~(_GEN_7 | _GEN_9 | _GEN_21 | _GEN_30), ~(_GEN_8 | _GEN_10 | _GEN_22 | _GEN_26), ~(_GEN_19 | _GEN_23 | _GEN_27), ~(_GEN_20 | _GEN_24 | _GEN_18), ~(_GEN_21 | _GEN_25 | (|_pending_next_T_2)), ~(_GEN_22 | _GEN_26), ~_GEN_28, ~_GEN_29, ~_GEN_30, ~_GEN_26, ~_GEN_27, ~_GEN_18, ~(|_pending_next_T_2)} & {|_pending_next_T_62, |_pending_next_T_58, |_pending_next_T_54, |_pending_next_T_50, |_pending_next_T_46, |_pending_next_T_42, |_pending_next_T_38, |_pending_next_T_34, |_pending_next_T_30, |_pending_next_T_26, |_pending_next_T_22, |_pending_next_T_18, |_pending_next_T_14, |_pending_next_T_10, |_pending_next_T_6};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :97:40, :102:18, :107:{31,33}, generators/rocket-chip/src/main/scala/util/package.scala:245:43]
  wire [6:0]        _deq_id_T_3 = deq_id_lo[14:8] | deq_id_lo[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:107:31, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]        _deq_id_T_5 = _deq_id_T_3[6:4] | _deq_id_T_3[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin
    if (reset) begin
      locked <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29]
      pending_count <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_1 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_2 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_3 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_4 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_5 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_6 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_7 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_8 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_9 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_10 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_11 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_12 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_13 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_14 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      pending_count_15 <= 4'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
    end
    else begin
      if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:108:23]
        locked <= |{|_pending_next_T_62, |_pending_next_T_58, |_pending_next_T_54, |_pending_next_T_50, |_pending_next_T_46, |_pending_next_T_42, |_pending_next_T_38, |_pending_next_T_34, |_pending_next_T_30, |_pending_next_T_26, |_pending_next_T_22, |_pending_next_T_18, |_pending_next_T_14, |_pending_next_T_10, |_pending_next_T_6, |_pending_next_T_2};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :90:26, :97:40, :102:18, :109:29]
      pending_count <= _pending_next_T_2;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_1 <= _pending_next_T_6;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_2 <= _pending_next_T_10;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_3 <= _pending_next_T_14;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_4 <= _pending_next_T_18;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_5 <= _pending_next_T_22;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_6 <= _pending_next_T_26;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_7 <= _pending_next_T_30;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_8 <= _pending_next_T_34;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_9 <= _pending_next_T_38;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_10 <= _pending_next_T_42;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_11 <= _pending_next_T_46;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_12 <= _pending_next_T_50;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_13 <= _pending_next_T_54;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_14 <= _pending_next_T_58;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
      pending_count_15 <= _pending_next_T_62;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40]
    end
    if (_GEN_6)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:108:23]
      deq_id <= {|(deq_id_lo[14:7]), |(_deq_id_T_3[6:3]), |(_deq_id_T_5[2:1]), _deq_id_T_5[2] | _deq_id_T_5[0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :107:31, :110:18, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        locked = _RANDOM[2'h0][0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29]
        deq_id = _RANDOM[2'h0][4:1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :84:25]
        pending_count = _RANDOM[2'h0][8:5];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_1 = _RANDOM[2'h0][12:9];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_2 = _RANDOM[2'h0][16:13];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_3 = _RANDOM[2'h0][20:17];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_4 = _RANDOM[2'h0][24:21];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_5 = _RANDOM[2'h0][28:25];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_6 = {_RANDOM[2'h0][31:29], _RANDOM[2'h1][0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :93:32]
        pending_count_7 = _RANDOM[2'h1][4:1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_8 = _RANDOM[2'h1][8:5];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_9 = _RANDOM[2'h1][12:9];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_10 = _RANDOM[2'h1][16:13];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_11 = _RANDOM[2'h1][20:17];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_12 = _RANDOM[2'h1][24:21];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_13 = _RANDOM[2'h1][28:25];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_14 = {_RANDOM[2'h1][31:29], _RANDOM[2'h2][0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
        pending_count_15 = _RANDOM[2'h2][4:1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:93:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_4 qs_queue_0 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_0_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_0 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_0 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_0_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_0_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_0_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_0_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_0_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_0_io_deq_bits_last)
  );
  Queue_4 qs_queue_1 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_1_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_1 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_1 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_1_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_1_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_1_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_1_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_1_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_1_io_deq_bits_last)
  );
  Queue_4 qs_queue_2 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_2_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_2 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_2 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_2_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_2_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_2_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_2_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_2_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_2_io_deq_bits_last)
  );
  Queue_4 qs_queue_3 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_3_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_3 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_3 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_3_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_3_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_3_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_3_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_3_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_3_io_deq_bits_last)
  );
  Queue_4 qs_queue_4 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_4_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_4 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_4 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_4_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_4_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_4_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_4_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_4_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_4_io_deq_bits_last)
  );
  Queue_4 qs_queue_5 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_5_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_5 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_5 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_5_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_5_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_5_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_5_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_5_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_5_io_deq_bits_last)
  );
  Queue_4 qs_queue_6 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_6_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_6 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_6 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_6_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_6_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_6_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_6_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_6_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_6_io_deq_bits_last)
  );
  Queue_4 qs_queue_7 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_7_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_7 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_7 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_7_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_7_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_7_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_7_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_7_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_7_io_deq_bits_last)
  );
  Queue_4 qs_queue_8 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_8_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_8 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_8 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_8_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_8_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_8_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_8_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_8_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_8_io_deq_bits_last)
  );
  Queue_4 qs_queue_9 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_9_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_9 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_9 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_9_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_9_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_9_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_9_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_9_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_9_io_deq_bits_last)
  );
  Queue_4 qs_queue_10 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_10_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_10 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_10 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_10_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_10_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_10_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_10_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_10_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_10_io_deq_bits_last)
  );
  Queue_4 qs_queue_11 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_11_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_11 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_11 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_11_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_11_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_11_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_11_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_11_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_11_io_deq_bits_last)
  );
  Queue_4 qs_queue_12 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_12_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_12 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_12 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_12_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_12_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_12_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_12_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_12_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_12_io_deq_bits_last)
  );
  Queue_4 qs_queue_13 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_13_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_13 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_13 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_13_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_13_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_13_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_13_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_13_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_13_io_deq_bits_last)
  );
  Queue_4 qs_queue_14 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_14_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_14 & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_14 & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_14_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_14_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_14_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_14_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_14_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_14_io_deq_bits_last)
  );
  Queue_4 qs_queue_15 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:67:27]
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_15_io_enq_ready),
    .io_enq_valid                     ((&auto_out_r_bits_id) & auto_out_r_valid),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28]
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     ((&deq_id) & _queue_15_qs_15_deq_ready_T),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_deq_bits_id                   (_qs_queue_15_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_15_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_15_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_15_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_15_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_15_io_deq_bits_last)
  );
  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = auto_out_b_bits_echo_tl_state_size;
  assign auto_in_b_bits_echo_tl_state_source = auto_out_b_bits_echo_tl_state_source;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = locked;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:83:29]
  assign auto_in_r_bits_id = _GEN[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  assign auto_in_r_bits_data = _GEN_0[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  assign auto_in_r_bits_resp = _GEN_1[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  assign auto_in_r_bits_echo_tl_state_size = _GEN_2[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  assign auto_in_r_bits_echo_tl_state_source = _GEN_3[deq_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20]
  assign auto_in_r_bits_last = nodeIn_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:116:20]
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;
  assign auto_out_aw_bits_lock = auto_in_aw_bits_lock;
  assign auto_out_aw_bits_cache = auto_in_aw_bits_cache;
  assign auto_out_aw_bits_prot = auto_in_aw_bits_prot;
  assign auto_out_aw_bits_qos = auto_in_aw_bits_qos;
  assign auto_out_aw_bits_echo_tl_state_size = auto_in_aw_bits_echo_tl_state_size;
  assign auto_out_aw_bits_echo_tl_state_source = auto_in_aw_bits_echo_tl_state_source;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;
  assign auto_out_ar_bits_lock = auto_in_ar_bits_lock;
  assign auto_out_ar_bits_cache = auto_in_ar_bits_cache;
  assign auto_out_ar_bits_prot = auto_in_ar_bits_prot;
  assign auto_out_ar_bits_qos = auto_in_ar_bits_qos;
  assign auto_out_ar_bits_echo_tl_state_size = auto_in_ar_bits_echo_tl_state_size;
  assign auto_out_ar_bits_echo_tl_state_source = auto_in_ar_bits_echo_tl_state_source;
  assign auto_out_r_ready = nodeOut_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Deinterleaver.scala:127:21]
endmodule

