

================================================================
== Vivado HLS Report for 'blendL'
================================================================
* Date:           Wed Mar  4 23:28:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  137|  1290124|  135|  1290122| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+-----+---------+-----+---------+----------+
        |                                 |                     |    Latency    |    Interval   | Pipeline |
        |             Instance            |        Module       | min |   max   | min |   max   |   Type   |
        +---------------------------------+---------------------+-----+---------+-----+---------+----------+
        |grp_blendOpt_480_640_83_fu_74    |blendOpt_480_640_83  |  136|  1290123|  135|  1290122| dataflow |
        |grp_blendOpt_480_640_s_fu_86     |blendOpt_480_640_s   |  136|  1290123|  135|  1290122| dataflow |
        |call_ln12_blendL_entry126_fu_98  |blendL_entry126      |    0|        0|    0|        0|   none   |
        +---------------------------------+---------------------+-----+---------+-----+---------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pyrLA1_cols_c_i = alloca i10, align 2" [test_blend/src/fusion.cpp:6]   --->   Operation 4 'alloca' 'pyrLA1_cols_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pyrLA1_rows_c_i = alloca i9, align 2" [test_blend/src/fusion.cpp:6]   --->   Operation 5 'alloca' 'pyrLA1_rows_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pyrLA0_cols_c_i = alloca i11, align 2" [test_blend/src/fusion.cpp:5]   --->   Operation 6 'alloca' 'pyrLA0_cols_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pyrLA0_rows_c_i = alloca i10, align 2" [test_blend/src/fusion.cpp:5]   --->   Operation 7 'alloca' 'pyrLA0_rows_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call fastcc void @blendL.entry126(i10* %pyrLA0_rows, i11* %pyrLA0_cols, i9* %pyrLA1_rows, i10* %pyrLA1_cols, i10* %pyrLA0_rows_c_i, i11* %pyrLA0_cols_c_i, i9* %pyrLA1_rows_c_i, i10* %pyrLA1_cols_c_i)" [test_blend/src/fusion.cpp:12]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @"blendOpt<480, 640>83"(i10* %pyrLA0_rows_c_i, i11* %pyrLA0_cols_c_i, i8* %pyrLA0_data_V, i8* %pyrLB0_data_V, i8* %pyrS0_data_V)" [test_blend/src/fusion.cpp:14]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "call fastcc void @"blendOpt<480, 640>"(i9* %pyrLA1_rows_c_i, i10* %pyrLA1_cols_c_i, i8* %pyrLA1_data_V, i8* %pyrLB1_data_V, i8* %pyrS1_data_V)" [test_blend/src/fusion.cpp:15]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrS1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrS0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLB1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLB0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLA1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLA0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA0_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %pyrLA0_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %pyrLA1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:12]   --->   Operation 21 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA0_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %pyrLA0_rows_c_i, i10* %pyrLA0_rows_c_i)" [test_blend/src/fusion.cpp:5]   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA0_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [test_blend/src/fusion.cpp:5]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA0_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %pyrLA0_cols_c_i, i11* %pyrLA0_cols_c_i)" [test_blend/src/fusion.cpp:5]   --->   Operation 24 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %pyrLA0_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [test_blend/src/fusion.cpp:5]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA1_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i9* %pyrLA1_rows_c_i, i9* %pyrLA1_rows_c_i)" [test_blend/src/fusion.cpp:6]   --->   Operation 26 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %pyrLA1_rows_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [test_blend/src/fusion.cpp:6]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA1_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %pyrLA1_cols_c_i, i10* %pyrLA1_cols_c_i)" [test_blend/src/fusion.cpp:6]   --->   Operation 28 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA1_cols_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [test_blend/src/fusion.cpp:6]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @"blendOpt<480, 640>83"(i10* %pyrLA0_rows_c_i, i11* %pyrLA0_cols_c_i, i8* %pyrLA0_data_V, i8* %pyrLB0_data_V, i8* %pyrS0_data_V)" [test_blend/src/fusion.cpp:14]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @"blendOpt<480, 640>"(i9* %pyrLA1_rows_c_i, i10* %pyrLA1_cols_c_i, i8* %pyrLA1_data_V, i8* %pyrLB1_data_V, i8* %pyrS1_data_V)" [test_blend/src/fusion.cpp:15]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pyrLA0_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLA0_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLA0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLA1_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLA1_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLA1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLB0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrLB1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrS0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyrS1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pyrLA1_cols_c_i           (alloca              ) [ 0111]
pyrLA1_rows_c_i           (alloca              ) [ 0111]
pyrLA0_cols_c_i           (alloca              ) [ 0111]
pyrLA0_rows_c_i           (alloca              ) [ 0111]
call_ln12                 (call                ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 0000]
empty                     (specchannel         ) [ 0000]
specinterface_ln5         (specinterface       ) [ 0000]
empty_54                  (specchannel         ) [ 0000]
specinterface_ln5         (specinterface       ) [ 0000]
empty_55                  (specchannel         ) [ 0000]
specinterface_ln6         (specinterface       ) [ 0000]
empty_56                  (specchannel         ) [ 0000]
specinterface_ln6         (specinterface       ) [ 0000]
call_ln14                 (call                ) [ 0000]
call_ln15                 (call                ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pyrLA0_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA0_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pyrLA0_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA0_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pyrLA0_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA0_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pyrLA1_rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA1_rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pyrLA1_cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA1_cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pyrLA1_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA1_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pyrLB0_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLB0_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pyrLB1_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLB1_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pyrS0_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrS0_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pyrS1_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrS1_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendL.entry126"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendOpt<480, 640>83"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendOpt<480, 640>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA0_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA0_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA1_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyrLA1_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="pyrLA1_cols_c_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pyrLA1_cols_c_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pyrLA1_rows_c_i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pyrLA1_rows_c_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="pyrLA0_cols_c_i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pyrLA0_cols_c_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pyrLA0_rows_c_i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pyrLA0_rows_c_i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_blendOpt_480_640_83_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="1"/>
<pin id="77" dir="0" index="2" bw="11" slack="1"/>
<pin id="78" dir="0" index="3" bw="8" slack="0"/>
<pin id="79" dir="0" index="4" bw="8" slack="0"/>
<pin id="80" dir="0" index="5" bw="8" slack="0"/>
<pin id="81" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_blendOpt_480_640_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="1"/>
<pin id="89" dir="0" index="2" bw="10" slack="1"/>
<pin id="90" dir="0" index="3" bw="8" slack="0"/>
<pin id="91" dir="0" index="4" bw="8" slack="0"/>
<pin id="92" dir="0" index="5" bw="8" slack="0"/>
<pin id="93" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="call_ln12_blendL_entry126_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="0" index="3" bw="9" slack="0"/>
<pin id="103" dir="0" index="4" bw="10" slack="0"/>
<pin id="104" dir="0" index="5" bw="10" slack="0"/>
<pin id="105" dir="0" index="6" bw="11" slack="0"/>
<pin id="106" dir="0" index="7" bw="9" slack="0"/>
<pin id="107" dir="0" index="8" bw="10" slack="0"/>
<pin id="108" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="pyrLA1_cols_c_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="pyrLA1_cols_c_i "/>
</bind>
</comp>

<comp id="120" class="1005" name="pyrLA1_rows_c_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="pyrLA1_rows_c_i "/>
</bind>
</comp>

<comp id="126" class="1005" name="pyrLA0_cols_c_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="pyrLA0_cols_c_i "/>
</bind>
</comp>

<comp id="132" class="1005" name="pyrLA0_rows_c_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="pyrLA0_rows_c_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="117"><net_src comp="58" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="123"><net_src comp="62" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="98" pin=7"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="129"><net_src comp="66" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="98" pin=6"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="135"><net_src comp="70" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyrS0_data_V | {2 3 }
	Port: pyrS1_data_V | {2 3 }
 - Input state : 
	Port: blendL : pyrLA0_rows | {1 }
	Port: blendL : pyrLA0_cols | {1 }
	Port: blendL : pyrLA0_data_V | {2 3 }
	Port: blendL : pyrLA1_rows | {1 }
	Port: blendL : pyrLA1_cols | {1 }
	Port: blendL : pyrLA1_data_V | {2 3 }
	Port: blendL : pyrLB0_data_V | {2 3 }
	Port: blendL : pyrLB1_data_V | {2 3 }
  - Chain level:
	State 1
		call_ln12 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_blendOpt_480_640_83_fu_74  |    10   |    73   | 77.9428 |   9773  |  11697  |    0    |
|   call   |   grp_blendOpt_480_640_s_fu_86  |    10   |    73   | 77.9428 |   9751  |  11693  |    0    |
|          | call_ln12_blendL_entry126_fu_98 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    20   |   146   | 155.886 |  19524  |  23390  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|pyrLA0_cols_c_i_reg_126|   11   |
|pyrLA0_rows_c_i_reg_132|   10   |
|pyrLA1_cols_c_i_reg_114|   10   |
|pyrLA1_rows_c_i_reg_120|    9   |
+-----------------------+--------+
|         Total         |   40   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   20   |   146  |   155  |  19524 |  23390 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   40   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   20   |   146  |   155  |  19564 |  23390 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
