// Seed: 4096837804
`endcelldefine
module module_0 (
    input logic id_0,
    input reg   id_1
);
  always @(posedge 1) id_2 <= id_1;
endmodule
