/**
 * \file IfxSmu_cfg.h
 * \brief SMU on-chip implementation data
 * \ingroup IfxLld_Smu
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2022 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such
 * terms of use are agreed, use of this file is subject to following:
 *
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or
 * organization obtaining a copy of the software and accompanying
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 *
 * \defgroup IfxLld_Smu SMU
 * \ingroup IfxLld
 * \defgroup IfxLld_Smu_Impl Implementation
 * \ingroup IfxLld_Smu
 * \defgroup IfxLld_Smu_Std Standard Driver
 * \ingroup IfxLld_Smu
 * \defgroup IfxLld_Smu_Impl_Enum_AlarmGroup Alarm Group Enumeration
 * \ingroup IfxLld_Smu_Impl
 * \defgroup IfxLld_Smu_Impl_Enum_ListAlarms List of Alarms Enumeration
 * \ingroup IfxLld_Smu_Impl
 */

#ifndef IFXSMU_CFG_H
#define IFXSMU_CFG_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "Cpu/Std/Ifx_Types.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief number of safety alarm groups.
 */
#define IFXSMU_NUM_OF_SAFETY_ALARM_GROUPS   (16)

#define IFXSMU_NUM_MODULES                  (1)

/** \brief number of security alarm groups.
 */
#define IFXSMU_NUM_OF_SECURITY_ALARM_GROUPS (2)

/** \brief number of shared alarm groups.
 */
#define IFXSMU_NUM_OF_SHARED_ALARM_GROUPS   (3)

/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Smu_Impl_Enum_AlarmGroup
 * \{ */

typedef enum
{
    IfxSmu_Alarm_SF_CPU0_CpuLockstepMismatchAlarm                                     = 0,   /**< \brief ALMSF0[0] :CPU0_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuCfiLockstepMismatchAlarm                                  = 0,   /**< \brief ALMSF0[0] :CPU0_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuAccessProtectionAlarm                                     = 1,   /**< \brief ALMSF0[1] :CPU0_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuSotaSelectRedundancyErrorAlarm                            = 2,   /**< \brief ALMSF0[2] :CPU0_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuCfiAccessProtectionAlarm                                  = 3,   /**< \brief ALMSF0[3] :CPU0_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuCfiWaitStateError                                         = 4,   /**< \brief ALMSF0[4] :CPU0_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU0_CpuInstructionFetchEdcErrorAlarm                             = 5,   /**< \brief ALMSF0[5] :CPU0_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU0_CpuDataSideAccessEdcErrorAlarm                               = 6,   /**< \brief ALMSF0[6] :CPU0_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccDoubleBitError                                = 7,   /**< \brief ALMSF0[7] :NVMPFRWB0A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccDoubleBitError                                = 8,   /**< \brief ALMSF0[8] :NVMPFRWB0B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMFSI0_NvmIncorrectBankMonitoring                                = 9,   /**< \brief ALMSF0[9] :NVMFSI0_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SF_NVMFSI0_NvmStaticConfigurationsMisrError                          = 10,  /**< \brief ALMSF0[10] :NVMFSI0_NvmStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMDFRWB0_DflashStaticConfigurationsMisrError                     = 11,  /**< \brief ALMSF0[11] :NVMDFRWB0_DflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMDMU_NvmSriAddressPhaseEdcError                                 = 12,  /**< \brief ALMSF0[12] :NVMDMU_NvmSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_NVMDMU_NvmSriWriteDataPhaseEdcError                               = 13,  /**< \brief ALMSF0[13] :NVMDMU_NvmSriWriteDataPhaseEdcError */
    IfxSmu_Alarm_SF_NVMDMU_NvmIncorrectBankMonitoring                                 = 14,  /**< \brief ALMSF0[14] :NVMDMU_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashDynamicConfigurationsSffError                    = 16,  /**< \brief ALMSF0[16] :NVMPFRWB0A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashDynamicConfigurationsSffError                    = 17,  /**< \brief ALMSF0[17] :NVMPFRWB0B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccSingleBitError                                = 18,  /**< \brief ALMSF0[18] :NVMPFRWB0A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccSingleBitError                                = 19,  /**< \brief ALMSF0[19] :NVMPFRWB0B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccError                                         = 20,  /**< \brief ALMSF0[20] :NVMPFRWB0A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEdcError                                         = 21,  /**< \brief ALMSF0[21] :NVMPFRWB0A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccSingleBitErrorAddressBufferFull               = 22,  /**< \brief ALMSF0[22] :NVMPFRWB0A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccDoubleBitErrorAddressBufferFull               = 23,  /**< \brief ALMSF0[23] :NVMPFRWB0A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashEccUncorrectableErrorAddressBufferFull           = 24,  /**< \brief ALMSF0[24] :NVMPFRWB0A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0A_PflashStaticConfigurationsMisrError                    = 25,  /**< \brief ALMSF0[25] :NVMPFRWB0A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccError                                         = 26,  /**< \brief ALMSF0[26] :NVMPFRWB0B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEdcError                                         = 27,  /**< \brief ALMSF0[27] :NVMPFRWB0B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccSingleBitErrorAddressBufferFull               = 28,  /**< \brief ALMSF0[28] :NVMPFRWB0B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccDoubleBitErrorAddressBufferFull               = 29,  /**< \brief ALMSF0[29] :NVMPFRWB0B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashEccUncorrectableErrorAddressBufferFull           = 30,  /**< \brief ALMSF0[30] :NVMPFRWB0B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB0B_PflashStaticConfigurationsMisrError                    = 31,  /**< \brief ALMSF0[31] :NVMPFRWB0B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU1_CpuLockstepMismatchAlarm                                     = 32,  /**< \brief ALMSF1[0] :CPU1_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuCfiLockstepMismatchAlarm                                  = 32,  /**< \brief ALMSF1[0] :CPU1_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuAccessProtectionAlarm                                     = 33,  /**< \brief ALMSF1[1] :CPU1_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuSotaSelectRedundancyErrorAlarm                            = 34,  /**< \brief ALMSF1[2] :CPU1_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuCfiAccessProtectionAlarm                                  = 35,  /**< \brief ALMSF1[3] :CPU1_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuCfiWaitStateError                                         = 36,  /**< \brief ALMSF1[4] :CPU1_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU1_CpuInstructionFetchEdcErrorAlarm                             = 37,  /**< \brief ALMSF1[5] :CPU1_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU1_CpuDataSideAccessEdcErrorAlarm                               = 38,  /**< \brief ALMSF1[6] :CPU1_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccDoubleBitError                                = 39,  /**< \brief ALMSF1[7] :NVMPFRWB1A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccDoubleBitError                                = 40,  /**< \brief ALMSF1[8] :NVMPFRWB1B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_VMTDMTU0_DmtuMiscellaneousError                                   = 41,  /**< \brief ALMSF1[9] :VMTDMTU0_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU0_DmtuCorrectableError                                     = 42,  /**< \brief ALMSF1[10] :VMTDMTU0_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU0_DmtuUncorrectableError                                   = 43,  /**< \brief ALMSF1[11] :VMTDMTU0_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU1_DmtuMiscellaneousError                                   = 44,  /**< \brief ALMSF1[12] :VMTDMTU1_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU1_DmtuCorrectableError                                     = 45,  /**< \brief ALMSF1[13] :VMTDMTU1_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU1_DmtuUncorrectableError                                   = 46,  /**< \brief ALMSF1[14] :VMTDMTU1_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU0_DmtuSffUncorrectableError                                = 47,  /**< \brief ALMSF1[15] :VMTDMTU0_DmtuSffUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU1_DmtuSffUncorrectableError                                = 47,  /**< \brief ALMSF1[15] :VMTDMTU1_DmtuSffUncorrectableError */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashDynamicConfigurationsSffError                    = 48,  /**< \brief ALMSF1[16] :NVMPFRWB1A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashDynamicConfigurationsSffError                    = 49,  /**< \brief ALMSF1[17] :NVMPFRWB1B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccSingleBitError                                = 50,  /**< \brief ALMSF1[18] :NVMPFRWB1A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccSingleBitError                                = 51,  /**< \brief ALMSF1[19] :NVMPFRWB1B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccError                                         = 52,  /**< \brief ALMSF1[20] :NVMPFRWB1A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEdcError                                         = 53,  /**< \brief ALMSF1[21] :NVMPFRWB1A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccSingleBitErrorAddressBufferFull               = 54,  /**< \brief ALMSF1[22] :NVMPFRWB1A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccDoubleBitErrorAddressBufferFull               = 55,  /**< \brief ALMSF1[23] :NVMPFRWB1A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashEccUncorrectableErrorAddressBufferFull           = 56,  /**< \brief ALMSF1[24] :NVMPFRWB1A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1A_PflashStaticConfigurationsMisrError                    = 57,  /**< \brief ALMSF1[25] :NVMPFRWB1A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccError                                         = 58,  /**< \brief ALMSF1[26] :NVMPFRWB1B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEdcError                                         = 59,  /**< \brief ALMSF1[27] :NVMPFRWB1B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccSingleBitErrorAddressBufferFull               = 60,  /**< \brief ALMSF1[28] :NVMPFRWB1B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccDoubleBitErrorAddressBufferFull               = 61,  /**< \brief ALMSF1[29] :NVMPFRWB1B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashEccUncorrectableErrorAddressBufferFull           = 62,  /**< \brief ALMSF1[30] :NVMPFRWB1B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB1B_PflashStaticConfigurationsMisrError                    = 63,  /**< \brief ALMSF1[31] :NVMPFRWB1B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU2_CpuLockstepMismatchAlarm                                     = 64,  /**< \brief ALMSF2[0] :CPU2_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuCfiLockstepMismatchAlarm                                  = 64,  /**< \brief ALMSF2[0] :CPU2_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuAccessProtectionAlarm                                     = 65,  /**< \brief ALMSF2[1] :CPU2_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuSotaSelectRedundancyErrorAlarm                            = 66,  /**< \brief ALMSF2[2] :CPU2_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuCfiAccessProtectionAlarm                                  = 67,  /**< \brief ALMSF2[3] :CPU2_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuCfiWaitStateError                                         = 68,  /**< \brief ALMSF2[4] :CPU2_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU2_CpuInstructionFetchEdcErrorAlarm                             = 69,  /**< \brief ALMSF2[5] :CPU2_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU2_CpuDataSideAccessEdcErrorAlarm                               = 70,  /**< \brief ALMSF2[6] :CPU2_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccDoubleBitError                                = 71,  /**< \brief ALMSF2[7] :NVMPFRWB2A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccDoubleBitError                                = 72,  /**< \brief ALMSF2[8] :NVMPFRWB2B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_VMTDMTU2_DmtuMiscellaneousError                                   = 73,  /**< \brief ALMSF2[9] :VMTDMTU2_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU2_DmtuCorrectableError                                     = 74,  /**< \brief ALMSF2[10] :VMTDMTU2_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU2_DmtuUncorrectableError                                   = 75,  /**< \brief ALMSF2[11] :VMTDMTU2_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU3_DmtuMiscellaneousError                                   = 76,  /**< \brief ALMSF2[12] :VMTDMTU3_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU3_DmtuCorrectableError                                     = 77,  /**< \brief ALMSF2[13] :VMTDMTU3_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU3_DmtuUncorrectableError                                   = 78,  /**< \brief ALMSF2[14] :VMTDMTU3_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU2_DmtuSffUncorrectableError                                = 79,  /**< \brief ALMSF2[15] :VMTDMTU2_DmtuSffUncorrectableError */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashDynamicConfigurationsSffError                    = 80,  /**< \brief ALMSF2[16] :NVMPFRWB2A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashDynamicConfigurationsSffError                    = 81,  /**< \brief ALMSF2[17] :NVMPFRWB2B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccSingleBitError                                = 82,  /**< \brief ALMSF2[18] :NVMPFRWB2A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccSingleBitError                                = 83,  /**< \brief ALMSF2[19] :NVMPFRWB2B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccError                                         = 84,  /**< \brief ALMSF2[20] :NVMPFRWB2A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEdcError                                         = 85,  /**< \brief ALMSF2[21] :NVMPFRWB2A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccSingleBitErrorAddressBufferFull               = 86,  /**< \brief ALMSF2[22] :NVMPFRWB2A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccDoubleBitErrorAddressBufferFull               = 87,  /**< \brief ALMSF2[23] :NVMPFRWB2A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashEccUncorrectableErrorAddressBufferFull           = 88,  /**< \brief ALMSF2[24] :NVMPFRWB2A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2A_PflashStaticConfigurationsMisrError                    = 89,  /**< \brief ALMSF2[25] :NVMPFRWB2A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccError                                         = 90,  /**< \brief ALMSF2[26] :NVMPFRWB2B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEdcError                                         = 91,  /**< \brief ALMSF2[27] :NVMPFRWB2B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccSingleBitErrorAddressBufferFull               = 92,  /**< \brief ALMSF2[28] :NVMPFRWB2B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccDoubleBitErrorAddressBufferFull               = 93,  /**< \brief ALMSF2[29] :NVMPFRWB2B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashEccUncorrectableErrorAddressBufferFull           = 94,  /**< \brief ALMSF2[30] :NVMPFRWB2B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB2B_PflashStaticConfigurationsMisrError                    = 95,  /**< \brief ALMSF2[31] :NVMPFRWB2B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU3_CpuLockstepMismatchAlarm                                     = 96,  /**< \brief ALMSF3[0] :CPU3_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuCfiLockstepMismatchAlarm                                  = 96,  /**< \brief ALMSF3[0] :CPU3_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuAccessProtectionAlarm                                     = 97,  /**< \brief ALMSF3[1] :CPU3_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuSotaSelectRedundancyErrorAlarm                            = 98,  /**< \brief ALMSF3[2] :CPU3_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuCfiAccessProtectionAlarm                                  = 99,  /**< \brief ALMSF3[3] :CPU3_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuCfiWaitStateError                                         = 100, /**< \brief ALMSF3[4] :CPU3_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU3_CpuInstructionFetchEdcErrorAlarm                             = 101, /**< \brief ALMSF3[5] :CPU3_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU3_CpuDataSideAccessEdcErrorAlarm                               = 102, /**< \brief ALMSF3[6] :CPU3_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccDoubleBitError                                = 103, /**< \brief ALMSF3[7] :NVMPFRWB3A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccDoubleBitError                                = 104, /**< \brief ALMSF3[8] :NVMPFRWB3B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_VMTDMTU4_DmtuMiscellaneousError                                   = 105, /**< \brief ALMSF3[9] :VMTDMTU4_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU4_DmtuCorrectableError                                     = 106, /**< \brief ALMSF3[10] :VMTDMTU4_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU4_DmtuUncorrectableError                                   = 107, /**< \brief ALMSF3[11] :VMTDMTU4_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU5_DmtuMiscellaneousError                                   = 108, /**< \brief ALMSF3[12] :VMTDMTU5_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU5_DmtuCorrectableError                                     = 109, /**< \brief ALMSF3[13] :VMTDMTU5_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU5_DmtuUncorrectableError                                   = 110, /**< \brief ALMSF3[14] :VMTDMTU5_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU4_DmtuSffUncorrectableError                                = 111, /**< \brief ALMSF3[15] :VMTDMTU4_DmtuSffUncorrectableError */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashDynamicConfigurationsSffError                    = 112, /**< \brief ALMSF3[16] :NVMPFRWB3A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashDynamicConfigurationsSffError                    = 113, /**< \brief ALMSF3[17] :NVMPFRWB3B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccSingleBitError                                = 114, /**< \brief ALMSF3[18] :NVMPFRWB3A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccSingleBitError                                = 115, /**< \brief ALMSF3[19] :NVMPFRWB3B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccError                                         = 116, /**< \brief ALMSF3[20] :NVMPFRWB3A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEdcError                                         = 117, /**< \brief ALMSF3[21] :NVMPFRWB3A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccSingleBitErrorAddressBufferFull               = 118, /**< \brief ALMSF3[22] :NVMPFRWB3A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccDoubleBitErrorAddressBufferFull               = 119, /**< \brief ALMSF3[23] :NVMPFRWB3A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashEccUncorrectableErrorAddressBufferFull           = 120, /**< \brief ALMSF3[24] :NVMPFRWB3A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3A_PflashStaticConfigurationsMisrError                    = 121, /**< \brief ALMSF3[25] :NVMPFRWB3A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccError                                         = 122, /**< \brief ALMSF3[26] :NVMPFRWB3B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEdcError                                         = 123, /**< \brief ALMSF3[27] :NVMPFRWB3B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccSingleBitErrorAddressBufferFull               = 124, /**< \brief ALMSF3[28] :NVMPFRWB3B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccDoubleBitErrorAddressBufferFull               = 125, /**< \brief ALMSF3[29] :NVMPFRWB3B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashEccUncorrectableErrorAddressBufferFull           = 126, /**< \brief ALMSF3[30] :NVMPFRWB3B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB3B_PflashStaticConfigurationsMisrError                    = 127, /**< \brief ALMSF3[31] :NVMPFRWB3B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU4_CpuLockstepMismatchAlarm                                     = 128, /**< \brief ALMSF4[0] :CPU4_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuCfiLockstepMismatchAlarm                                  = 128, /**< \brief ALMSF4[0] :CPU4_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuAccessProtectionAlarm                                     = 129, /**< \brief ALMSF4[1] :CPU4_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuSotaSelectRedundancyErrorAlarm                            = 130, /**< \brief ALMSF4[2] :CPU4_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuCfiAccessProtectionAlarm                                  = 131, /**< \brief ALMSF4[3] :CPU4_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuCfiWaitStateError                                         = 132, /**< \brief ALMSF4[4] :CPU4_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU4_CpuInstructionFetchEdcErrorAlarm                             = 133, /**< \brief ALMSF4[5] :CPU4_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU4_CpuDataSideAccessEdcErrorAlarm                               = 134, /**< \brief ALMSF4[6] :CPU4_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccDoubleBitError                                = 135, /**< \brief ALMSF4[7] :NVMPFRWB4A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccDoubleBitError                                = 136, /**< \brief ALMSF4[8] :NVMPFRWB4B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_VMTDMTU6_DmtuMiscellaneousError                                   = 137, /**< \brief ALMSF4[9] :VMTDMTU6_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMTDMTU6_DmtuCorrectableError                                     = 138, /**< \brief ALMSF4[10] :VMTDMTU6_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU6_DmtuUncorrectableError                                   = 139, /**< \brief ALMSF4[11] :VMTDMTU6_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMTDMTU6_DmtuSffUncorrectableError                                = 143, /**< \brief ALMSF4[15] :VMTDMTU6_DmtuSffUncorrectableError */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashDynamicConfigurationsSffError                    = 144, /**< \brief ALMSF4[16] :NVMPFRWB4A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashDynamicConfigurationsSffError                    = 145, /**< \brief ALMSF4[17] :NVMPFRWB4B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccSingleBitError                                = 146, /**< \brief ALMSF4[18] :NVMPFRWB4A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccSingleBitError                                = 147, /**< \brief ALMSF4[19] :NVMPFRWB4B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccError                                         = 148, /**< \brief ALMSF4[20] :NVMPFRWB4A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEdcError                                         = 149, /**< \brief ALMSF4[21] :NVMPFRWB4A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccSingleBitErrorAddressBufferFull               = 150, /**< \brief ALMSF4[22] :NVMPFRWB4A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccDoubleBitErrorAddressBufferFull               = 151, /**< \brief ALMSF4[23] :NVMPFRWB4A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashEccUncorrectableErrorAddressBufferFull           = 152, /**< \brief ALMSF4[24] :NVMPFRWB4A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4A_PflashStaticConfigurationsMisrError                    = 153, /**< \brief ALMSF4[25] :NVMPFRWB4A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccError                                         = 154, /**< \brief ALMSF4[26] :NVMPFRWB4B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEdcError                                         = 155, /**< \brief ALMSF4[27] :NVMPFRWB4B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccSingleBitErrorAddressBufferFull               = 156, /**< \brief ALMSF4[28] :NVMPFRWB4B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccDoubleBitErrorAddressBufferFull               = 157, /**< \brief ALMSF4[29] :NVMPFRWB4B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashEccUncorrectableErrorAddressBufferFull           = 158, /**< \brief ALMSF4[30] :NVMPFRWB4B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB4B_PflashStaticConfigurationsMisrError                    = 159, /**< \brief ALMSF4[31] :NVMPFRWB4B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU5_CpuLockstepMismatchAlarm                                     = 160, /**< \brief ALMSF5[0] :CPU5_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuCfiLockstepMismatchAlarm                                  = 160, /**< \brief ALMSF5[0] :CPU5_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuAccessProtectionAlarm                                     = 161, /**< \brief ALMSF5[1] :CPU5_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuSotaSelectRedundancyErrorAlarm                            = 162, /**< \brief ALMSF5[2] :CPU5_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuCfiAccessProtectionAlarm                                  = 163, /**< \brief ALMSF5[3] :CPU5_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuCfiWaitStateError                                         = 164, /**< \brief ALMSF5[4] :CPU5_CpuCfiWaitStateError */
    IfxSmu_Alarm_SF_CPU5_CpuInstructionFetchEdcErrorAlarm                             = 165, /**< \brief ALMSF5[5] :CPU5_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SF_CPU5_CpuDataSideAccessEdcErrorAlarm                               = 166, /**< \brief ALMSF5[6] :CPU5_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccDoubleBitError                                = 167, /**< \brief ALMSF5[7] :NVMPFRWB5A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccDoubleBitError                                = 168, /**< \brief ALMSF5[8] :NVMPFRWB5B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm0                                            = 170, /**< \brief ALMSF5[10] :CSS_SafetyDomainAlarm0 */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm1                                            = 171, /**< \brief ALMSF5[11] :CSS_SafetyDomainAlarm1 */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm2                                            = 172, /**< \brief ALMSF5[12] :CSS_SafetyDomainAlarm2 */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm3                                            = 173, /**< \brief ALMSF5[13] :CSS_SafetyDomainAlarm3 */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm4                                            = 174, /**< \brief ALMSF5[14] :CSS_SafetyDomainAlarm4 */
    IfxSmu_Alarm_SF_CSS_SafetyDomainAlarm5                                            = 175, /**< \brief ALMSF5[15] :CSS_SafetyDomainAlarm5 */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashDynamicConfigurationsSffError                    = 176, /**< \brief ALMSF5[16] :NVMPFRWB5A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashDynamicConfigurationsSffError                    = 177, /**< \brief ALMSF5[17] :NVMPFRWB5B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccSingleBitError                                = 178, /**< \brief ALMSF5[18] :NVMPFRWB5A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccSingleBitError                                = 179, /**< \brief ALMSF5[19] :NVMPFRWB5B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccError                                         = 180, /**< \brief ALMSF5[20] :NVMPFRWB5A_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEdcError                                         = 181, /**< \brief ALMSF5[21] :NVMPFRWB5A_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccSingleBitErrorAddressBufferFull               = 182, /**< \brief ALMSF5[22] :NVMPFRWB5A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccDoubleBitErrorAddressBufferFull               = 183, /**< \brief ALMSF5[23] :NVMPFRWB5A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashEccUncorrectableErrorAddressBufferFull           = 184, /**< \brief ALMSF5[24] :NVMPFRWB5A_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5A_PflashStaticConfigurationsMisrError                    = 185, /**< \brief ALMSF5[25] :NVMPFRWB5A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccError                                         = 186, /**< \brief ALMSF5[26] :NVMPFRWB5B_PflashEccError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEdcError                                         = 187, /**< \brief ALMSF5[27] :NVMPFRWB5B_PflashEdcError */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccSingleBitErrorAddressBufferFull               = 188, /**< \brief ALMSF5[28] :NVMPFRWB5B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccDoubleBitErrorAddressBufferFull               = 189, /**< \brief ALMSF5[29] :NVMPFRWB5B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashEccUncorrectableErrorAddressBufferFull           = 190, /**< \brief ALMSF5[30] :NVMPFRWB5B_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVMPFRWB5B_PflashStaticConfigurationsMisrError                    = 191, /**< \brief ALMSF5[31] :NVMPFRWB5B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_HSSL0_HsslSriReadDataEdcError                                     = 212, /**< \brief ALMSF6[20] :HSSL0_HsslSriReadDataEdcError */
    IfxSmu_Alarm_SF_HSSL1_HsslSriReadDataEdcError                                     = 213, /**< \brief ALMSF6[21] :HSSL1_HsslSriReadDataEdcError */
    IfxSmu_Alarm_SF_XSPI_XspiFsmAlarm                                                 = 214, /**< \brief ALMSF6[22] :XSPI_XspiFsmAlarm */
    IfxSmu_Alarm_SF_XSPI_XspiDataAddressErrorAlarm                                    = 215, /**< \brief ALMSF6[23] :XSPI_XspiDataAddressErrorAlarm */
    IfxSmu_Alarm_SF_HSPHY_HsphySffUncorrectableErrorAlarm                             = 217, /**< \brief ALMSF6[25] :HSPHY_HsphySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_LMU0_LmuInternalDataTransferEdcErrorAlarm                         = 224, /**< \brief ALMSF7[0] :LMU0_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU4_LmuInternalDataTransferEdcErrorAlarm                         = 224, /**< \brief ALMSF7[0] :LMU4_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU0_ApuAlarm                                                     = 225, /**< \brief ALMSF7[1] :LMU0_ApuAlarm */
    IfxSmu_Alarm_SF_LMU4_ApuAlarm                                                     = 225, /**< \brief ALMSF7[1] :LMU4_ApuAlarm */
    IfxSmu_Alarm_SF_LMU0_LmuSriAddressPhaseEdcError                                   = 227, /**< \brief ALMSF7[3] :LMU0_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU4_LmuSriAddressPhaseEdcError                                   = 227, /**< \brief ALMSF7[3] :LMU4_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU0_LmuSriWriteDataEdcError                                      = 228, /**< \brief ALMSF7[4] :LMU0_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU4_LmuSriWriteDataEdcError                                      = 228, /**< \brief ALMSF7[4] :LMU4_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU0_LmuControlRedundancyMismatch                                 = 229, /**< \brief ALMSF7[5] :LMU0_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU4_LmuControlRedundancyMismatch                                 = 229, /**< \brief ALMSF7[5] :LMU4_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU0_LmuControlRedundancySelfTestMismatch                         = 230, /**< \brief ALMSF7[6] :LMU0_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU4_LmuControlRedundancySelfTestMismatch                         = 230, /**< \brief ALMSF7[6] :LMU4_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU1_LmuInternalDataTransferEdcErrorAlarm                         = 231, /**< \brief ALMSF7[7] :LMU1_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU5_LmuInternalDataTransferEdcErrorAlarm                         = 231, /**< \brief ALMSF7[7] :LMU5_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU1_ApuAlarm                                                     = 232, /**< \brief ALMSF7[8] :LMU1_ApuAlarm */
    IfxSmu_Alarm_SF_LMU5_ApuAlarm                                                     = 232, /**< \brief ALMSF7[8] :LMU5_ApuAlarm */
    IfxSmu_Alarm_SF_LMU1_LmuSriAddressPhaseEdcError                                   = 234, /**< \brief ALMSF7[10] :LMU1_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU5_LmuSriAddressPhaseEdcError                                   = 234, /**< \brief ALMSF7[10] :LMU5_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU1_LmuSriWriteDataEdcError                                      = 235, /**< \brief ALMSF7[11] :LMU1_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU5_LmuSriWriteDataEdcError                                      = 235, /**< \brief ALMSF7[11] :LMU5_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU1_LmuControlRedundancyMismatch                                 = 236, /**< \brief ALMSF7[12] :LMU1_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU5_LmuControlRedundancyMismatch                                 = 236, /**< \brief ALMSF7[12] :LMU5_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU1_LmuControlRedundancySelfTestMismatch                         = 237, /**< \brief ALMSF7[13] :LMU1_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU5_LmuControlRedundancySelfTestMismatch                         = 237, /**< \brief ALMSF7[13] :LMU5_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU2_LmuInternalDataTransferEdcErrorAlarm                         = 238, /**< \brief ALMSF7[14] :LMU2_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU6_LmuInternalDataTransferEdcErrorAlarm                         = 238, /**< \brief ALMSF7[14] :LMU6_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU2_ApuAlarm                                                     = 239, /**< \brief ALMSF7[15] :LMU2_ApuAlarm */
    IfxSmu_Alarm_SF_LMU6_ApuAlarm                                                     = 239, /**< \brief ALMSF7[15] :LMU6_ApuAlarm */
    IfxSmu_Alarm_SF_LMU2_LmuSriAddressPhaseEdcError                                   = 241, /**< \brief ALMSF7[17] :LMU2_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU6_LmuSriAddressPhaseEdcError                                   = 241, /**< \brief ALMSF7[17] :LMU6_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU2_LmuSriWriteDataEdcError                                      = 242, /**< \brief ALMSF7[18] :LMU2_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU6_LmuSriWriteDataEdcError                                      = 242, /**< \brief ALMSF7[18] :LMU6_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU2_LmuControlRedundancyMismatch                                 = 243, /**< \brief ALMSF7[19] :LMU2_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU6_LmuControlRedundancyMismatch                                 = 243, /**< \brief ALMSF7[19] :LMU6_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU2_LmuControlRedundancySelfTestMismatch                         = 244, /**< \brief ALMSF7[20] :LMU2_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU6_LmuControlRedundancySelfTestMismatch                         = 244, /**< \brief ALMSF7[20] :LMU6_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU3_LmuInternalDataTransferEdcErrorAlarm                         = 245, /**< \brief ALMSF7[21] :LMU3_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU7_LmuInternalDataTransferEdcErrorAlarm                         = 245, /**< \brief ALMSF7[21] :LMU7_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU3_ApuAlarm                                                     = 246, /**< \brief ALMSF7[22] :LMU3_ApuAlarm */
    IfxSmu_Alarm_SF_LMU7_ApuAlarm                                                     = 246, /**< \brief ALMSF7[22] :LMU7_ApuAlarm */
    IfxSmu_Alarm_SF_LMU3_LmuSriAddressPhaseEdcError                                   = 248, /**< \brief ALMSF7[24] :LMU3_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU7_LmuSriAddressPhaseEdcError                                   = 248, /**< \brief ALMSF7[24] :LMU7_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU3_LmuSriWriteDataEdcError                                      = 249, /**< \brief ALMSF7[25] :LMU3_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU7_LmuSriWriteDataEdcError                                      = 249, /**< \brief ALMSF7[25] :LMU7_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU3_LmuControlRedundancyMismatch                                 = 250, /**< \brief ALMSF7[26] :LMU3_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU7_LmuControlRedundancyMismatch                                 = 250, /**< \brief ALMSF7[26] :LMU7_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU3_LmuControlRedundancySelfTestMismatch                         = 251, /**< \brief ALMSF7[27] :LMU3_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU7_LmuControlRedundancySelfTestMismatch                         = 251, /**< \brief ALMSF7[27] :LMU7_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_IR_IrLockstepMismatchAlarm                                        = 252, /**< \brief ALMSF7[28] :IR_IrLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_IR_IrEdcErrorAlarm                                                = 253, /**< \brief ALMSF7[29] :IR_IrEdcErrorAlarm */
    IfxSmu_Alarm_SF_DEBUG_OenSafetyFfTestFail                                         = 255, /**< \brief ALMSF7[31] :DEBUG_OenSafetyFfTestFail */
    IfxSmu_Alarm_SF_WTU_WtuCpu0WdtOverflowAccessErrorAlarm                            = 256, /**< \brief ALMSF8[0] :WTU_WtuCpu0WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu1WdtOverflowAccessErrorAlarm                            = 257, /**< \brief ALMSF8[1] :WTU_WtuCpu1WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu2WdtOverflowAccessErrorAlarm                            = 258, /**< \brief ALMSF8[2] :WTU_WtuCpu2WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu3WdtOverflowAccessErrorAlarm                            = 259, /**< \brief ALMSF8[3] :WTU_WtuCpu3WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu4WdtOverflowAccessErrorAlarm                            = 260, /**< \brief ALMSF8[4] :WTU_WtuCpu4WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu5WdtOverflowAccessErrorAlarm                            = 261, /**< \brief ALMSF8[5] :WTU_WtuCpu5WdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuSystemWdtOverflowAccessErrorAlarm                          = 262, /**< \brief ALMSF8[6] :WTU_WtuSystemWdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCombinedOverflowAccessErrorAlarm                           = 263, /**< \brief ALMSF8[7] :WTU_WtuCombinedOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuSffUncorrectableErrorAlarm                                 = 264, /**< \brief ALMSF8[8] :WTU_WtuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_LETH_LethSriEdcError                                              = 265, /**< \brief ALMSF8[9] :LETH_LethSriEdcError */
    IfxSmu_Alarm_SF_CLOCKING_CcuSafetyFlipFlopUncorrectableError                      = 271, /**< \brief ALMSF8[15] :CLOCKING_CcuSafetyFlipFlopUncorrectableError */
    IfxSmu_Alarm_SF_CLOCKING_SystemPllCrystalClockFrequencyOutOfRange                 = 272, /**< \brief ALMSF8[16] :CLOCKING_SystemPllCrystalClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralPllCrystalClockFrequencyOutOfRange             = 273, /**< \brief ALMSF8[17] :CLOCKING_PeripheralPllCrystalClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_EvrOscillatorClockFrequencyOutOfRange                    = 274, /**< \brief ALMSF8[18] :CLOCKING_EvrOscillatorClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_EvrOscillatorClockAliveError                             = 275, /**< \brief ALMSF8[19] :CLOCKING_EvrOscillatorClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_RampOscillatorClockAliveError                            = 276, /**< \brief ALMSF8[20] :CLOCKING_RampOscillatorClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralPllClockAliveError                             = 277, /**< \brief ALMSF8[21] :CLOCKING_PeripheralPllClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_SystemPllLossOfLockEvent                                 = 278, /**< \brief ALMSF8[22] :CLOCKING_SystemPllLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralPllLossOfLockEvent                             = 279, /**< \brief ALMSF8[23] :CLOCKING_PeripheralPllLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralPllKPreDividerKDividerError                    = 280, /**< \brief ALMSF8[24] :CLOCKING_PeripheralPllKPreDividerKDividerError */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralClockDividerError                              = 282, /**< \brief ALMSF8[26] :CLOCKING_PeripheralClockDividerError */
    IfxSmu_Alarm_SF_CLOCKING_RampOscillatorLossOfLockEvent                            = 283, /**< \brief ALMSF8[27] :CLOCKING_RampOscillatorLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKINGSYSPLL_SyspllSafetyFlipFlopUncorrectableError             = 284, /**< \brief ALMSF8[28] :CLOCKINGSYSPLL_SyspllSafetyFlipFlopUncorrectableError */
    IfxSmu_Alarm_SF_CLOCKINGPERPLL_PerpllSafetyFlipFlopUncorrectableError             = 285, /**< \brief ALMSF8[29] :CLOCKINGPERPLL_PerpllSafetyFlipFlopUncorrectableError */
    IfxSmu_Alarm_SF_DRE_DreAddressPhaseEccErrorAlarm                                  = 286, /**< \brief ALMSF8[30] :DRE_DreAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_DRE_DreDataPhaseEccErrorAlarm                                     = 287, /**< \brief ALMSF8[31] :DRE_DreDataPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonDts0OverTemperatureAlarm                               = 289, /**< \brief ALMSF9[1] :VTMON_VtmonDts0OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonDts1OverTemperatureAlarm                               = 291, /**< \brief ALMSF9[3] :VTMON_VtmonDts1OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonDts2OverTemperatureAlarm                               = 293, /**< \brief ALMSF9[5] :VTMON_VtmonDts2OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonDts3OverTemperatureAlarm                               = 295, /**< \brief ALMSF9[7] :VTMON_VtmonDts3OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonDts4OverTemperatureAlarm                               = 297, /**< \brief ALMSF9[9] :VTMON_VtmonDts4OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonSffUncorrectableErrorAlarm                             = 299, /**< \brief ALMSF9[11] :VTMON_VtmonSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PMSDTS_PmsDtsOverTemperatureAlarm                                 = 300, /**< \brief ALMSF9[12] :PMSDTS_PmsDtsOverTemperatureAlarm */
    IfxSmu_Alarm_SF_PMS_DcdcSyncAlarm                                                 = 303, /**< \brief ALMSF9[15] :PMS_DcdcSyncAlarm */
    IfxSmu_Alarm_SF_SCU_ScuSffUncorrectableErrorAlarm                                 = 316, /**< \brief ALMSF9[28] :SCU_ScuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SMM_SmmRegAlarm                                                   = 317, /**< \brief ALMSF9[29] :SMM_SmmRegAlarm */
    IfxSmu_Alarm_SF_PSI5_Psi5SafeProtocolErrorAlarm                                   = 318, /**< \brief ALMSF9[30] :PSI5_Psi5SafeProtocolErrorAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm0                                        = 320, /**< \brief ALMSF10[0] :SMU_SmuSafe0SoftwareAlarm0 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm0                                        = 320, /**< \brief ALMSF10[0] :SMU_SmuSafe1SoftwareAlarm0 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm1                                        = 321, /**< \brief ALMSF10[1] :SMU_SmuSafe0SoftwareAlarm1 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm1                                        = 321, /**< \brief ALMSF10[1] :SMU_SmuSafe1SoftwareAlarm1 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm2                                        = 322, /**< \brief ALMSF10[2] :SMU_SmuSafe0SoftwareAlarm2 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm2                                        = 322, /**< \brief ALMSF10[2] :SMU_SmuSafe1SoftwareAlarm2 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm3                                        = 323, /**< \brief ALMSF10[3] :SMU_SmuSafe0SoftwareAlarm3 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm3                                        = 323, /**< \brief ALMSF10[3] :SMU_SmuSafe1SoftwareAlarm3 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm4                                        = 324, /**< \brief ALMSF10[4] :SMU_SmuSafe0SoftwareAlarm4 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm4                                        = 324, /**< \brief ALMSF10[4] :SMU_SmuSafe1SoftwareAlarm4 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm5                                        = 325, /**< \brief ALMSF10[5] :SMU_SmuSafe0SoftwareAlarm5 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm5                                        = 325, /**< \brief ALMSF10[5] :SMU_SmuSafe1SoftwareAlarm5 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm6                                        = 326, /**< \brief ALMSF10[6] :SMU_SmuSafe0SoftwareAlarm6 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm6                                        = 326, /**< \brief ALMSF10[6] :SMU_SmuSafe1SoftwareAlarm6 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm7                                        = 327, /**< \brief ALMSF10[7] :SMU_SmuSafe0SoftwareAlarm7 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm7                                        = 327, /**< \brief ALMSF10[7] :SMU_SmuSafe1SoftwareAlarm7 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm8                                        = 328, /**< \brief ALMSF10[8] :SMU_SmuSafe0SoftwareAlarm8 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm8                                        = 328, /**< \brief ALMSF10[8] :SMU_SmuSafe1SoftwareAlarm8 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm9                                        = 329, /**< \brief ALMSF10[9] :SMU_SmuSafe0SoftwareAlarm9 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm9                                        = 329, /**< \brief ALMSF10[9] :SMU_SmuSafe1SoftwareAlarm9 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm10                                       = 330, /**< \brief ALMSF10[10] :SMU_SmuSafe0SoftwareAlarm10 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm10                                       = 330, /**< \brief ALMSF10[10] :SMU_SmuSafe1SoftwareAlarm10 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm11                                       = 331, /**< \brief ALMSF10[11] :SMU_SmuSafe0SoftwareAlarm11 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm11                                       = 331, /**< \brief ALMSF10[11] :SMU_SmuSafe1SoftwareAlarm11 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm12                                       = 332, /**< \brief ALMSF10[12] :SMU_SmuSafe0SoftwareAlarm12 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm12                                       = 332, /**< \brief ALMSF10[12] :SMU_SmuSafe1SoftwareAlarm12 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm13                                       = 333, /**< \brief ALMSF10[13] :SMU_SmuSafe0SoftwareAlarm13 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm13                                       = 333, /**< \brief ALMSF10[13] :SMU_SmuSafe1SoftwareAlarm13 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm14                                       = 334, /**< \brief ALMSF10[14] :SMU_SmuSafe0SoftwareAlarm14 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm14                                       = 334, /**< \brief ALMSF10[14] :SMU_SmuSafe1SoftwareAlarm14 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0SoftwareAlarm15                                       = 335, /**< \brief ALMSF10[15] :SMU_SmuSafe0SoftwareAlarm15 */
    IfxSmu_Alarm_SF_SMU_SmuSafe1SoftwareAlarm15                                       = 335, /**< \brief ALMSF10[15] :SMU_SmuSafe1SoftwareAlarm15 */
    IfxSmu_Alarm_SF_SMU_SmuSafe0Fsp0FaultStateActivationAlarm                         = 336, /**< \brief ALMSF10[16] :SMU_SmuSafe0Fsp0FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe1Fsp2FaultStateActivationAlarm                         = 336, /**< \brief ALMSF10[16] :SMU_SmuSafe1Fsp2FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe0Fsp1FaultStateActivationAlarm                         = 337, /**< \brief ALMSF10[17] :SMU_SmuSafe0Fsp1FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe1Fsp3FaultStateActivationAlarm                         = 337, /**< \brief ALMSF10[17] :SMU_SmuSafe1Fsp3FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe0Rt0TimeOutAlarm                                       = 338, /**< \brief ALMSF10[18] :SMU_SmuSafe0Rt0TimeOutAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe1Rt0TimeOutAlarm                                       = 338, /**< \brief ALMSF10[18] :SMU_SmuSafe1Rt0TimeOutAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe0Rt1TimeOutAlarm                                       = 339, /**< \brief ALMSF10[19] :SMU_SmuSafe0Rt1TimeOutAlarm */
    IfxSmu_Alarm_SF_SMU_SmuSafe1Rt1TimeOutAlarm                                       = 339, /**< \brief ALMSF10[19] :SMU_SmuSafe1Rt1TimeOutAlarm */
    IfxSmu_Alarm_SF_SMUSAFE0SMUSAFE1SMUCS_SmuSafe01SmuCsSffUncorrectableErrorAlarm    = 340, /**< \brief ALMSF10[20] :SMUSAFE0SMUSAFE1SMUCS_SmuSafe01SmuCsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SMUSTDBY_SmuStandbySffUncorrectableErrorAlarm                     = 341, /**< \brief ALMSF10[21] :SMUSTDBY_SmuStandbySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddevrsbOverVoltageAlarm                                = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddextOverVoltageAlarm                                  = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddextOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddmOverVoltageAlarm                                    = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddmOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddflexOverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddflexOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddOverVoltageAlarm                                     = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms0OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS0_Vddpms0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms1OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS0_Vddpms1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms2OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS0_Vddpms2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddsbramOverVoltageAlarm                                = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddsbramOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddpadOverVoltageAlarm                                  = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddspareOverVoltageAlarm                                = 349, /**< \brief ALMSF10[29] :PMSVMONS0_VddspareOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy0OverVoltageAlarm                               = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy1OverVoltageAlarm                               = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy2OverVoltageAlarm                               = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_VddhsifOverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS1_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vdd5spareOverVoltageAlarm                               = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vdd5spareOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy0OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy1OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy2OverVoltageAlarm                                 = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddcpulmu0OverVoltageAlarm                              = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddcpulmu0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddcpulmu1OverVoltageAlarm                              = 349, /**< \brief ALMSF10[29] :PMSVMONS1_Vddcpulmu1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_VddppuOverVoltageAlarm                                  = 349, /**< \brief ALMSF10[29] :PMSVMONS1_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONP3_VddextdcOverVoltageAlarm                                = 349, /**< \brief ALMSF10[29] :PMSVMONP3_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddevrsbUnderVoltageAlarm                               = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddextUnderVoltageAlarm                                 = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddmUnderVoltageAlarm                                   = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddflexUnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddflexUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddUnderVoltageAlarm                                    = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms0UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS0_Vddpms0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms1UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS0_Vddpms1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_Vddpms2UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS0_Vddpms2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddsbramUnderVoltageAlarm                               = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddsbramUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddpadUnderVoltageAlarm                                 = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS0_VddspareUnderVoltageAlarm                               = 350, /**< \brief ALMSF10[30] :PMSVMONS0_VddspareUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy0UnderVoltageAlarm                              = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy1UnderVoltageAlarm                              = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphphy2UnderVoltageAlarm                              = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_VddhsifUnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS1_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vdd5spareUnderVoltageAlarm                              = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vdd5spareUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy0UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy1UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddphy2UnderVoltageAlarm                                = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddcpulmu0UnderVoltageAlarm                             = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddcpulmu0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_Vddcpulmu1UnderVoltageAlarm                             = 350, /**< \brief ALMSF10[30] :PMSVMONS1_Vddcpulmu1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONS1_VddppuUnderVoltageAlarm                                 = 350, /**< \brief ALMSF10[30] :PMSVMONS1_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMSVMONP3_VddextdcUnderVoltageAlarm                               = 350, /**< \brief ALMSF10[30] :PMSVMONP3_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarSotaSwapConfigurationAlarm                            = 352, /**< \brief ALMSF11[0] :SRI0_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarAddressPhaseEdcErrorAlarm                             = 353, /**< \brief ALMSF11[1] :SRI0_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarWriteDataEdcErrorAlarm                                = 354, /**< \brief ALMSF11[2] :SRI0_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarBusErrorEventAlarm                                    = 355, /**< \brief ALMSF11[3] :SRI0_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarSotaSwapConfigurationAlarm                            = 356, /**< \brief ALMSF11[4] :SRI1_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarAddressPhaseEdcErrorAlarm                             = 357, /**< \brief ALMSF11[5] :SRI1_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarWriteDataEdcErrorAlarm                                = 358, /**< \brief ALMSF11[6] :SRI1_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarBusErrorEventAlarm                                    = 359, /**< \brief ALMSF11[7] :SRI1_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarSotaSwapConfigurationAlarm                            = 360, /**< \brief ALMSF11[8] :SRI2_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarAddressPhaseEdcErrorAlarm                             = 361, /**< \brief ALMSF11[9] :SRI2_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarWriteDataEdcErrorAlarm                                = 362, /**< \brief ALMSF11[10] :SRI2_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarBusErrorEventAlarm                                    = 363, /**< \brief ALMSF11[11] :SRI2_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_S2F0_SriS2fAddressPhaseEdcErrorAlarm                              = 364, /**< \brief ALMSF11[12] :S2F0_SriS2fAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2F0_SriS2fWriteDataEdcErrorAlarm                                 = 365, /**< \brief ALMSF11[13] :S2F0_SriS2fWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_A2SPPUSTU_SriA2sAddressPhaseEccErrorAlarm                         = 366, /**< \brief ALMSF11[14] :A2SPPUSTU_SriA2sAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_A2SPPUCBU_SriA2sAddressPhaseEccErrorAlarm                         = 367, /**< \brief ALMSF11[15] :A2SPPUCBU_SriA2sAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_F2S0_SriF2sReadDataEdcErrorAlarm                                  = 368, /**< \brief ALMSF11[16] :F2S0_SriF2sReadDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2APPUCSM_SriS2aAddressPhaseEdcErrorAlarm                         = 369, /**< \brief ALMSF11[17] :S2APPUCSM_SriS2aAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2APPUCSM_SriS2aWriteDataEdcErrorAlarm                            = 370, /**< \brief ALMSF11[18] :S2APPUCSM_SriS2aWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_A2SPPUSTU_SriA2sReadDataEdcErrorAlarm                             = 371, /**< \brief ALMSF11[19] :A2SPPUSTU_SriA2sReadDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2L_SriS2lAddressPhaseEdcErrorAlarm                               = 372, /**< \brief ALMSF11[20] :S2L_SriS2lAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2L_SriS2lWriteDataEdcErrorAlarm                                  = 373, /**< \brief ALMSF11[21] :S2L_SriS2lWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_A2SPPUCBU_SriA2sReadDataEdcErrorAlarm                             = 375, /**< \brief ALMSF11[23] :A2SPPUCBU_SriA2sReadDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarSotaSwapConfigurationAlarm                            = 376, /**< \brief ALMSF11[24] :SRI4_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarAddressPhaseEdcErrorAlarm                             = 377, /**< \brief ALMSF11[25] :SRI4_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarWriteDataEdcErrorAlarm                                = 378, /**< \brief ALMSF11[26] :SRI4_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarBusErrorEventAlarm                                    = 379, /**< \brief ALMSF11[27] :SRI4_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_S2F3_SriS2fAddressPhaseEdcErrorAlarm                              = 380, /**< \brief ALMSF11[28] :S2F3_SriS2fAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2F3_SriS2fWriteDataEdcErrorAlarm                                 = 381, /**< \brief ALMSF11[29] :S2F3_SriS2fWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_FPICOMBCU_FpiErrorAlarm                                           = 383, /**< \brief ALMSF11[31] :FPICOMBCU_FpiErrorAlarm */
    IfxSmu_Alarm_SF_FPICOMBCU_FpiEdcErrorAlarm                                        = 383, /**< \brief ALMSF11[31] :FPICOMBCU_FpiEdcErrorAlarm */
    IfxSmu_Alarm_SF_PSI5_Psi5SffUncorrectableErrorAlarm                               = 391, /**< \brief ALMSF12[7] :PSI5_Psi5SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_FPISBCU_FpiErrorAlarm                                             = 397, /**< \brief ALMSF12[13] :FPISBCU_FpiErrorAlarm */
    IfxSmu_Alarm_SF_FPISBCU_FpiEdcErrorAlarm                                          = 397, /**< \brief ALMSF12[13] :FPISBCU_FpiEdcErrorAlarm */
    IfxSmu_Alarm_SF_FPITBCU_FpiErrorAlarm                                             = 399, /**< \brief ALMSF12[15] :FPITBCU_FpiErrorAlarm */
    IfxSmu_Alarm_SF_FPITBCU_FpiEdcErrorAlarm                                          = 399, /**< \brief ALMSF12[15] :FPITBCU_FpiEdcErrorAlarm */
    IfxSmu_Alarm_SF_PORT32_PortSffUncorrectableErrorAlarm                             = 404, /**< \brief ALMSF12[20] :PORT32_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT33_PortSffUncorrectableErrorAlarm                             = 404, /**< \brief ALMSF12[20] :PORT33_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm0                                                  = 408, /**< \brief ALMSF12[24] :ADC_AdcSmuAlarm0 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm1                                                  = 409, /**< \brief ALMSF12[25] :ADC_AdcSmuAlarm1 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm2                                                  = 410, /**< \brief ALMSF12[26] :ADC_AdcSmuAlarm2 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm3                                                  = 411, /**< \brief ALMSF12[27] :ADC_AdcSmuAlarm3 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm4                                                  = 412, /**< \brief ALMSF12[28] :ADC_AdcSmuAlarm4 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm5                                                  = 413, /**< \brief ALMSF12[29] :ADC_AdcSmuAlarm5 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm6                                                  = 414, /**< \brief ALMSF12[30] :ADC_AdcSmuAlarm6 */
    IfxSmu_Alarm_SF_ADC_AdcSmuAlarm7                                                  = 415, /**< \brief ALMSF12[31] :ADC_AdcSmuAlarm7 */
    IfxSmu_Alarm_SF_PMS_PmsSffUncorrectableErrorAlarm                                 = 424, /**< \brief ALMSF13[8] :PMS_PmsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_LLI_LliParityeccDecodingAlarm                                     = 426, /**< \brief ALMSF13[10] :LLI_LliParityeccDecodingAlarm */
    IfxSmu_Alarm_SF_DMA0_DmaLockstepMismatchAlarm                                     = 427, /**< \brief ALMSF13[11] :DMA0_DmaLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_DMA0_DmaSriReadDataEdcError                                       = 428, /**< \brief ALMSF13[12] :DMA0_DmaSriReadDataEdcError */
    IfxSmu_Alarm_SF_PPU_PpuSffRegisterMonitorAlarm                                    = 429, /**< \brief ALMSF13[13] :PPU_PpuSffRegisterMonitorAlarm */
    IfxSmu_Alarm_SF_DMA1_DmaLockstepMismatchAlarm                                     = 431, /**< \brief ALMSF13[15] :DMA1_DmaLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_DMA1_DmaSriReadDataEdcError                                       = 432, /**< \brief ALMSF13[16] :DMA1_DmaSriReadDataEdcError */
    IfxSmu_Alarm_SF_DFT_TestmodeAlarm                                                 = 437, /**< \brief ALMSF13[21] :DFT_TestmodeAlarm */
    IfxSmu_Alarm_SF_DFT_LbistAlarm                                                    = 438, /**< \brief ALMSF13[22] :DFT_LbistAlarm */
    IfxSmu_Alarm_SF_PPU_PpuWdtTo                                                      = 443, /**< \brief ALMSF13[27] :PPU_PpuWdtTo */
    IfxSmu_Alarm_SF_PPU_PpuHssiErr                                                    = 444, /**< \brief ALMSF13[28] :PPU_PpuHssiErr */
    IfxSmu_Alarm_SF_PPU_PpuHsSbe                                                      = 445, /**< \brief ALMSF13[29] :PPU_PpuHsSbe */
    IfxSmu_Alarm_SF_PPU_PpuInterruptHandlingAlarm                                     = 446, /**< \brief ALMSF13[30] :PPU_PpuInterruptHandlingAlarm */
    IfxSmu_Alarm_SF_PPU_PpuShutdownHandlingAlarm                                      = 447, /**< \brief ALMSF13[31] :PPU_PpuShutdownHandlingAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarSotaSwapConfigurationAlarm                            = 448, /**< \brief ALMSF14[0] :SRI3_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarAddressPhaseEdcErrorAlarm                             = 449, /**< \brief ALMSF14[1] :SRI3_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarWriteDataEdcErrorAlarm                                = 450, /**< \brief ALMSF14[2] :SRI3_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarBusErrorEventAlarm                                    = 451, /**< \brief ALMSF14[3] :SRI3_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI5_SriXbarSotaSwapConfigurationAlarm                            = 452, /**< \brief ALMSF14[4] :SRI5_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI5_SriXbarAddressPhaseEdcErrorAlarm                             = 453, /**< \brief ALMSF14[5] :SRI5_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI5_SriXbarWriteDataEdcErrorAlarm                                = 454, /**< \brief ALMSF14[6] :SRI5_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI5_SriXbarBusErrorEventAlarm                                    = 455, /**< \brief ALMSF14[7] :SRI5_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI6_SriXbarSotaSwapConfigurationAlarm                            = 456, /**< \brief ALMSF14[8] :SRI6_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI6_SriXbarAddressPhaseEdcErrorAlarm                             = 457, /**< \brief ALMSF14[9] :SRI6_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI6_SriXbarWriteDataEdcErrorAlarm                                = 458, /**< \brief ALMSF14[10] :SRI6_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI6_SriXbarBusErrorEventAlarm                                    = 459, /**< \brief ALMSF14[11] :SRI6_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI7_SriXbarSotaSwapConfigurationAlarm                            = 460, /**< \brief ALMSF14[12] :SRI7_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI7_SriXbarAddressPhaseEdcErrorAlarm                             = 461, /**< \brief ALMSF14[13] :SRI7_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI7_SriXbarWriteDataEdcErrorAlarm                                = 462, /**< \brief ALMSF14[14] :SRI7_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_SRI7_SriXbarBusErrorEventAlarm                                    = 463, /**< \brief ALMSF14[15] :SRI7_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_S2F1_SriS2fAddressPhaseEdcErrorAlarm                              = 464, /**< \brief ALMSF14[16] :S2F1_SriS2fAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2F1_SriS2fWriteDataEdcErrorAlarm                                 = 465, /**< \brief ALMSF14[17] :S2F1_SriS2fWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2F2_SriS2fAddressPhaseEdcErrorAlarm                              = 466, /**< \brief ALMSF14[18] :S2F2_SriS2fAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2F2_SriS2fWriteDataEdcErrorAlarm                                 = 467, /**< \brief ALMSF14[19] :S2F2_SriS2fWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2APPUVMEM_SriS2aAddressPhaseEdcErrorAlarm                        = 472, /**< \brief ALMSF14[24] :S2APPUVMEM_SriS2aAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2APPUVMEM_SriS2aWriteDataEdcErrorAlarm                           = 473, /**< \brief ALMSF14[25] :S2APPUVMEM_SriS2aWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU8_LmuInternalDataTransferEdcErrorAlarm                         = 480, /**< \brief ALMSF15[0] :LMU8_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU9_LmuInternalDataTransferEdcErrorAlarm                         = 480, /**< \brief ALMSF15[0] :LMU9_LmuInternalDataTransferEdcErrorAlarm */
    IfxSmu_Alarm_SF_LMU8_ApuAlarm                                                     = 481, /**< \brief ALMSF15[1] :LMU8_ApuAlarm */
    IfxSmu_Alarm_SF_LMU9_ApuAlarm                                                     = 481, /**< \brief ALMSF15[1] :LMU9_ApuAlarm */
    IfxSmu_Alarm_SF_LMU8_LmuSriAddressPhaseEdcError                                   = 483, /**< \brief ALMSF15[3] :LMU8_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU9_LmuSriAddressPhaseEdcError                                   = 483, /**< \brief ALMSF15[3] :LMU9_LmuSriAddressPhaseEdcError */
    IfxSmu_Alarm_SF_LMU8_LmuSriWriteDataEdcError                                      = 484, /**< \brief ALMSF15[4] :LMU8_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU9_LmuSriWriteDataEdcError                                      = 484, /**< \brief ALMSF15[4] :LMU9_LmuSriWriteDataEdcError */
    IfxSmu_Alarm_SF_LMU8_LmuControlRedundancyMismatch                                 = 485, /**< \brief ALMSF15[5] :LMU8_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU9_LmuControlRedundancyMismatch                                 = 485, /**< \brief ALMSF15[5] :LMU9_LmuControlRedundancyMismatch */
    IfxSmu_Alarm_SF_LMU8_LmuControlRedundancySelfTestMismatch                         = 486, /**< \brief ALMSF15[6] :LMU8_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_LMU9_LmuControlRedundancySelfTestMismatch                         = 486, /**< \brief ALMSF15[6] :LMU9_LmuControlRedundancySelfTestMismatch */
    IfxSmu_Alarm_SF_S2LEGTM_SriS2lAddressPhaseEdcErrorAlarm                           = 505, /**< \brief ALMSF15[25] :S2LEGTM_SriS2lAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_SF_S2LEGTM_SriS2lWriteDataEdcErrorAlarm                              = 506, /**< \brief ALMSF15[26] :S2LEGTM_SriS2lWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SF_CANXL_CanxlSriReadDataEdcError                                    = 508, /**< \brief ALMSF15[28] :CANXL_CanxlSriReadDataEdcError */
    IfxSmu_Alarm_CS_PMSVMONP0_VddOverVoltageAlarm                                     = 0,   /**< \brief ALMCS0[0] :PMSVMONP0_VddOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP0_VddUnderVoltageAlarm                                    = 1,   /**< \brief ALMCS0[1] :PMSVMONP0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP1_VddextOverVoltageAlarm                                  = 2,   /**< \brief ALMCS0[2] :PMSVMONP1_VddextOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP2_VddextdcOverVoltageAlarm                                = 2,   /**< \brief ALMCS0[2] :PMSVMONP2_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddevrsbOverVoltageAlarm                                = 2,   /**< \brief ALMCS0[2] :PMSVMONP4_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP1_VddextUnderVoltageAlarm                                 = 3,   /**< \brief ALMCS0[3] :PMSVMONP1_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP2_VddextdcUnderVoltageAlarm                               = 3,   /**< \brief ALMCS0[3] :PMSVMONP2_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddevrsbUnderVoltageAlarm                               = 3,   /**< \brief ALMCS0[3] :PMSVMONP4_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP2_OverVoltageAlarm                                        = 4,   /**< \brief ALMCS0[4] :PMSVMONP2_OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP3_VdddclsOverVoltageAlarm                                 = 4,   /**< \brief ALMCS0[4] :PMSVMONP3_VdddclsOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddmOverVoltageAlarm                                    = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_VddmOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy0OverVoltageAlarm                               = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy1OverVoltageAlarm                               = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy2OverVoltageAlarm                               = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddhsifOverVoltageAlarm                                 = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vdd5spareOverVoltageAlarm                               = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vdd5spareOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddpadOverVoltageAlarm                                  = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddcpulmu0OverVoltageAlarm                              = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddcpulmu0OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddcpulmu1OverVoltageAlarm                              = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddcpulmu1OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddppuOverVoltageAlarm                                  = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddspareOverVoltageAlarm                                = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_VddspareOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy0OverVoltageAlarm                                 = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy1OverVoltageAlarm                                 = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy2OverVoltageAlarm                                 = 4,   /**< \brief ALMCS0[4] :PMSVMONP4_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP2_UnderVoltageAlarm                                       = 5,   /**< \brief ALMCS0[5] :PMSVMONP2_UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP3_VdddclsUnderVoltageAlarm                                = 5,   /**< \brief ALMCS0[5] :PMSVMONP3_VdddclsUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddmUnderVoltageAlarm                                   = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy0UnderVoltageAlarm                              = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy1UnderVoltageAlarm                              = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphphy2UnderVoltageAlarm                              = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddhsifUnderVoltageAlarm                                = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vdd5spareUnderVoltageAlarm                              = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vdd5spareUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddpadUnderVoltageAlarm                                 = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddcpulmu0UnderVoltageAlarm                             = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddcpulmu0UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddcpulmu1UnderVoltageAlarm                             = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddcpulmu1UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddppuUnderVoltageAlarm                                 = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_VddspareUnderVoltageAlarm                               = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_VddspareUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy0UnderVoltageAlarm                                = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy1UnderVoltageAlarm                                = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMSVMONP4_Vddphy2UnderVoltageAlarm                                = 5,   /**< \brief ALMCS0[5] :PMSVMONP4_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_CS_CSS_KeyUsageError                                                 = 10,  /**< \brief ALMCS0[10] :CSS_KeyUsageError */
    IfxSmu_Alarm_CS_CSS_PhysicalError                                                 = 11,  /**< \brief ALMCS0[11] :CSS_PhysicalError */
    IfxSmu_Alarm_CS_CSS_AuthFailError                                                 = 12,  /**< \brief ALMCS0[12] :CSS_AuthFailError */
    IfxSmu_Alarm_CS_CSS_SecuredDomainAlarm                                            = 13,  /**< \brief ALMCS0[13] :CSS_SecuredDomainAlarm */
    IfxSmu_Alarm_CS_DEBUG_DapActiveDapInterfaceActivated                              = 15,  /**< \brief ALMCS0[15] :DEBUG_DapActiveDapInterfaceActivated */
    IfxSmu_Alarm_CS_DEBUG_TraceEnTraceLogicEnabled                                    = 16,  /**< \brief ALMCS0[16] :DEBUG_TraceEnTraceLogicEnabled */
    IfxSmu_Alarm_CS_DEBUG_DebugIfUnlockedDebugInterfaceUnlocked                       = 17,  /**< \brief ALMCS0[17] :DEBUG_DebugIfUnlockedDebugInterfaceUnlocked */
    IfxSmu_Alarm_CS_CSRMCSROM_CsromAccessViolationError                               = 20,  /**< \brief ALMCS0[20] :CSRMCSROM_CsromAccessViolationError */
    IfxSmu_Alarm_CS_FPISBCU_FpiErrorAlarm                                             = 25,  /**< \brief ALMCS0[25] :FPISBCU_FpiErrorAlarm */
    IfxSmu_Alarm_CS_FPITBCU_FpiErrorAlarm                                             = 27,  /**< \brief ALMCS0[27] :FPITBCU_FpiErrorAlarm */
    IfxSmu_Alarm_CS_FPICSBCU_FpiErrorAlarm                                            = 28,  /**< \brief ALMCS0[28] :FPICSBCU_FpiErrorAlarm */
    IfxSmu_Alarm_CS_FPICOMBCU_FpiErrorAlarm                                           = 29,  /**< \brief ALMCS0[29] :FPICOMBCU_FpiErrorAlarm */
    IfxSmu_Alarm_CS_CLOCKING_SriClockSecurityError                                    = 30,  /**< \brief ALMCS0[30] :CLOCKING_SriClockSecurityError */
    IfxSmu_Alarm_CS_IR_IrEdcErrorAlarm                                                = 31,  /**< \brief ALMCS0[31] :IR_IrEdcErrorAlarm */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm0                                           = 32,  /**< \brief ALMCS1[0] :SMU_SmuCsSoftwareAlarm0 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm1                                           = 33,  /**< \brief ALMCS1[1] :SMU_SmuCsSoftwareAlarm1 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm2                                           = 34,  /**< \brief ALMCS1[2] :SMU_SmuCsSoftwareAlarm2 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm3                                           = 35,  /**< \brief ALMCS1[3] :SMU_SmuCsSoftwareAlarm3 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm4                                           = 36,  /**< \brief ALMCS1[4] :SMU_SmuCsSoftwareAlarm4 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm5                                           = 37,  /**< \brief ALMCS1[5] :SMU_SmuCsSoftwareAlarm5 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm6                                           = 38,  /**< \brief ALMCS1[6] :SMU_SmuCsSoftwareAlarm6 */
    IfxSmu_Alarm_CS_SMU_SmuCsSoftwareAlarm7                                           = 39,  /**< \brief ALMCS1[7] :SMU_SmuCsSoftwareAlarm7 */
    IfxSmu_Alarm_CS_SRI0_SriXbarBusErrorEventSecurityAlarm                            = 40,  /**< \brief ALMCS1[8] :SRI0_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarBusErrorEventSecurityAlarm                            = 41,  /**< \brief ALMCS1[9] :SRI1_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI2_SriXbarBusErrorEventSecurityAlarm                            = 42,  /**< \brief ALMCS1[10] :SRI2_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI3_SriXbarBusErrorEventSecurityAlarm                            = 43,  /**< \brief ALMCS1[11] :SRI3_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarBusErrorEventSecurityAlarm                            = 44,  /**< \brief ALMCS1[12] :SRI4_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI5_SriXbarBusErrorEventSecurityAlarm                            = 45,  /**< \brief ALMCS1[13] :SRI5_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI6_SriXbarBusErrorEventSecurityAlarm                            = 46,  /**< \brief ALMCS1[14] :SRI6_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI7_SriXbarBusErrorEventSecurityAlarm                            = 47,  /**< \brief ALMCS1[15] :SRI7_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SMU_SmuCsRt0TimeOutAlarm                                          = 50,  /**< \brief ALMCS1[18] :SMU_SmuCsRt0TimeOutAlarm */
    IfxSmu_Alarm_CS_CPU0_CpuLockstepMismatchAlarm                                     = 52,  /**< \brief ALMCS1[20] :CPU0_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_CS_CPU0_CpuCfiLockstepMismatchAlarm                                  = 52,  /**< \brief ALMCS1[20] :CPU0_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_CS_CPU0_CpuInstructionFetchEdcErrorAlarm                             = 53,  /**< \brief ALMCS1[21] :CPU0_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_CS_CPU0_CpuDataSideAccessEdcErrorAlarm                               = 54,  /**< \brief ALMCS1[22] :CPU0_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI0_SriXbarAddressPhaseEdcErrorAlarm                             = 56,  /**< \brief ALMCS1[24] :SRI0_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI0_SriXbarWriteDataEdcErrorAlarm                                = 57,  /**< \brief ALMCS1[25] :SRI0_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarAddressPhaseEdcErrorAlarm                             = 58,  /**< \brief ALMCS1[26] :SRI1_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarWriteDataEdcErrorAlarm                                = 59,  /**< \brief ALMCS1[27] :SRI1_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarAddressPhaseEdcErrorAlarm                             = 60,  /**< \brief ALMCS1[28] :SRI4_SriXbarAddressPhaseEdcErrorAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarWriteDataEdcErrorAlarm                                = 61,  /**< \brief ALMCS1[29] :SRI4_SriXbarWriteDataEdcErrorAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuLockstepMismatchAlarm                                    = 0,   /**< \brief ALMSH0[0] :CPUCS_CpuLockstepMismatchAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuCfiLockstepMismatchAlarm                                 = 0,   /**< \brief ALMSH0[0] :CPUCS_CpuCfiLockstepMismatchAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuAccessProtectionAlarm                                    = 1,   /**< \brief ALMSH0[1] :CPUCS_CpuAccessProtectionAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuSotaSelectRedundancyErrorAlarm                           = 2,   /**< \brief ALMSH0[2] :CPUCS_CpuSotaSelectRedundancyErrorAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuCfiAccessProtectionAlarm                                 = 3,   /**< \brief ALMSH0[3] :CPUCS_CpuCfiAccessProtectionAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuCfiWaitStateError                                        = 4,   /**< \brief ALMSH0[4] :CPUCS_CpuCfiWaitStateError */
    IfxSmu_Alarm_SH_CPUCS_CpuInstructionFetchEdcErrorAlarm                            = 5,   /**< \brief ALMSH0[5] :CPUCS_CpuInstructionFetchEdcErrorAlarm */
    IfxSmu_Alarm_SH_CPUCS_CpuDataSideAccessEdcErrorAlarm                              = 6,   /**< \brief ALMSH0[6] :CPUCS_CpuDataSideAccessEdcErrorAlarm */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccDoubleBitError                                = 7,   /**< \brief ALMSH0[7] :NVMPFRWBCS_PflashEccDoubleBitError */
    IfxSmu_Alarm_SH_NVMFSI1_NvmIncorrectBankMonitoring                                = 14,  /**< \brief ALMSH0[14] :NVMFSI1_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SH_NVMFSI1_NvmStaticConfigurationsMisrError                          = 15,  /**< \brief ALMSH0[15] :NVMFSI1_NvmStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_NVMDFRWB1_DflashStaticConfigurationsMisrError                     = 16,  /**< \brief ALMSH0[16] :NVMDFRWB1_DflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashDynamicConfigurationsSffError                    = 17,  /**< \brief ALMSH0[17] :NVMPFRWBCS_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccSingleBitError                                = 18,  /**< \brief ALMSH0[18] :NVMPFRWBCS_PflashEccSingleBitError */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccError                                         = 20,  /**< \brief ALMSH0[20] :NVMPFRWBCS_PflashEccError */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEdcError                                         = 21,  /**< \brief ALMSH0[21] :NVMPFRWBCS_PflashEdcError */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccSingleBitErrorAddressBufferFull               = 22,  /**< \brief ALMSH0[22] :NVMPFRWBCS_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccDoubleBitErrorAddressBufferFull               = 23,  /**< \brief ALMSH0[23] :NVMPFRWBCS_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashEccUncorrectableErrorAddressBufferFull           = 24,  /**< \brief ALMSH0[24] :NVMPFRWBCS_PflashEccUncorrectableErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVMPFRWBCS_PflashStaticConfigurationsMisrError                    = 25,  /**< \brief ALMSH0[25] :NVMPFRWBCS_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_WTU_WtuCpucsWdtOverflowAccessErrorAlarm                           = 31,  /**< \brief ALMSH0[31] :WTU_WtuCpucsWdtOverflowAccessErrorAlarm */
    IfxSmu_Alarm_SH_CSS_SffAlarm                                                      = 39,  /**< \brief ALMSH1[7] :CSS_SffAlarm */
    IfxSmu_Alarm_SH_CSRMCSCU_CscuSffUncorrectableError                                = 42,  /**< \brief ALMSH1[10] :CSRMCSCU_CscuSffUncorrectableError */
    IfxSmu_Alarm_SH_FPICSBCU_FpiErrorAlarm                                            = 48,  /**< \brief ALMSH1[16] :FPICSBCU_FpiErrorAlarm */
    IfxSmu_Alarm_SH_FPICSBCU_FpiEdcErrorAlarm                                         = 48,  /**< \brief ALMSH1[16] :FPICSBCU_FpiEdcErrorAlarm */
    IfxSmu_Alarm_SH_VMTDMTU0_DmtuMiscellaneousError                                   = 64,  /**< \brief ALMSH2[0] :VMTDMTU0_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU0_DmtuCorrectableError                                     = 65,  /**< \brief ALMSH2[1] :VMTDMTU0_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU0_DmtuUncorrectableError                                   = 66,  /**< \brief ALMSH2[2] :VMTDMTU0_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU1_DmtuMiscellaneousError                                   = 67,  /**< \brief ALMSH2[3] :VMTDMTU1_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU1_DmtuCorrectableError                                     = 68,  /**< \brief ALMSH2[4] :VMTDMTU1_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU1_DmtuUncorrectableError                                   = 69,  /**< \brief ALMSH2[5] :VMTDMTU1_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU2_DmtuMiscellaneousError                                   = 70,  /**< \brief ALMSH2[6] :VMTDMTU2_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU2_DmtuCorrectableError                                     = 71,  /**< \brief ALMSH2[7] :VMTDMTU2_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU2_DmtuUncorrectableError                                   = 72,  /**< \brief ALMSH2[8] :VMTDMTU2_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU3_DmtuMiscellaneousError                                   = 73,  /**< \brief ALMSH2[9] :VMTDMTU3_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU3_DmtuCorrectableError                                     = 74,  /**< \brief ALMSH2[10] :VMTDMTU3_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU3_DmtuUncorrectableError                                   = 75,  /**< \brief ALMSH2[11] :VMTDMTU3_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU4_DmtuMiscellaneousError                                   = 76,  /**< \brief ALMSH2[12] :VMTDMTU4_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU4_DmtuCorrectableError                                     = 77,  /**< \brief ALMSH2[13] :VMTDMTU4_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU4_DmtuUncorrectableError                                   = 78,  /**< \brief ALMSH2[14] :VMTDMTU4_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU5_DmtuMiscellaneousError                                   = 79,  /**< \brief ALMSH2[15] :VMTDMTU5_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU5_DmtuCorrectableError                                     = 80,  /**< \brief ALMSH2[16] :VMTDMTU5_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU5_DmtuUncorrectableError                                   = 81,  /**< \brief ALMSH2[17] :VMTDMTU5_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU6_DmtuMiscellaneousError                                   = 82,  /**< \brief ALMSH2[18] :VMTDMTU6_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMTDMTU6_DmtuCorrectableError                                     = 83,  /**< \brief ALMSH2[19] :VMTDMTU6_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMTDMTU6_DmtuUncorrectableError                                   = 84,  /**< \brief ALMSH2[20] :VMTDMTU6_DmtuUncorrectableError */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddevrsbUnderVoltageAlarm                            = 64,  /**< \brief ALMSTDBY2[0] :PMSVMONS0_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddextUnderVoltageAlarm                              = 65,  /**< \brief ALMSTDBY2[1] :PMSVMONS0_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddmUnderVoltageAlarm                                = 66,  /**< \brief ALMSTDBY2[2] :PMSVMONS0_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddflexUnderVoltageAlarm                             = 67,  /**< \brief ALMSTDBY2[3] :PMSVMONS0_VddflexUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddUnderVoltageAlarm                                 = 68,  /**< \brief ALMSTDBY2[4] :PMSVMONS0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms0UnderVoltageAlarm                             = 69,  /**< \brief ALMSTDBY2[5] :PMSVMONS0_Vddpms0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms1UnderVoltageAlarm                             = 70,  /**< \brief ALMSTDBY2[6] :PMSVMONS0_Vddpms1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms2UnderVoltageAlarm                             = 71,  /**< \brief ALMSTDBY2[7] :PMSVMONS0_Vddpms2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddsbramUnderVoltageAlarm                            = 72,  /**< \brief ALMSTDBY2[8] :PMSVMONS0_VddsbramUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddpadUnderVoltageAlarm                              = 73,  /**< \brief ALMSTDBY2[9] :PMSVMONS0_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddspareUnderVoltageAlarm                            = 74,  /**< \brief ALMSTDBY2[10] :PMSVMONS0_VddspareUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy0UnderVoltageAlarm                           = 75,  /**< \brief ALMSTDBY2[11] :PMSVMONS1_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy1UnderVoltageAlarm                           = 76,  /**< \brief ALMSTDBY2[12] :PMSVMONS1_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy2UnderVoltageAlarm                           = 77,  /**< \brief ALMSTDBY2[13] :PMSVMONS1_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_VddhsifUnderVoltageAlarm                             = 78,  /**< \brief ALMSTDBY2[14] :PMSVMONS1_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vdd5spareUnderVoltageAlarm                           = 79,  /**< \brief ALMSTDBY2[15] :PMSVMONS1_Vdd5spareUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy0UnderVoltageAlarm                             = 80,  /**< \brief ALMSTDBY2[16] :PMSVMONS1_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy1UnderVoltageAlarm                             = 81,  /**< \brief ALMSTDBY2[17] :PMSVMONS1_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy2UnderVoltageAlarm                             = 82,  /**< \brief ALMSTDBY2[18] :PMSVMONS1_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddcpulmu0UnderVoltageAlarm                          = 83,  /**< \brief ALMSTDBY2[19] :PMSVMONS1_Vddcpulmu0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddcpulmu1UnderVoltageAlarm                          = 84,  /**< \brief ALMSTDBY2[20] :PMSVMONS1_Vddcpulmu1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_VddppuUnderVoltageAlarm                              = 85,  /**< \brief ALMSTDBY2[21] :PMSVMONS1_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONP3_VddextdcUnderVoltageAlarm                            = 86,  /**< \brief ALMSTDBY2[22] :PMSVMONP3_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddevrsbOverVoltageAlarm                             = 96,  /**< \brief ALMSTDBY3[0] :PMSVMONS0_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddextOverVoltageAlarm                               = 97,  /**< \brief ALMSTDBY3[1] :PMSVMONS0_VddextOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddmOverVoltageAlarm                                 = 98,  /**< \brief ALMSTDBY3[2] :PMSVMONS0_VddmOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddflexOverVoltageAlarm                              = 99,  /**< \brief ALMSTDBY3[3] :PMSVMONS0_VddflexOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddOverVoltageAlarm                                  = 100, /**< \brief ALMSTDBY3[4] :PMSVMONS0_VddOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms0OverVoltageAlarm                              = 101, /**< \brief ALMSTDBY3[5] :PMSVMONS0_Vddpms0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms1OverVoltageAlarm                              = 102, /**< \brief ALMSTDBY3[6] :PMSVMONS0_Vddpms1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_Vddpms2OverVoltageAlarm                              = 103, /**< \brief ALMSTDBY3[7] :PMSVMONS0_Vddpms2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddsbramOverVoltageAlarm                             = 104, /**< \brief ALMSTDBY3[8] :PMSVMONS0_VddsbramOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddpadOverVoltageAlarm                               = 105, /**< \brief ALMSTDBY3[9] :PMSVMONS0_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS0_VddspareOverVoltageAlarm                             = 106, /**< \brief ALMSTDBY3[10] :PMSVMONS0_VddspareOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy0OverVoltageAlarm                            = 107, /**< \brief ALMSTDBY3[11] :PMSVMONS1_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy1OverVoltageAlarm                            = 108, /**< \brief ALMSTDBY3[12] :PMSVMONS1_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphphy2OverVoltageAlarm                            = 109, /**< \brief ALMSTDBY3[13] :PMSVMONS1_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_VddhsifOverVoltageAlarm                              = 110, /**< \brief ALMSTDBY3[14] :PMSVMONS1_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vdd5spareOverVoltageAlarm                            = 111, /**< \brief ALMSTDBY3[15] :PMSVMONS1_Vdd5spareOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy0OverVoltageAlarm                              = 112, /**< \brief ALMSTDBY3[16] :PMSVMONS1_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy1OverVoltageAlarm                              = 113, /**< \brief ALMSTDBY3[17] :PMSVMONS1_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddphy2OverVoltageAlarm                              = 114, /**< \brief ALMSTDBY3[18] :PMSVMONS1_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddcpulmu0OverVoltageAlarm                           = 115, /**< \brief ALMSTDBY3[19] :PMSVMONS1_Vddcpulmu0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_Vddcpulmu1OverVoltageAlarm                           = 116, /**< \brief ALMSTDBY3[20] :PMSVMONS1_Vddcpulmu1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONS1_VddppuOverVoltageAlarm                               = 117, /**< \brief ALMSTDBY3[21] :PMSVMONS1_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMSVMONP3_VddextdcOverVoltageAlarm                             = 118, /**< \brief ALMSTDBY3[22] :PMSVMONP3_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUCS_SmuCsCriticalAlarm                                    = 128, /**< \brief ALMSTDBY4[0] :SMUSMUCS_SmuCsCriticalAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUCS_SmuCsAliveAlarm                                       = 129, /**< \brief ALMSTDBY4[1] :SMUSMUCS_SmuCsAliveAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUSAFE0_SmuSafe0AliveAlarm                                 = 130, /**< \brief ALMSTDBY4[2] :SMUSMUSAFE0_SmuSafe0AliveAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUSAFE1_SmuSafe1AliveAlarm                                 = 131, /**< \brief ALMSTDBY4[3] :SMUSMUSAFE1_SmuSafe1AliveAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUSAFE0_SmuSafe0CriticalAlarm                              = 132, /**< \brief ALMSTDBY4[4] :SMUSMUSAFE0_SmuSafe0CriticalAlarm */
    IfxSmu_Alarm_STDBY_SMUSMUSAFE1_SmuSafe1CriticalAlarm                              = 133, /**< \brief ALMSTDBY4[5] :SMUSMUSAFE1_SmuSafe1CriticalAlarm */
    IfxSmu_Alarm_STDBY_PMSPORDET_VddlvdevrsbDetUnderVoltageAlarm                      = 135, /**< \brief ALMSTDBY4[7] :PMSPORDET_VddlvdevrsbDetUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_PmsSffUncorrectableErrorAlarm                              = 136, /**< \brief ALMSTDBY4[8] :PMS_PmsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_STDBY_PMSDTS_PmsDtsOverTemperatureAlarm                              = 139, /**< \brief ALMSTDBY4[11] :PMSDTS_PmsDtsOverTemperatureAlarm */
    IfxSmu_Alarm_STDBY_CLOCKING_SystemPllClockAliveError                              = 140, /**< \brief ALMSTDBY4[12] :CLOCKING_SystemPllClockAliveError */
    IfxSmu_Alarm_STDBY_CLOCKING_SystemPllKPreDividerKDividerError                     = 144, /**< \brief ALMSTDBY4[16] :CLOCKING_SystemPllKPreDividerKDividerError */
    IfxSmu_Alarm_STDBY_CLOCKING_SystemClockDividerError                               = 144, /**< \brief ALMSTDBY4[16] :CLOCKING_SystemClockDividerError */
    IfxSmu_Alarm_STDBY_SMUSAFE0SMUSAFE1SMUCS_SmuSafe01SmuCsSffUncorrectableErrorAlarm = 145, /**< \brief ALMSTDBY4[17] :SMUSAFE0SMUSAFE1SMUCS_SmuSafe01SmuCsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_STDBY_SMM_SmmResetAlarm                                              = 146, /**< \brief ALMSTDBY4[18] :SMM_SmmResetAlarm */
}IfxSmu_Alarm;

/** \} */

#endif /* IFXSMU_CFG_H */
