/*
 * samsung EXYNOS FIMC-IS2 (Imaging Subsystem) driver
 *
 *  Copyright (C) 2016 Samsung Electronics Co., Ltd.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#ifndef FIMC_IS_SFR_MCSC_V3_20_H
#define FIMC_IS_SFR_MCSC_V3_20_H

#include "fimc-is-hw-api-common.h"

enum fimc_is_mcsc_reg_name {
	MCSC_R_SC_GCTRL_0,
	MCSC_R_APB_CLK_GATE_CTRL,
	MCSC_R_SHADOW_REG_CTRL,
	MCSC_R_STOP_REQ_POST_EN_CTRL_0,
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_SC_RESET_CTRL_0,
	MCSC_R_CORE0_CLK_GATE_CTRL,
	MCSC_R_SC0_CLK_GATE_CTRL,
	MCSC_R_PC0_CLK_GATE_CTRL,
	MCSC_R_SCALE_PATH_CTRL,
	MCSC_R_SHADOW_MEM_RD_CTRL,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA,
	MCSC_R_INPUT0_IMG_SIZE,
	MCSC_R_SC0_CTRL,
	MCSC_R_SC0_SRC_POS,
	MCSC_R_SC0_SRC_SIZE,
	MCSC_R_SC0_DST_SIZE,
	MCSC_R_SC0_H_RATIO,
	MCSC_R_SC0_V_RATIO,
	MCSC_R_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_SC0_ROUND_MODE,
	MCSC_R_SC0_V_COEFF_0AB,
	MCSC_R_SC0_V_COEFF_0CD,
	MCSC_R_SC0_V_COEFF_1AB,
	MCSC_R_SC0_V_COEFF_1CD,
	MCSC_R_SC0_V_COEFF_2AB,
	MCSC_R_SC0_V_COEFF_2CD,
	MCSC_R_SC0_V_COEFF_3AB,
	MCSC_R_SC0_V_COEFF_3CD,
	MCSC_R_SC0_V_COEFF_4AB,
	MCSC_R_SC0_V_COEFF_4CD,
	MCSC_R_SC0_V_COEFF_5AB,
	MCSC_R_SC0_V_COEFF_5CD,
	MCSC_R_SC0_V_COEFF_6AB,
	MCSC_R_SC0_V_COEFF_6CD,
	MCSC_R_SC0_V_COEFF_7AB,
	MCSC_R_SC0_V_COEFF_7CD,
	MCSC_R_SC0_V_COEFF_8AB,
	MCSC_R_SC0_V_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_0AB,
	MCSC_R_SC0_H_COEFF_0CD,
	MCSC_R_SC0_H_COEFF_0EF,
	MCSC_R_SC0_H_COEFF_0GH,
	MCSC_R_SC0_H_COEFF_1AB,
	MCSC_R_SC0_H_COEFF_1CD,
	MCSC_R_SC0_H_COEFF_1EF,
	MCSC_R_SC0_H_COEFF_1GH,
	MCSC_R_SC0_H_COEFF_2AB,
	MCSC_R_SC0_H_COEFF_2CD,
	MCSC_R_SC0_H_COEFF_2EF,
	MCSC_R_SC0_H_COEFF_2GH,
	MCSC_R_SC0_H_COEFF_3AB,
	MCSC_R_SC0_H_COEFF_3CD,
	MCSC_R_SC0_H_COEFF_3EF,
	MCSC_R_SC0_H_COEFF_3GH,
	MCSC_R_SC0_H_COEFF_4AB,
	MCSC_R_SC0_H_COEFF_4CD,
	MCSC_R_SC0_H_COEFF_4EF,
	MCSC_R_SC0_H_COEFF_4GH,
	MCSC_R_SC0_H_COEFF_5AB,
	MCSC_R_SC0_H_COEFF_5CD,
	MCSC_R_SC0_H_COEFF_5EF,
	MCSC_R_SC0_H_COEFF_5GH,
	MCSC_R_SC0_H_COEFF_6AB,
	MCSC_R_SC0_H_COEFF_6CD,
	MCSC_R_SC0_H_COEFF_6EF,
	MCSC_R_SC0_H_COEFF_6GH,
	MCSC_R_SC0_H_COEFF_7AB,
	MCSC_R_SC0_H_COEFF_7CD,
	MCSC_R_SC0_H_COEFF_7EF,
	MCSC_R_SC0_H_COEFF_7GH,
	MCSC_R_SC0_H_COEFF_8AB,
	MCSC_R_SC0_H_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_8EF,
	MCSC_R_SC0_H_COEFF_8GH,
	MCSC_R_PC0_POST_SC_CTRL,
	MCSC_R_PC0_POST_SC_IMG_SIZE,
	MCSC_R_PC0_POST_SC_DST_SIZE,
	MCSC_R_PC0_POST_SC_H_RATIO,
	MCSC_R_PC0_POST_SC_V_RATIO,
	MCSC_R_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_PC0_CONV420_CTRL,
	MCSC_R_PC0_CONV420_WEIGHT,
	MCSC_R_PC0_BCHS_CTRL,
	MCSC_R_PC0_BCHS_BC,
	MCSC_R_PC0_BCHS_HS1,
	MCSC_R_PC0_BCHS_HS2,
	MCSC_R_PC0_BCHS_CLAMP,
	MCSC_R_PC0_OTF_OUT_CTRL,
	MCSC_R_PC0_DMA_OUT_CTRL,
	MCSC_R_PC1_DMA_OUT_CTRL,
	MCSC_R_PC2_DMA_OUT_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_INPUT_STATUS_0,
	MCSC_R_SCALER_INTERRUPT_MASK_0,
	MCSC_R_SCALER_INTERRUPT_0,
	MCSC_R_SCALER_VERSION,
	MCSC_R_TDNR_MODE_SELECTION,
	MCSC_R_TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG,
	MCSC_R_TDNR_X_GRID_Y,
	MCSC_R_TDNR_X_GRID_Y_1,
	MCSC_R_TDNR_Y_STD_OFFSET,
	MCSC_R_TDNR_Y_STD_SLOPE,
	MCSC_R_TDNR_Y_STD_SLOPE_1,
	MCSC_R_TDNR_X_GRID_U,
	MCSC_R_TDNR_X_GRID_U_1,
	MCSC_R_TDNR_U_STD_OFFSET,
	MCSC_R_TDNR_U_STD_SLOPE,
	MCSC_R_TDNR_U_STD_SLOPE_1,
	MCSC_R_TDNR_X_GRID_V,
	MCSC_R_TDNR_X_GRID_V_1,
	MCSC_R_TDNR_V_STD_OFFSET,
	MCSC_R_TDNR_V_STD_SLOPE,
	MCSC_R_TDNR_V_STD_SLOPE_1,
	MCSC_R_TDNR_TEMPORAL_WEIGHTS_COEFFS,
	MCSC_R_TDNR_AUTO_LUT_Y_GAINS,
	MCSC_R_TDNR_Y_OFFSET,
	MCSC_R_TDNR_AUTO_LUT_UV_GAINS,
	MCSC_R_TDNR_UV_OFFSET,
	MCSC_R_TDNR_CONSTANT_LUT_COEFFS,
	MCSC_R_TDNR_CONSTANT_LUT_COEFFS_1,
	MCSC_R_TDNR_TEMPORAL_WEIGHT_REFINE,
	MCSC_R_TDNR_Y_MOTION_FLAG_CONFIG,
	MCSC_R_TDNR_Y_MOTION_FLAG,
	MCSC_R_TDNR_UV_MOTION_FLAG,
	MCSC_R_TDNR_COEF_OFFSET,
	MCSC_R_TDNR_WEIGHT_ENCODER,
	MCSC_R_TDNR_WEIGHT_DECODER,
	MCSC_R_TDNR_SPATIAL_DENOISING_CONFIG,
	MCSC_R_TDNR_SPATIAL_LUMA_GAINS,
	MCSC_R_TDNR_SPATIAL_LUMA_OFFSETS,
	MCSC_R_TDNR_SPATIAL_LUMA_OFFSETS_1,
	MCSC_R_TDNR_SPATIAL_UV_GAINS,
	MCSC_R_TDNR_SPATIAL_UV_OFFSETS,
	MCSC_R_TDNR_SPATIAL_UV_OFFSETS_1,
	MCSC_R_TDNR_ST_BLENDING_TH,
	MCSC_R_TDNR_TEMPORAL_BLEND_THRESHOLDS,
	MCSC_R_TDNR_DIMENSIONS,
	MCSC_R_TDNR_REG_INTERFACE_VER,
	MCSC_R_TDNR_BLOCK_ID_CODE,
	MCSC_R_TDNR_ENABLE,
	MCSC_R_RDMA1_DATA_FORMAT,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_WDMA1_DATA_FORMAT,
	MCSC_R_RDMA1_SWAP_TABLE,
	MCSC_R_WDMA0_SWAP_TABLE,
	MCSC_R_WDMA1_SWAP_TABLE,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA1_CRC_RESULT0,
	MCSC_R_WDMA1_CRC_RESULT1,
	MCSC_R_WDMA1_CRC_RESULT2,
	MCSC_R_WDMA2_CRC_RESULT0,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_WDMA1_FLIP_CONTROL,
	MCSC_R_DMA_CLK_GATE_DISABLE,
	MCSC_R_RDMA1_BASE_ADDR_0,
	MCSC_R_RDMA1_BASE_ADDR_1,
	MCSC_R_RDMA1_BASE_ADDR_2,
	MCSC_R_RDMA1_WIDTH,
	MCSC_R_RDMA1_HEIGHT,
	MCSC_R_RDMA1_STRIDE,
	MCSC_R_RDMA2_BASE_ADDR_0,
	MCSC_R_RDMA2_WIDTH,
	MCSC_R_RDMA2_HEIGHT,
	MCSC_R_RDMA2_STRIDE,
	MCSC_R_WDMA0_BASE_ADDR_0,
	MCSC_R_WDMA0_BASE_ADDR_1,
	MCSC_R_WDMA0_BASE_ADDR_2,
	MCSC_R_WDMA0_WIDTH,
	MCSC_R_WDMA0_HEIGHT,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA1_BASE_ADDR_0,
	MCSC_R_WDMA1_BASE_ADDR_1,
	MCSC_R_WDMA1_BASE_ADDR_2,
	MCSC_R_WDMA1_WIDTH,
	MCSC_R_WDMA1_HEIGHT,
	MCSC_R_WDMA1_STRIDE,
	MCSC_R_WDMA2_BASE_ADDR_0,
	MCSC_R_WDMA2_WIDTH,
	MCSC_R_WDMA2_HEIGHT,
	MCSC_R_WDMA2_STRIDE,
	MCSC_R_WDMA_SRAM_BASE_0,
	MCSC_REG_CNT
};

static const struct fimc_is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_GCTRL_0"},
	{0x0010, "APB_CLK_GATE_CTRL"},
	{0x0014, "SHADOW_REG_CTRL"},
	{0x0018, "STOP_REQ_POST_EN_CTRL_0"},
	{0x0020, "SC_RESET_CTRL_GLOBAL"},
	{0x0024, "SC_RESET_CTRL_0"},
	{0x0030, "CORE0_CLK_GATE_CTRL"},
	{0x0038, "SC0_CLK_GATE_CTRL"},
	{0x004C, "PC0_CLK_GATE_CTRL"},
	{0x0068, "SCALE_PATH_CTRL"},
	{0x0084, "SHADOW_MEM_RD_CTRL"},
	{0x0088, "SHADOW_MEM_RD_SFR_ADDR"},
	{0x008C, "SHADOW_MEM_RD_SFR_DATA"},
	{0x0090, "INPUT0_IMG_SIZE"},
	{0x00A0, "SC0_CTRL"},
	{0x00A4, "SC0_SRC_POS"},
	{0x00A8, "SC0_SRC_SIZE"},
	{0x00AC, "SC0_DST_SIZE"},
	{0x00B0, "SC0_H_RATIO"},
	{0x00B4, "SC0_V_RATIO"},
	{0x00B8, "SC0_H_INIT_PHASE_OFFSET"},
	{0x00BC, "SC0_V_INIT_PHASE_OFFSET"},
	{0x00C0, "SC0_ROUND_MODE"},
	{0x00D0, "SC0_V_COEFF_0AB"},
	{0x00D4, "SC0_V_COEFF_0CD"},
	{0x00D8, "SC0_V_COEFF_1AB"},
	{0x00DC, "SC0_V_COEFF_1CD"},
	{0x00E0, "SC0_V_COEFF_2AB"},
	{0x00E4, "SC0_V_COEFF_2CD"},
	{0x00E8, "SC0_V_COEFF_3AB"},
	{0x00EC, "SC0_V_COEFF_3CD"},
	{0x00F0, "SC0_V_COEFF_4AB"},
	{0x00F4, "SC0_V_COEFF_4CD"},
	{0x00F8, "SC0_V_COEFF_5AB"},
	{0x00FC, "SC0_V_COEFF_5CD"},
	{0x0100, "SC0_V_COEFF_6AB"},
	{0x0104, "SC0_V_COEFF_6CD"},
	{0x0108, "SC0_V_COEFF_7AB"},
	{0x010C, "SC0_V_COEFF_7CD"},
	{0x0110, "SC0_V_COEFF_8AB"},
	{0x0114, "SC0_V_COEFF_8CD"},
	{0x0118, "SC0_H_COEFF_0AB"},
	{0x011C, "SC0_H_COEFF_0CD"},
	{0x0120, "SC0_H_COEFF_0EF"},
	{0x0124, "SC0_H_COEFF_0GH"},
	{0x0128, "SC0_H_COEFF_1AB"},
	{0x012C, "SC0_H_COEFF_1CD"},
	{0x0130, "SC0_H_COEFF_1EF"},
	{0x0134, "SC0_H_COEFF_1GH"},
	{0x0138, "SC0_H_COEFF_2AB"},
	{0x013C, "SC0_H_COEFF_2CD"},
	{0x0140, "SC0_H_COEFF_2EF"},
	{0x0144, "SC0_H_COEFF_2GH"},
	{0x0148, "SC0_H_COEFF_3AB"},
	{0x014C, "SC0_H_COEFF_3CD"},
	{0x0150, "SC0_H_COEFF_3EF"},
	{0x0154, "SC0_H_COEFF_3GH"},
	{0x0158, "SC0_H_COEFF_4AB"},
	{0x015C, "SC0_H_COEFF_4CD"},
	{0x0160, "SC0_H_COEFF_4EF"},
	{0x0164, "SC0_H_COEFF_4GH"},
	{0x0168, "SC0_H_COEFF_5AB"},
	{0x016C, "SC0_H_COEFF_5CD"},
	{0x0170, "SC0_H_COEFF_5EF"},
	{0x0174, "SC0_H_COEFF_5GH"},
	{0x0178, "SC0_H_COEFF_6AB"},
	{0x017C, "SC0_H_COEFF_6CD"},
	{0x0180, "SC0_H_COEFF_6EF"},
	{0x0184, "SC0_H_COEFF_6GH"},
	{0x0188, "SC0_H_COEFF_7AB"},
	{0x018C, "SC0_H_COEFF_7CD"},
	{0x0190, "SC0_H_COEFF_7EF"},
	{0x0194, "SC0_H_COEFF_7GH"},
	{0x0198, "SC0_H_COEFF_8AB"},
	{0x019C, "SC0_H_COEFF_8CD"},
	{0x01A0, "SC0_H_COEFF_8EF"},
	{0x01A4, "SC0_H_COEFF_8GH"},
	{0x0600, "PC0_POST_SC_CTRL"},
	{0x0604, "PC0_POST_SC_IMG_SIZE"},
	{0x0608, "PC0_POST_SC_DST_SIZE"},
	{0x060C, "PC0_POST_SC_H_RATIO"},
	{0x0610, "PC0_POST_SC_V_RATIO"},
	{0x0614, "PC0_H_INIT_PHASE_OFFSET"},
	{0x0618, "PC0_V_INIT_PHASE_OFFSET"},
	{0x0620, "PC0_CONV420_CTRL"},
	{0x0624, "PC0_CONV420_WEIGHT"},
	{0x0630, "PC0_BCHS_CTRL"},
	{0x0634, "PC0_BCHS_BC"},
	{0x0638, "PC0_BCHS_HS1"},
	{0x063C, "PC0_BCHS_HS2"},
	{0x0640, "PC0_BCHS_CLAMP"},
	{0x0644, "PC0_OTF_OUT_CTRL"},
	{0x0648, "PC0_DMA_OUT_CTRL"},
	{0x0698, "PC1_DMA_OUT_CTRL"},
	{0x06E8, "PC2_DMA_OUT_CTRL"},
	{0x0790, "SCALER_RESET_STATUS"},
	{0x0794, "SCALER_RUNNING_STATUS"},
	{0x0798, "DMA_RUNNING_STATUS"},
	{0x079C, "SCALER_INPUT_STATUS_0"},
	{0x07A4, "SCALER_INTERRUPT_MASK_0"},
	{0x07AC, "SCALER_INTERRUPT_0"},
	{0x07B4, "SCALER_VERSION"},
	{0x0A00, "TDNR_MODE_SELECTION"},
	{0x0A04, "TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG"},
	{0x0A08, "TDNR_X_GRID_Y"},
	{0x0A0c, "TDNR_X_GRID_Y_1"},
	{0x0A10, "TDNR_Y_STD_OFFSET"},
	{0x0A14, "TDNR_Y_STD_SLOPE"},
	{0x0A18, "TDNR_Y_STD_SLOPE_1"},
	{0x0A1c, "TDNR_X_GRID_U"},
	{0x0A20, "TDNR_X_GRID_U_1"},
	{0x0A24, "TDNR_U_STD_OFFSET"},
	{0x0A28, "TDNR_U_STD_SLOPE"},
	{0x0A2c, "TDNR_U_STD_SLOPE_1"},
	{0x0A30, "TDNR_X_GRID_V"},
	{0x0A34, "TDNR_X_GRID_V_1"},
	{0x0A38, "TDNR_V_STD_OFFSET"},
	{0x0A3c, "TDNR_V_STD_SLOPE"},
	{0x0A40, "TDNR_V_STD_SLOPE_1"},
	{0x0A44, "TDNR_TEMPORAL_WIEGHTS_COEFFS"},
	{0x0A48, "TDNR_AUTO_LUT_Y_GAINS"},
	{0x0A4c, "TDNR_Y_OFFSET"},
	{0x0A50, "TDNR_AUTO_LUT_UV_GAINS"},
	{0x0A54, "TDNR_UV_OFFSET"},
	{0x0A58, "TDNR_CONSTANT_LUT_COEFFS"},
	{0x0A5c, "TDNR_CONSTANT_LUT_COEFFS_1"},
	{0x0A60, "TDNR_TEMPORAL_WEIGHT_REFINE"},
	{0x0A64, "TDNR_Y_MOTION_FLAG_CONFIG"},
	{0x0A68, "TDNR_Y_MOTION_FLAG"},
	{0x0A6c, "TDNR_UV_MOTION_FLAG"},
	{0x0A70, "TDNR_COEF_OFFSET"},
	{0x0A74, "TDNR_WEIGHT_ENCODER"},
	{0x0A78, "TDNR_WEIGHT_DECODER"},
	{0x0A7c, "TDNR_SPATIAL_DENOISING_CONFIG"},
	{0x0A80, "TDNR_SPATIAL_LUMA_GAINS"},
	{0x0A84, "TDNR_SPATIAL_LUMA_OFFSETS"},
	{0x0A88, "TDNR_SPATIAL_LUMA_OFFSETS_1"},
	{0x0A8c, "TDNR_SPATIAL_UV_GAINS"},
	{0x0A90, "TDNR_SPATIAL_UV_OFFSETS"},
	{0x0A94, "TDNR_SPATIAL_UV_OFFSETS_1"},
	{0x0A98, "TDNR_ST_BLENDING_TH"},
	{0x0A9c, "TDNR_TEMPORAL_BLEND_THRESHOLDS"},
	{0x0Aa0, "TDNR_DIMENSIONS"},
	{0x0Af4, "TDNR_REG_INTERFACE_VER"},
	{0x0Af8, "TDNR_BLOCK_ID_CODE"},
	{0x0B00, "TDNR_ENABLE"},
	{0x1000, "RDMA1_DATA_FORMAT"},
	{0x1004, "WDMA0_DATA_FORMAT"},
	{0x1008, "WDMA1_DATA_FORMAT"},
	{0x1018, "RDMA1_SWAP_TABLE"},
	{0x101c, "WDMA0_SWAP_TABLE"},
	{0x1020, "WDMA1_SWAP_TABLE"},
	{0x1040, "WDMA0_CRC_RESULT0"},
	{0x1044, "WDMA0_CRC_RESULT1"},
	{0x1048, "WDMA0_CRC_RESULT2"},
	{0x104C, "WDMA1_CRC_RESULT0"},
	{0x1050, "WDMA1_CRC_RESULT1"},
	{0x1054, "WDMA1_CRC_RESULT2"},
	{0x1058, "WDMA2_CRC_RESULT0"},
	{0x107C, "WDMA0_FLIP_CONTROL"},
	{0x1080, "WDMA1_FLIP_CONTROL"},
	{0x1090, "DMA_CLK_GATE_DISABLE"},
	{0x1200, "RDMA1_BASE_ADDR_0"},
	{0x1204, "RDMA1_BASE_ADDR_1"},
	{0x1208, "RDMA1_BASE_ADDR_2"},
	{0x1260, "RDMA1_WIDTH"},
	{0x1264, "RDMA1_HEIGHT"},
	{0x1268, "RDMA1_STRIDE"},
	{0x12A0, "RDMA2_BASE_ADDR_0"},
	{0x12A4, "RDMA2_WIDTH"},
	{0x12A8, "RDMA2_HEIGHT"},
	{0x12AC, "RDMA2_STRIDE"},
	{0x1300, "WDMA0_BASE_ADDR_0"},
	{0x1304, "WDMA0_BASE_ADDR_1"},
	{0x1308, "WDMA0_BASE_ADDR_2"},
	{0x1360, "WDMA0_WIDTH"},
	{0x1364, "WDMA0_HEIGHT"},
	{0x1368, "WDMA0_STRIDE"},
	{0x1400, "WDMA1_BASE_ADDR_0"},
	{0x1404, "WDMA1_BASE_ADDR_1"},
	{0x1408, "WDMA1_BASE_ADDR_2"},
	{0x1460, "WDMA1_WIDTH"},
	{0x1464, "WDMA1_HEIGHT"},
	{0x1468, "WDMA1_STRIDE"},
	{0x1500, "WDMA2_BASE_ADDR_0"},
	{0x1560, "WDMA2_WIDTH"},
	{0x1564, "WDMA2_HEIGHT"},
	{0x1568, "WDMA2_STRIDE"},
	{0x1810, "WDMA_SRAM_BASE_0"},
};

enum fimc_is_mcsc_reg_field {
	MCSC_F_SCALER_ENABLE_0,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_APB_CLK_GATE_DISABLE,
	MCSC_F_SHADOW_FSM_STATUS,
	MCSC_F_SHADOW_RD_BUSY,
	MCSC_F_SHADOW_WR_BUSY,
	MCSC_F_SHADOW_WR_FINISH,
	MCSC_F_SHADOW_WR_START,
	MCSC_F_STOP_REQ_POST_EN_CTRL_TYPE_0,
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_PARTIAL_RESET_ENABLE_0,
	MCSC_F_SW_RESET_0,
	MCSC_F_LB_CTRL_0_CLK_GATE_DISABLE,
	MCSC_F_CORE0_GLOBAL_CLK_GATE_DISABLE,
	MCSC_F_SC0_CLK_GATE_DISABLE,
	MCSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC0_POST_SC_CLK_GATE_DISABLE,
	MCSC_F_TDNR_FIRST,
	MCSC_F_SHADOW_MEM_RD_EN,
	MCSC_F_SHADOW_MEM_RD_ADDR,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA,
	MCSC_F_INPUT0_IMG_HSIZE,
	MCSC_F_INPUT0_IMG_VSIZE,
	MCSC_F_SC0_BYPASS,
	MCSC_F_SC0_ENABLE,
	MCSC_F_SC0_SRC_HPOS,
	MCSC_F_SC0_SRC_VPOS,
	MCSC_F_SC0_SRC_HSIZE,
	MCSC_F_SC0_SRC_VSIZE,
	MCSC_F_SC0_DST_HSIZE,
	MCSC_F_SC0_DST_VSIZE,
	MCSC_F_SC0_H_RATIO,
	MCSC_F_SC0_V_RATIO,
	MCSC_F_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_SC0_ROUND_MODE,
	MCSC_F_SC0_V_COEFF_0B,
	MCSC_F_SC0_V_COEFF_0A,
	MCSC_F_SC0_V_COEFF_0D,
	MCSC_F_SC0_V_COEFF_0C,
	MCSC_F_SC0_V_COEFF_1B,
	MCSC_F_SC0_V_COEFF_1A,
	MCSC_F_SC0_V_COEFF_1D,
	MCSC_F_SC0_V_COEFF_1C,
	MCSC_F_SC0_V_COEFF_2B,
	MCSC_F_SC0_V_COEFF_2A,
	MCSC_F_SC0_V_COEFF_2D,
	MCSC_F_SC0_V_COEFF_2C,
	MCSC_F_SC0_V_COEFF_3B,
	MCSC_F_SC0_V_COEFF_3A,
	MCSC_F_SC0_V_COEFF_3D,
	MCSC_F_SC0_V_COEFF_3C,
	MCSC_F_SC0_V_COEFF_4B,
	MCSC_F_SC0_V_COEFF_4A,
	MCSC_F_SC0_V_COEFF_4D,
	MCSC_F_SC0_V_COEFF_4C,
	MCSC_F_SC0_V_COEFF_5B,
	MCSC_F_SC0_V_COEFF_5A,
	MCSC_F_SC0_V_COEFF_5D,
	MCSC_F_SC0_V_COEFF_5C,
	MCSC_F_SC0_V_COEFF_6B,
	MCSC_F_SC0_V_COEFF_6A,
	MCSC_F_SC0_V_COEFF_6D,
	MCSC_F_SC0_V_COEFF_6C,
	MCSC_F_SC0_V_COEFF_7B,
	MCSC_F_SC0_V_COEFF_7A,
	MCSC_F_SC0_V_COEFF_7D,
	MCSC_F_SC0_V_COEFF_7C,
	MCSC_F_SC0_V_COEFF_8B,
	MCSC_F_SC0_V_COEFF_8A,
	MCSC_F_SC0_V_COEFF_8D,
	MCSC_F_SC0_V_COEFF_8C,
	MCSC_F_SC0_H_COEFF_0B,
	MCSC_F_SC0_H_COEFF_0A,
	MCSC_F_SC0_H_COEFF_0D,
	MCSC_F_SC0_H_COEFF_0C,
	MCSC_F_SC0_H_COEFF_0F,
	MCSC_F_SC0_H_COEFF_0E,
	MCSC_F_SC0_H_COEFF_0H,
	MCSC_F_SC0_H_COEFF_0G,
	MCSC_F_SC0_H_COEFF_1B,
	MCSC_F_SC0_H_COEFF_1A,
	MCSC_F_SC0_H_COEFF_1D,
	MCSC_F_SC0_H_COEFF_1C,
	MCSC_F_SC0_H_COEFF_1F,
	MCSC_F_SC0_H_COEFF_1E,
	MCSC_F_SC0_H_COEFF_1H,
	MCSC_F_SC0_H_COEFF_1G,
	MCSC_F_SC0_H_COEFF_2B,
	MCSC_F_SC0_H_COEFF_2A,
	MCSC_F_SC0_H_COEFF_2D,
	MCSC_F_SC0_H_COEFF_2C,
	MCSC_F_SC0_H_COEFF_2F,
	MCSC_F_SC0_H_COEFF_2E,
	MCSC_F_SC0_H_COEFF_2H,
	MCSC_F_SC0_H_COEFF_2G,
	MCSC_F_SC0_H_COEFF_3B,
	MCSC_F_SC0_H_COEFF_3A,
	MCSC_F_SC0_H_COEFF_3D,
	MCSC_F_SC0_H_COEFF_3C,
	MCSC_F_SC0_H_COEFF_3F,
	MCSC_F_SC0_H_COEFF_3E,
	MCSC_F_SC0_H_COEFF_3H,
	MCSC_F_SC0_H_COEFF_3G,
	MCSC_F_SC0_H_COEFF_4B,
	MCSC_F_SC0_H_COEFF_4A,
	MCSC_F_SC0_H_COEFF_4D,
	MCSC_F_SC0_H_COEFF_4C,
	MCSC_F_SC0_H_COEFF_4F,
	MCSC_F_SC0_H_COEFF_4E,
	MCSC_F_SC0_H_COEFF_4H,
	MCSC_F_SC0_H_COEFF_4G,
	MCSC_F_SC0_H_COEFF_5B,
	MCSC_F_SC0_H_COEFF_5A,
	MCSC_F_SC0_H_COEFF_5D,
	MCSC_F_SC0_H_COEFF_5C,
	MCSC_F_SC0_H_COEFF_5F,
	MCSC_F_SC0_H_COEFF_5E,
	MCSC_F_SC0_H_COEFF_5H,
	MCSC_F_SC0_H_COEFF_5G,
	MCSC_F_SC0_H_COEFF_6B,
	MCSC_F_SC0_H_COEFF_6A,
	MCSC_F_SC0_H_COEFF_6D,
	MCSC_F_SC0_H_COEFF_6C,
	MCSC_F_SC0_H_COEFF_6F,
	MCSC_F_SC0_H_COEFF_6E,
	MCSC_F_SC0_H_COEFF_6H,
	MCSC_F_SC0_H_COEFF_6G,
	MCSC_F_SC0_H_COEFF_7B,
	MCSC_F_SC0_H_COEFF_7A,
	MCSC_F_SC0_H_COEFF_7D,
	MCSC_F_SC0_H_COEFF_7C,
	MCSC_F_SC0_H_COEFF_7F,
	MCSC_F_SC0_H_COEFF_7E,
	MCSC_F_SC0_H_COEFF_7H,
	MCSC_F_SC0_H_COEFF_7G,
	MCSC_F_SC0_H_COEFF_8B,
	MCSC_F_SC0_H_COEFF_8A,
	MCSC_F_SC0_H_COEFF_8D,
	MCSC_F_SC0_H_COEFF_8C,
	MCSC_F_SC0_H_COEFF_8F,
	MCSC_F_SC0_H_COEFF_8E,
	MCSC_F_SC0_H_COEFF_8H,
	MCSC_F_SC0_H_COEFF_8G,
	MCSC_F_PC0_POST_SC_ENABLE,
	MCSC_F_PC0_POST_SC_IMG_HSIZE,
	MCSC_F_PC0_POST_SC_IMG_VSIZE,
	MCSC_F_PC0_POST_SC_DST_HSIZE,
	MCSC_F_PC0_POST_SC_DST_VSIZE,
	MCSC_F_PC0_POST_SC_H_RATIO,
	MCSC_F_PC0_POST_SC_V_RATIO,
	MCSC_F_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_PC0_CONV420_ENABLE,
	MCSC_F_PC0_CONV420_WEIGHT,
	MCSC_F_PC0_BCHS_ENABLE,
	MCSC_F_PC0_BCHS_YOFFSET,
	MCSC_F_PC0_BCHS_YGAIN,
	MCSC_F_PC0_BCHS_C_GAIN_01,
	MCSC_F_PC0_BCHS_C_GAIN_00,
	MCSC_F_PC0_BCHS_C_GAIN_11,
	MCSC_F_PC0_BCHS_C_GAIN_10,
	MCSC_F_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_PC0_OTF_OUT_ENABLE,
	MCSC_F_PC0_DMA_OUT_ENABLE,
	MCSC_F_PC1_DMA_OUT_ENABLE,
	MCSC_F_PC2_DMA_OUT_ENABLE,
	MCSC_F_SW_RESET_0_STATUS,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_TDNR_RUNNING,
	MCSC_F_PC0_BCHS_RUNNING,
	MCSC_F_PC0_CONV420_RUNNING,
	MCSC_F_PC0_OTF_RUNNING,
	MCSC_F_PC0_POST_SC_RUNNING,
	MCSC_F_SC0_RUNNING,
	MCSC_F_SCALER_IDLE_0,
	MCSC_F_RDMA2_BUSY,
	MCSC_F_WDMA2_BUSY,
	MCSC_F_WDMA1_BUSY,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_RDMA1_BUSY,
	MCSC_F_CUR_VERTICAL_CNT_0,
	MCSC_F_CUR_HORIZONTAL_CNT_0,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_0_MASK,
	MCSC_F_SHADOW_COPY_FINISH_INT_0_MASK,
	MCSC_F_OUT_STALL_BLOCKING_INT_0_MASK,
	MCSC_F_SCALER_OVERFLOW_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0_MASK,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0_MASK,
	MCSC_F_CORE_FINISH_INT_0_MASK,
	MCSC_F_WDMA_FINISH_INT_0_MASK,
	MCSC_F_FRAME_START_INT_0_MASK,
	MCSC_F_FRAME_END_INT_0_MASK,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_0,
	MCSC_F_SHADOW_COPY_FINISH_INT_0,
	MCSC_F_OUT_STALL_BLOCKING_INT_0,
	MCSC_F_SCALER_OVERFLOW_INT_0,
	MCSC_F_INPUT_VERTICAL_UNF_INT_0,
	MCSC_F_INPUT_VERTICAL_OVF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	MCSC_F_CORE_FINISH_INT_0,
	MCSC_F_WDMA_FINISH_INT_0,
	MCSC_F_FRAME_START_INT_0,
	MCSC_F_FRAME_END_INT_0,
	MCSC_F_SCALER_VERSION,
	MCSC_F_TDNR_FIRST_FRAME,
	MCSC_F_TDNR_ON,
	MCSC_F_TDNR_AUTO_COEF_3D,
	MCSC_F_TDNR_AVG_CUR,
	MCSC_F_TDNR_Y_X_GRID_1,
	MCSC_F_TDNR_Y_X_GRID_0,
	MCSC_F_TDNR_Y_X_GRID_2,
	MCSC_F_TDNR_Y_STD_OFFSET,
	MCSC_F_TDNR_Y_X_SLOPE_1,
	MCSC_F_TDNR_Y_X_SLOPE_0,
	MCSC_F_TDNR_Y_X_SLOPE_3,
	MCSC_F_TDNR_Y_X_SLOPE_2,
	MCSC_F_TDNR_U_X_GRID_1,
	MCSC_F_TDNR_U_X_GRID_0,
	MCSC_F_TDNR_U_X_GRID_2,
	MCSC_F_TDNR_U_STD_OFFSET,
	MCSC_F_TDNR_U_X_SLOPE_1,
	MCSC_F_TDNR_U_X_SLOPE_0,
	MCSC_F_TDNR_U_X_SLOPE_3,
	MCSC_F_TDNR_U_X_SLOPE_2,
	MCSC_F_TDNR_V_X_GRID_1,
	MCSC_F_TDNR_V_X_GRID_0,
	MCSC_F_TDNR_V_X_GRID_2,
	MCSC_F_TDNR_V_STD_OFFSET,
	MCSC_F_TDNR_V_X_SLOPE_1,
	MCSC_F_TDNR_V_X_SLOPE_0,
	MCSC_F_TDNR_V_X_SLOPE_3,
	MCSC_F_TDNR_V_X_SLOPE_2,
	MCSC_F_TDNR_UV_WGT2,
	MCSC_F_TDNR_UV_WGT1,
	MCSC_F_TDNR_Y_WGT2,
	MCSC_F_TDNR_Y_WGT1,
	MCSC_F_TDNR_Y_GAIN3,
	MCSC_F_TDNR_Y_GAIN2,
	MCSC_F_TDNR_Y_GAIN1,
	MCSC_F_TDNR_Y_OFFSET,
	MCSC_F_TDNR_UV_GAIN3,
	MCSC_F_TDNR_UV_GAIN2,
	MCSC_F_TDNR_UV_GAIN1,
	MCSC_F_TDNR_UV_OFFSET,
	MCSC_F_TDNR_GRID_X2,
	MCSC_F_TDNR_GRID_X1,
	MCSC_F_TDNR_GRID_X3,
	MCSC_F_TDNR_COEF_UPDATE,
	MCSC_F_TDNR_REFINE_THR,
	MCSC_F_TDNR_PREV_WGT_REFINE_MODE,
	MCSC_F_TDNR_PREV_WGT_REFINE_ON,
	MCSC_F_TDNR_MOTION_DETECT_MODE,
	MCSC_F_TDNR_DIFF_LINE_COND,
	MCSC_F_TDNR_DIFF_COND,
	MCSC_F_TDNR_IGNORE_REGION_SIGN,
	MCSC_F_TDNR_REGION_DIFF_ON,
	MCSC_F_TDNR_REGION_GAIN,
	MCSC_F_TDNR_REGION_OFFSET,
	MCSC_F_TDNR_OTHER_CH_OFFSET,
	MCSC_F_TDNR_OTHER_CH_GAIN,
	MCSC_F_TDNR_UV_MOTION_DETECT_MODE,
	MCSC_F_TDNR_OTHER_CH_CHECK,
	MCSC_F_TDNR_COEF_OFFSET,
	MCSC_F_TDNR_PREV_XGRID3,
	MCSC_F_TDNR_PREV_XGRID2,
	MCSC_F_TDNR_PREV_XGRID1,
	MCSC_F_TDNR_PREV_XGRID4_LUT,
	MCSC_F_TDNR_PREV_XGRID3_LUT,
	MCSC_F_TDNR_PREV_XGRID2_LUT,
	MCSC_F_TDNR_PREV_XGRID1_LUT,
	MCSC_F_TDNR_2DNR_REFINE_TH,
	MCSC_F_TDNR_2DNR_GAIN,
	MCSC_F_TDNR_2DNR_SEPERATE_WEIGHTS,
	MCSC_F_TDNR_UV_2D_WEIGHT_MODE,
	MCSC_F_TDNR_2DNR_LUMA_GAIN4,
	MCSC_F_TDNR_2DNR_LUMA_GAIN3,
	MCSC_F_TDNR_2DNR_LUMA_GAIN2,
	MCSC_F_TDNR_2DNR_LUMA_GAIN1,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET2,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET1,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET4,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET3,
	MCSC_F_TDNR_2DNR_UV_GAIN4,
	MCSC_F_TDNR_2DNR_UV_GAIN3,
	MCSC_F_TDNR_2DNR_UV_GAIN2,
	MCSC_F_TDNR_2DNR_UV_GAIN1,
	MCSC_F_TDNR_2DNR_UV_OFFSET2,
	MCSC_F_TDNR_2DNR_UV_OFFSET1,
	MCSC_F_TDNR_2DNR_UV_OFFSET4,
	MCSC_F_TDNR_2DNR_UV_OFFSET3,
	MCSC_F_TDNR_ST_BLENDING_TH,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_CRITERION,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_W_T_MAX,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_W_T_MIN,
	MCSC_F_TDNR_IMAGE_HEIGHT,
	MCSC_F_TDNR_IMAGE_WIDTH,
	MCSC_F_TDNR_REG_INTERFACE_VER,
	MCSC_F_TDNR_BLOCK_ID_CODE,
	MCSC_F_TDNR_ENABLE,
	MCSC_F_RDMA1_DATA_FORMAT,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_WDMA1_DATA_FORMAT,
	MCSC_F_RDMA1_SWAP_TABLE,
	MCSC_F_WDMA0_SWAP_TABLE,
	MCSC_F_WDMA1_SWAP_TABLE,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA1_CRC_RESULT0,
	MCSC_F_WDMA1_CRC_RESULT1,
	MCSC_F_WDMA1_CRC_RESULT2,
	MCSC_F_WDMA2_CRC_RESULT0,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_WDMA1_FLIP_CONTROL,
	MCSC_F_DMA_CLK_GATE_DISABLE,
	MCSC_F_RDMA1_BASE_ADDR_0,
	MCSC_F_RDMA1_BASE_ADDR_1,
	MCSC_F_RDMA1_BASE_ADDR_2,
	MCSC_F_RDMA1_WIDTH,
	MCSC_F_RDMA1_HEIGHT,
	MCSC_F_RDMA1_C_STRIDE,
	MCSC_F_RDMA1_Y_STRIDE,
	MCSC_F_RDMA2_BASE_ADDR_0,
	MCSC_F_RDMA2_WIDTH,
	MCSC_F_RDMA2_HEIGHT,
	MCSC_F_RDMA2_Y_STRIDE,
	MCSC_F_WDMA0_BASE_ADDR_0,
	MCSC_F_WDMA0_BASE_ADDR_1,
	MCSC_F_WDMA0_BASE_ADDR_2,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA1_BASE_ADDR_0,
	MCSC_F_WDMA1_BASE_ADDR_1,
	MCSC_F_WDMA1_BASE_ADDR_2,
	MCSC_F_WDMA1_WIDTH,
	MCSC_F_WDMA1_HEIGHT,
	MCSC_F_WDMA1_C_STRIDE,
	MCSC_F_WDMA1_Y_STRIDE,
	MCSC_F_WDMA2_BASE_ADDR_0,
	MCSC_F_WDMA2_WIDTH,
	MCSC_F_WDMA2_HEIGHT,
	MCSC_F_WDMA2_Y_STRIDE,
	MCSC_F_WDMA0_SRAM_BASE,
	MCSC_F_WDMA1_SRAM_BASE,
	MCSC_F_WDMA2_SRAM_BASE,
	MCSC_REG_FIELD_CNT
};

static const struct fimc_is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	/* 1.register name 		2.bit start 3.bit width 4.access type 5. reset */
	{"SCALER_ENABLE_0", 0, 1, RW, 0},
	{"QACTIVE_ENABLE", 1, 1, RW, 0},
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0},
	{"SHADOW_FSM_STATUS", 4, 5, RO, 1},
	{"SHADOW_RD_BUSY", 3, 1, RO, 0},
	{"SHADOW_WR_BUSY", 2, 1, RO, 0},
	{"SHADOW_WR_FINISH", 1, 1, RW, 0},
	{"SHADOW_WR_START", 0, 1, RW, 0},
	{"STOP_REQ_POST_EN_CTRL_TYPE_0", 0, 2, RW, 0},
	{"SW_RESET_GLOBAL", 0, 1, RW, 0},
	{"PARTIAL_RESET_ENABLE_0", 1, 1, RW, 0},
	{"SW_RESET_0", 0, 1, RW, 0},
	{"LB_CTRL_0_CLK_GATE_DISABLE", 2, 1, RW, 0},
	{"CORE0_GLOBAL_CLK_GATE_DISABLE", 0, 1, RW, 0},
	{"SC0_CLK_GATE_DISABLE", 0, 1, RW, 0},
	{"PC0_BCHS_CLK_GATE_DISABLE", 2, 1, RW, 0},
	{"PC0_CONV420_CLK_GATE_DISABLE", 1, 1, RW, 0},
	{"PC0_POST_SC_CLK_GATE_DISABLE", 0, 1, RW, 0},
	{"TDNR_FIRST", 20, 1, RW, 0},
	{"SHADOW_MEM_RD_EN", 8, 1, RW, 0},
	{"SHADOW_MEM_RD_ADDR", 0, 8, RW, 0},
	{"SHADOW_MEM_RD_SFR_ADDR", 0, 16, RO, 0},
	{"SHADOW_MEM_RD_SFR_DATA", 0, 32, RO, 0},
	{"INPUT0_IMG_HSIZE", 16, 14, RW, 0},
	{"INPUT0_IMG_VSIZE", 0, 14, RW, 0},
	{"SC0_BYPASS", 1, 1, RW, 0},
	{"SC0_ENABLE", 0, 1, RW, 0},
	{"SC0_SRC_HPOS", 16, 14, RW, 0},
	{"SC0_SRC_VPOS", 0, 14, RW, 0},
	{"SC0_SRC_HSIZE", 16, 14, RW, 0},
	{"SC0_SRC_VSIZE", 0, 14, RW, 0},
	{"SC0_DST_HSIZE", 16, 14, RW, 0},
	{"SC0_DST_VSIZE", 0, 14, RW, 0},
	{"SC0_H_RATIO", 0, 24, RW, 0},
	{"SC0_V_RATIO", 0, 24, RW, 0},
	{"SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0},
	{"SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0},
	{"SC0_ROUND_MODE", 0, 1, RW, 0},
	{"SC0_V_COEFF_0B", 16, 9, RW, 0},
	{"SC0_V_COEFF_0A", 0, 9, RW, 0},
	{"SC0_V_COEFF_0D", 16, 9, RW, 0},
	{"SC0_V_COEFF_0C", 0, 9, RW, 0},
	{"SC0_V_COEFF_1B", 16, 9, RW, 0},
	{"SC0_V_COEFF_1A", 0, 9, RW, 0},
	{"SC0_V_COEFF_1D", 16, 9, RW, 0},
	{"SC0_V_COEFF_1C", 0, 9, RW, 0},
	{"SC0_V_COEFF_2B", 16, 9, RW, 0},
	{"SC0_V_COEFF_2A", 0, 9, RW, 0},
	{"SC0_V_COEFF_2D", 16, 9, RW, 0},
	{"SC0_V_COEFF_2C", 0, 9, RW, 0},
	{"SC0_V_COEFF_3B", 16, 9, RW, 0},
	{"SC0_V_COEFF_3A", 0, 9, RW, 0},
	{"SC0_V_COEFF_3D", 16, 9, RW, 0},
	{"SC0_V_COEFF_3C", 0, 9, RW, 0},
	{"SC0_V_COEFF_4B", 16, 9, RW, 0},
	{"SC0_V_COEFF_4A", 0, 9, RW, 0},
	{"SC0_V_COEFF_4D", 16, 9, RW, 0},
	{"SC0_V_COEFF_4C", 0, 9, RW, 0},
	{"SC0_V_COEFF_5B", 16, 9, RW, 0},
	{"SC0_V_COEFF_5A", 0, 9, RW, 0},
	{"SC0_V_COEFF_5D", 16, 9, RW, 0},
	{"SC0_V_COEFF_5C", 0, 9, RW, 0},
	{"SC0_V_COEFF_6B", 16, 9, RW, 0},
	{"SC0_V_COEFF_6A", 0, 9, RW, 0},
	{"SC0_V_COEFF_6D", 16, 9, RW, 0},
	{"SC0_V_COEFF_6C", 0, 9, RW, 0},
	{"SC0_V_COEFF_7B", 16, 9, RW, 0},
	{"SC0_V_COEFF_7A", 0, 9, RW, 0},
	{"SC0_V_COEFF_7D", 16, 9, RW, 0},
	{"SC0_V_COEFF_7C", 0, 9, RW, 0},
	{"SC0_V_COEFF_8B", 16, 9, RW, 0},
	{"SC0_V_COEFF_8A", 0, 9, RW, 0},
	{"SC0_V_COEFF_8D", 16, 9, RW, 0},
	{"SC0_V_COEFF_8C", 0, 9, RW, 0},
	{"SC0_H_COEFF_0B", 16, 9, RW, 0},
	{"SC0_H_COEFF_0A", 0, 9, RW, 0},
	{"SC0_H_COEFF_0D", 16, 9, RW, 0},
	{"SC0_H_COEFF_0C", 0, 9, RW, 0},
	{"SC0_H_COEFF_0F", 16, 9, RW, 0},
	{"SC0_H_COEFF_0E", 0, 9, RW, 0},
	{"SC0_H_COEFF_0H", 16, 9, RW, 0},
	{"SC0_H_COEFF_0G", 0, 9, RW, 0},
	{"SC0_H_COEFF_1B", 16, 9, RW, 0},
	{"SC0_H_COEFF_1A", 0, 9, RW, 0},
	{"SC0_H_COEFF_1D", 16, 9, RW, 0},
	{"SC0_H_COEFF_1C", 0, 9, RW, 0},
	{"SC0_H_COEFF_1F", 16, 9, RW, 0},
	{"SC0_H_COEFF_1E", 0, 9, RW, 0},
	{"SC0_H_COEFF_1H", 16, 9, RW, 0},
	{"SC0_H_COEFF_1G", 0, 9, RW, 0},
	{"SC0_H_COEFF_2B", 16, 9, RW, 0},
	{"SC0_H_COEFF_2A", 0, 9, RW, 0},
	{"SC0_H_COEFF_2D", 16, 9, RW, 0},
	{"SC0_H_COEFF_2C", 0, 9, RW, 0},
	{"SC0_H_COEFF_2F", 16, 9, RW, 0},
	{"SC0_H_COEFF_2E", 0, 9, RW, 0},
	{"SC0_H_COEFF_2H", 16, 9, RW, 0},
	{"SC0_H_COEFF_2G", 0, 9, RW, 0},
	{"SC0_H_COEFF_3B", 16, 9, RW, 0},
	{"SC0_H_COEFF_3A", 0, 9, RW, 0},
	{"SC0_H_COEFF_3D", 16, 9, RW, 0},
	{"SC0_H_COEFF_3C", 0, 9, RW, 0},
	{"SC0_H_COEFF_3F", 16, 9, RW, 0},
	{"SC0_H_COEFF_3E", 0, 9, RW, 0},
	{"SC0_H_COEFF_3H", 16, 9, RW, 0},
	{"SC0_H_COEFF_3G", 0, 9, RW, 0},
	{"SC0_H_COEFF_4B", 16, 9, RW, 0},
	{"SC0_H_COEFF_4A", 0, 9, RW, 0},
	{"SC0_H_COEFF_4D", 16, 9, RW, 0},
	{"SC0_H_COEFF_4C", 0, 9, RW, 0},
	{"SC0_H_COEFF_4F", 16, 9, RW, 0},
	{"SC0_H_COEFF_4E", 0, 9, RW, 0},
	{"SC0_H_COEFF_4H", 16, 9, RW, 0},
	{"SC0_H_COEFF_4G", 0, 9, RW, 0},
	{"SC0_H_COEFF_5B", 16, 9, RW, 0},
	{"SC0_H_COEFF_5A", 0, 9, RW, 0},
	{"SC0_H_COEFF_5D", 16, 9, RW, 0},
	{"SC0_H_COEFF_5C", 0, 9, RW, 0},
	{"SC0_H_COEFF_5F", 16, 9, RW, 0},
	{"SC0_H_COEFF_5E", 0, 9, RW, 0},
	{"SC0_H_COEFF_5H", 16, 9, RW, 0},
	{"SC0_H_COEFF_5G", 0, 9, RW, 0},
	{"SC0_H_COEFF_6B", 16, 9, RW, 0},
	{"SC0_H_COEFF_6A", 0, 9, RW, 0},
	{"SC0_H_COEFF_6D", 16, 9, RW, 0},
	{"SC0_H_COEFF_6C", 0, 9, RW, 0},
	{"SC0_H_COEFF_6F", 16, 9, RW, 0},
	{"SC0_H_COEFF_6E", 0, 9, RW, 0},
	{"SC0_H_COEFF_6H", 16, 9, RW, 0},
	{"SC0_H_COEFF_6G", 0, 9, RW, 0},
	{"SC0_H_COEFF_7B", 16, 9, RW, 0},
	{"SC0_H_COEFF_7A", 0, 9, RW, 0},
	{"SC0_H_COEFF_7D", 16, 9, RW, 0},
	{"SC0_H_COEFF_7C", 0, 9, RW, 0},
	{"SC0_H_COEFF_7F", 16, 9, RW, 0},
	{"SC0_H_COEFF_7E", 0, 9, RW, 0},
	{"SC0_H_COEFF_7H", 16, 9, RW, 0},
	{"SC0_H_COEFF_7G", 0, 9, RW, 0},
	{"SC0_H_COEFF_8B", 16, 9, RW, 0},
	{"SC0_H_COEFF_8A", 0, 9, RW, 0},
	{"SC0_H_COEFF_8D", 16, 9, RW, 0},
	{"SC0_H_COEFF_8C", 0, 9, RW, 0},
	{"SC0_H_COEFF_8F", 16, 9, RW, 0},
	{"SC0_H_COEFF_8E", 0, 9, RW, 0},
	{"SC0_H_COEFF_8H", 16, 9, RW, 0},
	{"SC0_H_COEFF_8G", 0, 9, RW, 0},
	{"PC0_POST_SC_ENABLE", 0, 1, RW, 0},
	{"PC0_POST_SC_IMG_HSIZE", 16, 14, RW, 0},
	{"PC0_POST_SC_IMG_VSIZE", 0, 14, RW, 0},
	{"PC0_POST_SC_DST_HSIZE", 16, 14, RW, 0},
	{"PC0_POST_SC_DST_VSIZE", 0, 14, RW, 0},
	{"PC0_POST_SC_H_RATIO", 0, 24, RW, 0},
	{"PC0_POST_SC_V_RATIO", 0, 24, RW, 0},
	{"PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0},
	{"PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0},
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0},
	{"PC0_CONV420_WEIGHT", 0, 5, RW, 0},
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0},
	{"PC0_BCHS_YOFFSET", 16, 8, RW, 0},
	{"PC0_BCHS_YGAIN", 0, 12, RW, 0},
	{"PC0_BCHS_C_GAIN_01", 16, 13, RW, 0},
	{"PC0_BCHS_C_GAIN_00", 0, 13, RW, 0},
	{"PC0_BCHS_C_GAIN_11", 16, 13, RW, 0},
	{"PC0_BCHS_C_GAIN_10", 0, 13, RW, 0},
	{"PC0_BCHS_Y_CLAMP_MAX", 24, 8, RW, 0},
	{"PC0_BCHS_Y_CLAMP_MIN", 16, 8, RW, 0},
	{"PC0_BCHS_C_CLAMP_MAX", 8, 8, RW, 0},
	{"PC0_BCHS_C_CLAMP_MIN", 0, 8, RW, 0},
	{"PC0_OTF_OUT_ENABLE", 0, 1, RW, 0},
	{"PC0_DMA_OUT_ENABLE", 0, 1, RW, 0},
	{"PC1_DMA_OUT_ENABLE", 0, 1, RW, 0},
	{"PC2_DMA_OUT_ENABLE", 0, 1, RW, 0},
	{"SW_RESET_0_STATUS", 2, 1, RO, 0},
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RO, 0},
	{"TDNR_RUNNING", 15, 1, RO, 0},
	{"PC0_BCHS_RUNNING", 14, 1, RO, 0},
	{"PC0_CONV420_RUNNING", 13, 1, RO, 0},
	{"PC0_OTF_RUNNING", 12, 1, RO, 0},
	{"PC0_POST_SC_RUNNING", 11, 1, RO, 0},
	{"SC0_RUNNING", 6, 1, RO, 0},
	{"SCALER_IDLE_0", 0, 1, RO, 0},
	{"RDMA2_BUSY", 4, 1, RO, 0},
	{"WDMA2_BUSY", 3, 1, RO, 0},
	{"WDMA1_BUSY", 2, 1, RO, 0},
	{"WDMA0_BUSY", 1, 1, RO, 0},
	{"RDMA1_BUSY", 0, 1, RO, 0},
	{"CUR_VERTICAL_CNT_0", 16, 14, RO, 0},
	{"CUR_HORIZONTAL_CNT_0", 0, 14, RO, 0},
	{"SHADOW_COPY_FINISH_OVER_INT_0_MASK", 17, 1, RW, 0},
	{"SHADOW_COPY_FINISH_INT_0_MASK", 16, 1, RW, 0},
	{"OUT_STALL_BLOCKING_INT_0_MASK", 12, 1, RW, 0},
	{"SCALER_OVERFLOW_INT_0_MASK", 11, 1, RW, 0},
	{"INPUT_VERTICAL_UNF_INT_0_MASK", 10, 1, RW, 0},
	{"INPUT_VERTICAL_OVF_INT_0_MASK", 9, 1, RW, 0},
	{"INPUT_HORIZONTAL_UNF_INT_0_MASK", 8, 1, RW, 0},
	{"INPUT_HORIZONTAL_OVF_INT_0_MASK", 7, 1, RW, 0},
	{"CORE_FINISH_INT_0_MASK", 3, 1, RW, 0},
	{"WDMA_FINISH_INT_0_MASK", 2, 1, RW, 0},
	{"FRAME_START_INT_0_MASK", 1, 1, RW, 0},
	{"FRAME_END_INT_0_MASK", 0, 1, RW, 0},
	{"SHADOW_COPY_FINISH_OVER_INT_0", 17, 1, RW, 0},
	{"SHADOW_COPY_FINISH_INT_0", 16, 1, RW, 0},
	{"OUT_STALL_BLOCKING_INT_0", 12, 1, RW, 0},
	{"SCALER_OVERFLOW_INT_0", 11, 1, RW, 0},
	{"INPUT_VERTICAL_UNF_INT_0", 10, 1, RW, 0},
	{"INPUT_VERTICAL_OVF_INT_0", 9, 1, RW, 0},
	{"INPUT_HORIZONTAL_UNF_INT_0", 8, 1, RW, 0},
	{"INPUT_HORIZONTAL_OVF_INT_0", 7, 1, RW, 0},
	{"CORE_FINISH_INT_0", 3, 1, RW, 0},
	{"WDMA_FINISH_INT_0", 2, 1, RW, 0},
	{"FRAME_START_INT_0", 1, 1, RW, 0},
	{"FRAME_END_INT_0", 0, 1, RW, 0},
	{"SCALER_VERSION", 0, 32, RO, 0},
	{"TDNR_FIRST_FRAME", 4, 1, RW, 1},
	{"TDNR_ON", 0, 1, RW, 1},
	{"TDNR_AUTO_COEF_3D", 1, 1, RW, 0},
	{"TDNR_AVG_CUR", 0, 1, RW, 0},
	{"TDNR_Y_X_GRID_1", 16, 8, RW, 0},
	{"TDNR_Y_X_GRID_0", 0, 8, RW, 0},
	{"TDNR_Y_X_GRID_2", 0, 8, RW, 0},
	{"TDNR_Y_STD_OFFSET", 0, 8, RW, 0},
	{"TDNR_Y_X_SLOPE_1", 16, 12, RW, 0},
	{"TDNR_Y_X_SLOPE_0", 0, 12, RW, 0},
	{"TDNR_Y_X_SLOPE_3", 16, 12, RW, 0},
	{"TDNR_Y_X_SLOPE_2", 0, 12, RW, 0},
	{"TDNR_U_X_GRID_1", 16, 8, RW, 0},
	{"TDNR_U_X_GRID_0", 0, 8, RW, 0},
	{"TDNR_U_X_GRID_2", 0, 8, RW, 0},
	{"TDNR_U_STD_OFFSET", 0, 8, RW, 0},
	{"TDNR_U_X_SLOPE_1", 16, 12, RW, 0},
	{"TDNR_U_X_SLOPE_0", 0, 12, RW, 0},
	{"TDNR_U_X_SLOPE_3", 16, 12, RW, 0},
	{"TDNR_U_X_SLOPE_2", 0, 12, RW, 0},
	{"TDNR_V_X_GRID_1", 16, 8, RW, 0},
	{"TDNR_V_X_GRID_0", 0, 8, RW, 0},
	{"TDNR_V_X_GRID_2", 0, 8, RW, 0},
	{"TDNR_V_STD_OFFSET", 0, 8, RW, 0},
	{"TDNR_V_X_SLOPE_1", 16, 12, RW, 0},
	{"TDNR_V_X_SLOPE_0", 0, 12, RW, 0},
	{"TDNR_V_X_SLOPE_3", 16, 12, RW, 0},
	{"TDNR_V_X_SLOPE_2", 0, 12, RW, 0},
	{"TDNR_UV_WGT2", 24, 5, RW, 0},
	{"TDNR_UV_WGT1", 16, 5, RW, 0},
	{"TDNR_Y_WGT2", 8, 5, RW, 0},
	{"TDNR_Y_WGT1", 0, 5, RW, 0},
	{"TDNR_Y_GAIN3", 16, 8, RW, 0},
	{"TDNR_Y_GAIN2", 8, 8, RW, 0},
	{"TDNR_Y_GAIN1", 0, 8, RW, 0},
	{"TDNR_Y_OFFSET", 0, 8, RW, 0},
	{"TDNR_UV_GAIN3", 16, 8, RW, 0},
	{"TDNR_UV_GAIN2", 8, 8, RW, 0},
	{"TDNR_UV_GAIN1", 0, 8, RW, 0},
	{"TDNR_UV_OFFSET", 0, 8, RW, 0},
	{"TDNR_GRID_X2", 16, 8, RW, 0},
	{"TDNR_GRID_X1", 0, 8, RW, 0},
	{"TDNR_GRID_X3", 0, 8, RW, 0},
	{"TDNR_COEF_UPDATE", 16, 4, RW, 0},
	{"TDNR_REFINE_THR", 8, 5, RW, 0},
	{"TDNR_PREV_WGT_REFINE_MODE", 4, 2, RW, 0},
	{"TDNR_PREV_WGT_REFINE_ON", 0, 1, RW, 0},
	{"TDNR_MOTION_DETECT_MODE", 16, 1, RW, 0},
	{"TDNR_DIFF_LINE_COND", 12, 1, RW, 0},
	{"TDNR_DIFF_COND", 8, 1, RW, 0},
	{"TDNR_IGNORE_REGION_SIGN", 4, 1, RW, 0},
	{"TDNR_REGION_DIFF_ON", 0, 1, RW, 0},
	{"TDNR_REGION_GAIN", 16, 8, RW, 0},
	{"TDNR_REGION_OFFSET", 0, 8, RW, 0},
	{"TDNR_OTHER_CH_OFFSET", 16, 8, RW, 0},
	{"TDNR_OTHER_CH_GAIN", 8, 8, RW, 0},
	{"TDNR_UV_MOTION_DETECT_MODE", 4, 1, RW, 0},
	{"TDNR_OTHER_CH_CHECK", 0, 1, RW, 0},
	{"TDNR_COEF_OFFSET", 0, 6, RW, 0},
	{"TDNR_PREV_XGRID3", 16, 5, RW, 0},
	{"TDNR_PREV_XGRID2", 8, 5, RW, 0},
	{"TDNR_PREV_XGRID1", 0, 5, RW, 0},
	{"TDNR_PREV_XGRID4_LUT", 24, 5, RW, 0},
	{"TDNR_PREV_XGRID3_LUT", 16, 5, RW, 0},
	{"TDNR_PREV_XGRID2_LUT", 8, 5, RW, 0},
	{"TDNR_PREV_XGRID1_LUT", 0, 5, RW, 0},
	{"TDNR_2DNR_REFINE_TH", 16, 5, RW, 0},
	{"TDNR_2DNR_GAIN", 8, 5, RW, 0},
	{"TDNR_2DNR_SEPERATE_WEIGHTS", 4, 1, RW, 0},
	{"TDNR_UV_2D_WEIGHT_MODE", 0, 2, RW, 0},
	{"TDNR_2DNR_LUMA_GAIN4", 24, 8, RW, 0},
	{"TDNR_2DNR_LUMA_GAIN3", 16, 8, RW, 0},
	{"TDNR_2DNR_LUMA_GAIN2", 8, 8, RW, 0},
	{"TDNR_2DNR_LUMA_GAIN1", 0, 8, RW, 0},
	{"TDNR_2DNR_LUMA_OFFSET2", 16, 8, RW, 0},
	{"TDNR_2DNR_LUMA_OFFSET1", 0, 8, RW, 0},
	{"TDNR_2DNR_LUMA_OFFSET4", 16, 8, RW, 0},
	{"TDNR_2DNR_LUMA_OFFSET3", 0, 8, RW, 0},
	{"TDNR_2DNR_UV_GAIN4", 24, 8, RW, 0},
	{"TDNR_2DNR_UV_GAIN3", 16, 8, RW, 0},
	{"TDNR_2DNR_UV_GAIN2", 8, 8, RW, 0},
	{"TDNR_2DNR_UV_GAIN1", 0, 8, RW, 0},
	{"TDNR_2DNR_UV_OFFSET2", 16, 8, RW, 0},
	{"TDNR_2DNR_UV_OFFSET1", 0, 8, RW, 0},
	{"TDNR_2DNR_UV_OFFSET4", 16, 8, RW, 0},
	{"TDNR_2DNR_UV_OFFSET3", 0, 8, RW, 0},
	{"TDNR_ST_BLENDING_TH", 0, 5, RW, 0},
	{"TDNR_TEMP_BLEND_THRESH_CRITERION", 16, 8, RW, 0},
	{"TDNR_TEMP_BLEND_THRESH_W_T_MAX", 8, 5, RW, 0},
	{"TDNR_TEMP_BLEND_THRESH_W_T_MIN", 0, 5, RW, 0},
	{"TDNR_IMAGE_HEIGHT", 16, 14, RW, 0},
	{"TDNR_IMAGE_WIDTH", 0, 14, RW, 0},
	{"TDNR_REG_INTERFACE_VER", 0, 16, RO, 0x7540},
	{"TDNR_BLOCK_ID_CODE", 0, 32, RO, 0x16630c00},
	{"TDNR_ENABLE", 0, 1, RW, 0},
	{"RDMA1_DATA_FORMAT", 0, 4, RW, 0},
	{"WDMA0_DATA_FORMAT", 0, 4, RW, 0},
	{"WDMA1_DATA_FORMAT", 0, 4, RW, 0},
	{"RDMA1_SWAP_TABLE", 0, 1, RW, 0},
	{"WDMA0_SWAP_TABLE", 0, 1, RW, 0},
	{"WDMA1_SWAP_TABLE", 0, 1, RW, 0},
	{"WDMA0_CRC_RESULT0", 0, 32, RO, 0},
	{"WDMA0_CRC_RESULT1", 0, 32, RO, 0},
	{"WDMA0_CRC_RESULT2", 0, 32, RO, 0},
	{"WDMA1_CRC_RESULT0", 0, 32, RO, 0},
	{"WDMA1_CRC_RESULT1", 0, 32, RO, 0},
	{"WDMA1_CRC_RESULT2", 0, 32, RO, 0},
	{"WDMA2_CRC_RESULT0", 0, 32, RO, 0},
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0},
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0},
	{"DMA_CLK_GATE_DISABLE", 0, 1, RW, 0},
	{"RDMA1_BASE_ADDR_0", 0, 32, RW, 0},
	{"RDMA1_BASE_ADDR_1", 0, 32, RW, 0},
	{"RDMA1_BASE_ADDR_2", 0, 32, RW, 0},
	{"RDMA1_WIDTH", 0, 14, RW, 0},
	{"RDMA1_HEIGHT", 0, 14, RW, 0},
	{"RDMA1_C_STRIDE", 16, 14, RW, 0},
	{"RDMA1_Y_STRIDE", 0, 15, RW, 0},
	{"RDMA2_BASE_ADDR_0", 0, 32, RW, 0},
	{"RDMA2_WIDTH", 0, 14, RW, 0},
	{"RDMA2_HEIGHT", 0, 14, RW, 0},
	{"RDMA2_Y_STRIDE", 0, 15, RW, 0},
	{"WDMA0_BASE_ADDR_0", 0, 32, RW, 0},
	{"WDMA0_BASE_ADDR_1", 0, 32, RW, 0},
	{"WDMA0_BASE_ADDR_2", 0, 32, RW, 0},
	{"WDMA0_WIDTH", 0, 14, RW, 0},
	{"WDMA0_HEIGHT", 0, 14, RW, 0},
	{"WDMA0_C_STRIDE", 16, 14, RW, 0},
	{"WDMA0_Y_STRIDE", 0, 15, RW, 0},
	{"WDMA1_BASE_ADDR_0", 0, 32, RW, 0},
	{"WDMA1_BASE_ADDR_1", 0, 32, RW, 0},
	{"WDMA1_BASE_ADDR_2", 0, 32, RW, 0},
	{"WDMA1_WIDTH", 0, 14, RW, 0},
	{"WDMA1_HEIGHT", 0, 14, RW, 0},
	{"WDMA1_C_STRIDE", 16, 14, RW, 0},
	{"WDMA1_Y_STRIDE", 0, 15, RW, 0},
	{"WDMA2_BASE_ADDR_0", 0, 32, RW, 0},
	{"WDMA2_WIDTH", 0, 14, RW, 0},
	{"WDMA2_HEIGHT", 0, 14, RW, 0},
	{"WDMA2_Y_STRIDE", 0, 15, RW, 0},
	{"WDMA0_SRAM_BASE", 0, 10, RW, 0},
	{"WDMA1_SRAM_BASE", 10, 10, RW, 0},
	{"WDMA2_SRAM_BASE", 20, 10, RW, 0},
};

#endif
