module sixteen_bit_mux_four (
    input a[4][16],
    input c[2],
    output out[16]
  ) {

  always {
    if ((~c[0])&(~c[1])) {
      out = a[0];
     } 
    else if((c[0])&(~c[1])){
      out = a[1];
     }
    else if((~c[0])&(c[1])){
      out = a[2];
    }
    else if((c[0])&(c[1])){
      out = a[3];
    }
    else{
      out = 16h0001; // c0 and c1 values are not 0 or 1, default value is assigned
    }
  }
}
