
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010c  00800100  00001b80  00001c34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b80  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000277  0080020c  0080020c  00001d40  2**0
                  ALLOC
  3 .eeprom       00000001  00810000  00810000  00001d40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      0000005c  00000000  00000000  00001d41  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001da0  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000220  00000000  00000000  00001de0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003487  00000000  00000000  00002000  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001240  00000000  00000000  00005487  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000016ee  00000000  00000000  000066c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000580  00000000  00000000  00007db8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000ad1  00000000  00000000  00008338  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000196c  00000000  00000000  00008e09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000180  00000000  00000000  0000a775  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	66 c4       	rjmp	.+2252   	; 0x916 <__vector_18>
      4a:	00 00       	nop
      4c:	8c c4       	rjmp	.+2328   	; 0x966 <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	61 c3       	rjmp	.+1730   	; 0x73c <__vector_30>
      7a:	00 00       	nop
      7c:	88 c3       	rjmp	.+1808   	; 0x78e <__vector_31>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e0 e8       	ldi	r30, 0x80	; 128
      a0:	fb e1       	ldi	r31, 0x1B	; 27
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ac 30       	cpi	r26, 0x0C	; 12
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	24 e0       	ldi	r18, 0x04	; 4
      b4:	ac e0       	ldi	r26, 0x0C	; 12
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a3 38       	cpi	r26, 0x83	; 131
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	94 d4       	rcall	.+2344   	; 0x9ec <main>
      c4:	0c 94 be 0d 	jmp	0x1b7c	; 0x1b7c <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
      ca:	60 91 6a 04 	lds	r22, 0x046A	; 0x80046a <sdv_sys+0x4>
      ce:	70 91 6b 04 	lds	r23, 0x046B	; 0x80046b <sdv_sys+0x5>
      d2:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sdv_sys+0x6>
      d6:	90 91 6d 04 	lds	r25, 0x046D	; 0x80046d <sdv_sys+0x7>
      da:	0e 94 03 09 	call	0x1206	; 0x1206 <__fixunssfsi>
	
	if(d<=D_EMERGENCY)
      de:	60 31       	cpi	r22, 0x10	; 16
      e0:	71 05       	cpc	r23, r1
      e2:	20 f4       	brcc	.+8      	; 0xec <Control_UpdateFromDistance+0x22>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;		
      e4:	83 e0       	ldi	r24, 0x03	; 3
      e6:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
      ea:	08 95       	ret
	}
	else if(d<=D_CAUTION)
      ec:	6f 31       	cpi	r22, 0x1F	; 31
      ee:	71 05       	cpc	r23, r1
      f0:	20 f4       	brcc	.+8      	; 0xfa <Control_UpdateFromDistance+0x30>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
      f2:	82 e0       	ldi	r24, 0x02	; 2
      f4:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
      f8:	08 95       	ret
	}
	else
	{
		
		if(sdv_sys.last_motor_cmd == SPEED_DOWN)
      fa:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <sdv_sys+0x2>
      fe:	82 30       	cpi	r24, 0x02	; 2
     100:	21 f4       	brne	.+8      	; 0x10a <Control_UpdateFromDistance+0x40>
			sdv_sys.motor_cmd=SPEED_UP;
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     108:	08 95       	ret
		else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
     10a:	83 30       	cpi	r24, 0x03	; 3
     10c:	21 f4       	brne	.+8      	; 0x116 <Control_UpdateFromDistance+0x4c>
			sdv_sys.motor_cmd=SPEED_DOWN;
     10e:	82 e0       	ldi	r24, 0x02	; 2
     110:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     114:	08 95       	ret
		else
			sdv_sys.motor_cmd=SPEED_STAY;
     116:	84 e0       	ldi	r24, 0x04	; 4
     118:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     11c:	08 95       	ret

0000011e <Control_UpdateFromFCW>:
	
	
}
void Control_UpdateFromFCW(void)
{
	fcw_states state= sdv_sys.fcw_state;
     11e:	80 91 7e 04 	lds	r24, 0x047E	; 0x80047e <sdv_sys+0x18>
	static unsigned int safe_cnt=0;
	static uint8_t restarted = 0; // 재출발 완료 플래그
	if(state != FCW_SAFE){
     122:	88 23       	and	r24, r24
     124:	31 f0       	breq	.+12     	; 0x132 <Control_UpdateFromFCW+0x14>
		safe_cnt = 0;
     126:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <safe_cnt.1662+0x1>
     12a:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <safe_cnt.1662>
		restarted = 0;
     12e:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <__data_end>
	}

	if(state==FCW_DANGER)
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	21 f4       	brne	.+8      	; 0x13e <Control_UpdateFromFCW+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
     136:	83 e0       	ldi	r24, 0x03	; 3
     138:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     13c:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
     13e:	81 30       	cpi	r24, 0x01	; 1
     140:	21 f4       	brne	.+8      	; 0x14a <Control_UpdateFromFCW+0x2c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     142:	82 e0       	ldi	r24, 0x02	; 2
     144:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     148:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
     14a:	81 11       	cpse	r24, r1
     14c:	1b c0       	rjmp	.+54     	; 0x184 <Control_UpdateFromFCW+0x66>
	{
		if(!restarted){
     14e:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <__data_end>
     152:	81 11       	cpse	r24, r1
     154:	15 c0       	rjmp	.+42     	; 0x180 <Control_UpdateFromFCW+0x62>
			if(safe_cnt < SAFE_CNT){
     156:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <safe_cnt.1662>
     15a:	90 91 0e 02 	lds	r25, 0x020E	; 0x80020e <safe_cnt.1662+0x1>
     15e:	8f 30       	cpi	r24, 0x0F	; 15
     160:	91 05       	cpc	r25, r1
     162:	48 f4       	brcc	.+18     	; 0x176 <Control_UpdateFromFCW+0x58>
				safe_cnt++;
     164:	01 96       	adiw	r24, 0x01	; 1
     166:	90 93 0e 02 	sts	0x020E, r25	; 0x80020e <safe_cnt.1662+0x1>
     16a:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <safe_cnt.1662>
				sdv_sys.motor_cmd = MOTOR_STOP; // 기다리는 동안 정지 유지
     16e:	83 e0       	ldi	r24, 0x03	; 3
     170:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     174:	08 95       	ret
			}
			else{
				Control_UpdateFromDistance();  // 재출발 1회
     176:	a9 df       	rcall	.-174    	; 0xca <Control_UpdateFromDistance>
				restarted = 1;
     178:	81 e0       	ldi	r24, 0x01	; 1
     17a:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <__data_end>
			}
		}
		else{
			Control_UpdateFromDistance();      // 이후는 거리 기반 주행
     17e:	08 95       	ret
     180:	a4 cf       	rjmp	.-184    	; 0xca <Control_UpdateFromDistance>
     182:	08 95       	ret
		}
		
	}
	 else if(state == FCW_ERROR)
     184:	83 30       	cpi	r24, 0x03	; 3
     186:	11 f4       	brne	.+4      	; 0x18c <Control_UpdateFromFCW+0x6e>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     188:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <sdv_sys+0x1>
     18c:	08 95       	ret

0000018e <corrected_distance>:
		case FCW_ERROR:
		return "ERROR";
		default:
		return "UNKNOWN";
	}
}
     18e:	cf 92       	push	r12
     190:	df 92       	push	r13
     192:	ef 92       	push	r14
     194:	ff 92       	push	r15
     196:	60 91 6a 04 	lds	r22, 0x046A	; 0x80046a <sdv_sys+0x4>
     19a:	70 91 6b 04 	lds	r23, 0x046B	; 0x80046b <sdv_sys+0x5>
     19e:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sdv_sys+0x6>
     1a2:	90 91 6d 04 	lds	r25, 0x046D	; 0x80046d <sdv_sys+0x7>
     1a6:	20 e0       	ldi	r18, 0x00	; 0
     1a8:	30 e0       	ldi	r19, 0x00	; 0
     1aa:	48 e3       	ldi	r20, 0x38	; 56
     1ac:	51 e4       	ldi	r21, 0x41	; 65
     1ae:	55 d7       	rcall	.+3754   	; 0x105a <__subsf3>
     1b0:	6b 01       	movw	r12, r22
     1b2:	7c 01       	movw	r14, r24
     1b4:	20 e0       	ldi	r18, 0x00	; 0
     1b6:	30 e0       	ldi	r19, 0x00	; 0
     1b8:	a9 01       	movw	r20, r18
     1ba:	b4 d7       	rcall	.+3944   	; 0x1124 <__cmpsf2>
     1bc:	88 23       	and	r24, r24
     1be:	1c f4       	brge	.+6      	; 0x1c6 <corrected_distance+0x38>
     1c0:	c1 2c       	mov	r12, r1
     1c2:	d1 2c       	mov	r13, r1
     1c4:	76 01       	movw	r14, r12
     1c6:	c0 92 6a 04 	sts	0x046A, r12	; 0x80046a <sdv_sys+0x4>
     1ca:	d0 92 6b 04 	sts	0x046B, r13	; 0x80046b <sdv_sys+0x5>
     1ce:	e0 92 6c 04 	sts	0x046C, r14	; 0x80046c <sdv_sys+0x6>
     1d2:	f0 92 6d 04 	sts	0x046D, r15	; 0x80046d <sdv_sys+0x7>
     1d6:	ff 90       	pop	r15
     1d8:	ef 90       	pop	r14
     1da:	df 90       	pop	r13
     1dc:	cf 90       	pop	r12
     1de:	08 95       	ret

000001e0 <fcw_get_relative_speed>:




void fcw_get_relative_speed(void){
     1e0:	8f 92       	push	r8
     1e2:	9f 92       	push	r9
     1e4:	af 92       	push	r10
     1e6:	bf 92       	push	r11
     1e8:	cf 92       	push	r12
     1ea:	df 92       	push	r13
     1ec:	ef 92       	push	r14
     1ee:	ff 92       	push	r15
     1f0:	cf 93       	push	r28
     1f2:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     1f4:	c6 e6       	ldi	r28, 0x66	; 102
     1f6:	d4 e0       	ldi	r29, 0x04	; 4
     1f8:	cc 80       	ldd	r12, Y+4	; 0x04
     1fa:	dd 80       	ldd	r13, Y+5	; 0x05
     1fc:	ee 80       	ldd	r14, Y+6	; 0x06
     1fe:	ff 80       	ldd	r15, Y+7	; 0x07
     200:	28 85       	ldd	r18, Y+8	; 0x08
     202:	39 85       	ldd	r19, Y+9	; 0x09
     204:	4a 85       	ldd	r20, Y+10	; 0x0a
     206:	5b 85       	ldd	r21, Y+11	; 0x0b
     208:	c7 01       	movw	r24, r14
     20a:	b6 01       	movw	r22, r12
     20c:	26 d7       	rcall	.+3660   	; 0x105a <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     20e:	2d ec       	ldi	r18, 0xCD	; 205
     210:	3c ec       	ldi	r19, 0xCC	; 204
     212:	4c ec       	ldi	r20, 0xCC	; 204
     214:	5d e3       	ldi	r21, 0x3D	; 61
     216:	8a d7       	rcall	.+3860   	; 0x112c <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     218:	2d ec       	ldi	r18, 0xCD	; 205
     21a:	3c ec       	ldi	r19, 0xCC	; 204
     21c:	4c ec       	ldi	r20, 0xCC	; 204
     21e:	5e e3       	ldi	r21, 0x3E	; 62
     220:	0e 94 e5 09 	call	0x13ca	; 0x13ca <__mulsf3>
     224:	4b 01       	movw	r8, r22
     226:	5c 01       	movw	r10, r24
     228:	68 89       	ldd	r22, Y+16	; 0x10
     22a:	79 89       	ldd	r23, Y+17	; 0x11
     22c:	8a 89       	ldd	r24, Y+18	; 0x12
     22e:	9b 89       	ldd	r25, Y+19	; 0x13
     230:	2a e9       	ldi	r18, 0x9A	; 154
     232:	39 e9       	ldi	r19, 0x99	; 153
     234:	49 e1       	ldi	r20, 0x19	; 25
     236:	5f e3       	ldi	r21, 0x3F	; 63
     238:	0e 94 e5 09 	call	0x13ca	; 0x13ca <__mulsf3>
     23c:	9b 01       	movw	r18, r22
     23e:	ac 01       	movw	r20, r24
     240:	c5 01       	movw	r24, r10
     242:	b4 01       	movw	r22, r8
     244:	0b d7       	rcall	.+3606   	; 0x105c <__addsf3>
     246:	6c 87       	std	Y+12, r22	; 0x0c
     248:	7d 87       	std	Y+13, r23	; 0x0d
     24a:	8e 87       	std	Y+14, r24	; 0x0e
     24c:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     24e:	68 8b       	std	Y+16, r22	; 0x10
     250:	79 8b       	std	Y+17, r23	; 0x11
     252:	8a 8b       	std	Y+18, r24	; 0x12
     254:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     256:	c8 86       	std	Y+8, r12	; 0x08
     258:	d9 86       	std	Y+9, r13	; 0x09
     25a:	ea 86       	std	Y+10, r14	; 0x0a
     25c:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     25e:	df 91       	pop	r29
     260:	cf 91       	pop	r28
     262:	ff 90       	pop	r15
     264:	ef 90       	pop	r14
     266:	df 90       	pop	r13
     268:	cf 90       	pop	r12
     26a:	bf 90       	pop	r11
     26c:	af 90       	pop	r10
     26e:	9f 90       	pop	r9
     270:	8f 90       	pop	r8
     272:	08 95       	ret

00000274 <fcw_get_ttc>:

float fcw_get_ttc(void){
     274:	cf 92       	push	r12
     276:	df 92       	push	r13
     278:	ef 92       	push	r14
     27a:	ff 92       	push	r15
	fcw_get_relative_speed();
     27c:	b1 df       	rcall	.-158    	; 0x1e0 <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
     27e:	c0 90 72 04 	lds	r12, 0x0472	; 0x800472 <sdv_sys+0xc>
     282:	d0 90 73 04 	lds	r13, 0x0473	; 0x800473 <sdv_sys+0xd>
     286:	e0 90 74 04 	lds	r14, 0x0474	; 0x800474 <sdv_sys+0xe>
     28a:	f0 90 75 04 	lds	r15, 0x0475	; 0x800475 <sdv_sys+0xf>
     28e:	20 e0       	ldi	r18, 0x00	; 0
     290:	30 e0       	ldi	r19, 0x00	; 0
     292:	40 e8       	ldi	r20, 0x80	; 128
     294:	5f eb       	ldi	r21, 0xBF	; 191
     296:	c7 01       	movw	r24, r14
     298:	b6 01       	movw	r22, r12
     29a:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__gesf2>
     29e:	88 23       	and	r24, r24
     2a0:	8c f4       	brge	.+34     	; 0x2c4 <fcw_get_ttc+0x50>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     2a2:	60 91 6a 04 	lds	r22, 0x046A	; 0x80046a <sdv_sys+0x4>
     2a6:	70 91 6b 04 	lds	r23, 0x046B	; 0x80046b <sdv_sys+0x5>
     2aa:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sdv_sys+0x6>
     2ae:	90 91 6d 04 	lds	r25, 0x046D	; 0x80046d <sdv_sys+0x7>
     2b2:	a7 01       	movw	r20, r14
     2b4:	96 01       	movw	r18, r12
     2b6:	50 58       	subi	r21, 0x80	; 128
     2b8:	39 d7       	rcall	.+3698   	; 0x112c <__divsf3>
	
	return ttc;
     2ba:	56 2f       	mov	r21, r22
     2bc:	47 2f       	mov	r20, r23
     2be:	38 2f       	mov	r19, r24
     2c0:	29 2f       	mov	r18, r25
     2c2:	04 c0       	rjmp	.+8      	; 0x2cc <fcw_get_ttc+0x58>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     2c4:	50 e0       	ldi	r21, 0x00	; 0
     2c6:	4c e3       	ldi	r20, 0x3C	; 60
     2c8:	3c e1       	ldi	r19, 0x1C	; 28
     2ca:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	
	return ttc;
     2cc:	65 2f       	mov	r22, r21
     2ce:	74 2f       	mov	r23, r20
     2d0:	83 2f       	mov	r24, r19
     2d2:	92 2f       	mov	r25, r18
     2d4:	ff 90       	pop	r15
     2d6:	ef 90       	pop	r14
     2d8:	df 90       	pop	r13
     2da:	cf 90       	pop	r12
     2dc:	08 95       	ret

000002de <fcw_update>:
	sdv_sys.distance_cm=d;
	
}


void fcw_update(void){
     2de:	cf 92       	push	r12
     2e0:	df 92       	push	r13
     2e2:	ef 92       	push	r14
     2e4:	ff 92       	push	r15
	
	static uint32_t danger_cnt = 0;
	
	float ttc = fcw_get_ttc();
     2e6:	c6 df       	rcall	.-116    	; 0x274 <fcw_get_ttc>
     2e8:	6b 01       	movw	r12, r22
     2ea:	7c 01       	movw	r14, r24
	sdv_sys.ttc=ttc;
     2ec:	e6 e6       	ldi	r30, 0x66	; 102
     2ee:	f4 e0       	ldi	r31, 0x04	; 4
     2f0:	64 8b       	std	Z+20, r22	; 0x14
     2f2:	75 8b       	std	Z+21, r23	; 0x15
     2f4:	86 8b       	std	Z+22, r24	; 0x16
     2f6:	97 8b       	std	Z+23, r25	; 0x17
	if(sdv_sys.fcw_state==FCW_DANGER){
     2f8:	80 8d       	ldd	r24, Z+24	; 0x18
     2fa:	82 30       	cpi	r24, 0x02	; 2
     2fc:	51 f5       	brne	.+84     	; 0x352 <fcw_update+0x74>
		if(danger_cnt > 0){			
     2fe:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <danger_cnt.2484>
     302:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <danger_cnt.2484+0x1>
     306:	a0 91 11 02 	lds	r26, 0x0211	; 0x800211 <danger_cnt.2484+0x2>
     30a:	b0 91 12 02 	lds	r27, 0x0212	; 0x800212 <danger_cnt.2484+0x3>
     30e:	00 97       	sbiw	r24, 0x00	; 0
     310:	a1 05       	cpc	r26, r1
     312:	b1 05       	cpc	r27, r1
     314:	61 f0       	breq	.+24     	; 0x32e <fcw_update+0x50>
			danger_cnt--;
     316:	01 97       	sbiw	r24, 0x01	; 1
     318:	a1 09       	sbc	r26, r1
     31a:	b1 09       	sbc	r27, r1
     31c:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <danger_cnt.2484>
     320:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <danger_cnt.2484+0x1>
     324:	a0 93 11 02 	sts	0x0211, r26	; 0x800211 <danger_cnt.2484+0x2>
     328:	b0 93 12 02 	sts	0x0212, r27	; 0x800212 <danger_cnt.2484+0x3>
			return;
     32c:	43 c0       	rjmp	.+134    	; 0x3b4 <fcw_update+0xd6>
		}
		//위험 상태에서 탈출 조건의 ttc는 좀더 여유를 줌
		 if(ttc < 1.2f && ttc > 0){
     32e:	2a e9       	ldi	r18, 0x9A	; 154
     330:	39 e9       	ldi	r19, 0x99	; 153
     332:	49 e9       	ldi	r20, 0x99	; 153
     334:	5f e3       	ldi	r21, 0x3F	; 63
     336:	c7 01       	movw	r24, r14
     338:	b6 01       	movw	r22, r12
     33a:	f4 d6       	rcall	.+3560   	; 0x1124 <__cmpsf2>
     33c:	88 23       	and	r24, r24
     33e:	4c f4       	brge	.+18     	; 0x352 <fcw_update+0x74>
     340:	20 e0       	ldi	r18, 0x00	; 0
     342:	30 e0       	ldi	r19, 0x00	; 0
     344:	a9 01       	movw	r20, r18
     346:	c7 01       	movw	r24, r14
     348:	b6 01       	movw	r22, r12
     34a:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__gesf2>
     34e:	18 16       	cp	r1, r24
     350:	8c f1       	brlt	.+98     	; 0x3b4 <fcw_update+0xd6>
			   return;
		   }
		
	}
	if (ttc<1.5 &&  ttc>0)
     352:	20 e0       	ldi	r18, 0x00	; 0
     354:	30 e0       	ldi	r19, 0x00	; 0
     356:	40 ec       	ldi	r20, 0xC0	; 192
     358:	5f e3       	ldi	r21, 0x3F	; 63
     35a:	c7 01       	movw	r24, r14
     35c:	b6 01       	movw	r22, r12
     35e:	e2 d6       	rcall	.+3524   	; 0x1124 <__cmpsf2>
     360:	88 23       	and	r24, r24
     362:	cc f4       	brge	.+50     	; 0x396 <fcw_update+0xb8>
     364:	20 e0       	ldi	r18, 0x00	; 0
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	a9 01       	movw	r20, r18
     36a:	c7 01       	movw	r24, r14
     36c:	b6 01       	movw	r22, r12
     36e:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__gesf2>
     372:	18 16       	cp	r1, r24
     374:	84 f4       	brge	.+32     	; 0x396 <fcw_update+0xb8>
	{
		sdv_sys.fcw_state=FCW_DANGER;
     376:	82 e0       	ldi	r24, 0x02	; 2
     378:	80 93 7e 04 	sts	0x047E, r24	; 0x80047e <sdv_sys+0x18>
		danger_cnt=DANGER_RELEASE_CNT;
     37c:	88 e0       	ldi	r24, 0x08	; 8
     37e:	90 e0       	ldi	r25, 0x00	; 0
     380:	a0 e0       	ldi	r26, 0x00	; 0
     382:	b0 e0       	ldi	r27, 0x00	; 0
     384:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <danger_cnt.2484>
     388:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <danger_cnt.2484+0x1>
     38c:	a0 93 11 02 	sts	0x0211, r26	; 0x800211 <danger_cnt.2484+0x2>
     390:	b0 93 12 02 	sts	0x0212, r27	; 0x800212 <danger_cnt.2484+0x3>
		return;
     394:	0f c0       	rjmp	.+30     	; 0x3b4 <fcw_update+0xd6>
	}
	if(ttc<5.0){
     396:	20 e0       	ldi	r18, 0x00	; 0
     398:	30 e0       	ldi	r19, 0x00	; 0
     39a:	40 ea       	ldi	r20, 0xA0	; 160
     39c:	50 e4       	ldi	r21, 0x40	; 64
     39e:	c7 01       	movw	r24, r14
     3a0:	b6 01       	movw	r22, r12
     3a2:	c0 d6       	rcall	.+3456   	; 0x1124 <__cmpsf2>
     3a4:	88 23       	and	r24, r24
     3a6:	24 f4       	brge	.+8      	; 0x3b0 <fcw_update+0xd2>
		sdv_sys.fcw_state=FCW_WARNING;
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	80 93 7e 04 	sts	0x047E, r24	; 0x80047e <sdv_sys+0x18>
     3ae:	02 c0       	rjmp	.+4      	; 0x3b4 <fcw_update+0xd6>
	}
	else
		sdv_sys.fcw_state=FCW_SAFE;
     3b0:	10 92 7e 04 	sts	0x047E, r1	; 0x80047e <sdv_sys+0x18>
	sdv_sys.ttc=ttc;
	
	
}
     3b4:	ff 90       	pop	r15
     3b6:	ef 90       	pop	r14
     3b8:	df 90       	pop	r13
     3ba:	cf 90       	pop	r12
     3bc:	08 95       	ret

000003be <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     3be:	dc 01       	movw	r26, r24
     3c0:	cb 01       	movw	r24, r22
     3c2:	88 0f       	add	r24, r24
     3c4:	99 1f       	adc	r25, r25
     3c6:	aa 1f       	adc	r26, r26
     3c8:	bb 1f       	adc	r27, r27
     3ca:	88 0f       	add	r24, r24
     3cc:	99 1f       	adc	r25, r25
     3ce:	aa 1f       	adc	r26, r26
     3d0:	bb 1f       	adc	r27, r27
     3d2:	9c 01       	movw	r18, r24
     3d4:	ad 01       	movw	r20, r26
     3d6:	22 0f       	add	r18, r18
     3d8:	33 1f       	adc	r19, r19
     3da:	44 1f       	adc	r20, r20
     3dc:	55 1f       	adc	r21, r21
     3de:	22 0f       	add	r18, r18
     3e0:	33 1f       	adc	r19, r19
     3e2:	44 1f       	adc	r20, r20
     3e4:	55 1f       	adc	r21, r21
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	81 ee       	ldi	r24, 0xE1	; 225
     3ec:	90 e0       	ldi	r25, 0x00	; 0
     3ee:	0e 94 48 0a 	call	0x1490	; 0x1490 <__udivmodsi4>
     3f2:	21 50       	subi	r18, 0x01	; 1
     3f4:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     3f6:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     3fa:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     3fc:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     3fe:	88 e9       	ldi	r24, 0x98	; 152
     400:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     402:	86 e0       	ldi	r24, 0x06	; 6
     404:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     408:	08 95       	ret

0000040a <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     40a:	dc 01       	movw	r26, r24
     40c:	cb 01       	movw	r24, r22
     40e:	88 0f       	add	r24, r24
     410:	99 1f       	adc	r25, r25
     412:	aa 1f       	adc	r26, r26
     414:	bb 1f       	adc	r27, r27
     416:	88 0f       	add	r24, r24
     418:	99 1f       	adc	r25, r25
     41a:	aa 1f       	adc	r26, r26
     41c:	bb 1f       	adc	r27, r27
     41e:	9c 01       	movw	r18, r24
     420:	ad 01       	movw	r20, r26
     422:	22 0f       	add	r18, r18
     424:	33 1f       	adc	r19, r19
     426:	44 1f       	adc	r20, r20
     428:	55 1f       	adc	r21, r21
     42a:	22 0f       	add	r18, r18
     42c:	33 1f       	adc	r19, r19
     42e:	44 1f       	adc	r20, r20
     430:	55 1f       	adc	r21, r21
     432:	60 e0       	ldi	r22, 0x00	; 0
     434:	70 e0       	ldi	r23, 0x00	; 0
     436:	81 ee       	ldi	r24, 0xE1	; 225
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	0e 94 48 0a 	call	0x1490	; 0x1490 <__udivmodsi4>
     43e:	21 50       	subi	r18, 0x01	; 1
     440:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     442:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     446:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     44a:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     44e:	88 e9       	ldi	r24, 0x98	; 152
     450:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     454:	86 e0       	ldi	r24, 0x06	; 6
     456:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     45a:	08 95       	ret

0000045c <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     45c:	ea e9       	ldi	r30, 0x9A	; 154
     45e:	f0 e0       	ldi	r31, 0x00	; 0
     460:	80 81       	ld	r24, Z
     462:	80 62       	ori	r24, 0x20	; 32
     464:	80 83       	st	Z, r24
     466:	08 95       	ret

00000468 <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     468:	ea e9       	ldi	r30, 0x9A	; 154
     46a:	f0 e0       	ldi	r31, 0x00	; 0
     46c:	80 81       	ld	r24, Z
     46e:	8f 7d       	andi	r24, 0xDF	; 223
     470:	80 83       	st	Z, r24
     472:	08 95       	ret

00000474 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     474:	8a b1       	in	r24, 0x0a	; 10
     476:	80 62       	ori	r24, 0x20	; 32
     478:	8a b9       	out	0x0a, r24	; 10
     47a:	08 95       	ret

0000047c <HAL_USART0_Disable_Tx_Int>:
     47c:	8a b1       	in	r24, 0x0a	; 10
     47e:	8f 7d       	andi	r24, 0xDF	; 223
     480:	8a b9       	out	0x0a, r24	; 10
     482:	08 95       	ret

00000484 <PC_Init>:
static volatile uint8_t rx_overflow = 0;


void PC_Init(void)
{
	HAL_USART1_Init(38400);
     484:	60 e0       	ldi	r22, 0x00	; 0
     486:	76 e9       	ldi	r23, 0x96	; 150
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	be df       	rcall	.-132    	; 0x40a <HAL_USART1_Init>
	rx_idx = 0;
     48e:	10 92 97 02 	sts	0x0297, r1	; 0x800297 <rx_idx>
	tx_idx = 0;
     492:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <tx_idx>
	tx_len=0;
     496:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <tx_len>
	line_ready = false;
     49a:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <line_ready>
     49e:	08 95       	ret

000004a0 <PC_ProcessTx>:
	 rx_idx = 0;
	 line_ready = false;
}

void PC_ProcessTx(void)
{
     4a0:	4f 92       	push	r4
     4a2:	5f 92       	push	r5
     4a4:	6f 92       	push	r6
     4a6:	7f 92       	push	r7
     4a8:	8f 92       	push	r8
     4aa:	9f 92       	push	r9
     4ac:	af 92       	push	r10
     4ae:	bf 92       	push	r11
     4b0:	cf 92       	push	r12
     4b2:	df 92       	push	r13
     4b4:	ef 92       	push	r14
     4b6:	ff 92       	push	r15
     4b8:	0f 93       	push	r16
     4ba:	1f 93       	push	r17
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	if (sdv_sys.ota_active) return;  
     4c0:	80 91 81 04 	lds	r24, 0x0481	; 0x800481 <sdv_sys+0x1b>
     4c4:	81 11       	cpse	r24, r1
     4c6:	6b c0       	rjmp	.+214    	; 0x59e <PC_ProcessTx+0xfe>
	uint16_t ttc10;
	if (tx_len != 0) return; // 전송 중이면 무시
     4c8:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <tx_len>
     4cc:	81 11       	cpse	r24, r1
     4ce:	67 c0       	rjmp	.+206    	; 0x59e <PC_ProcessTx+0xfe>

	
	cli();
     4d0:	f8 94       	cli
	ttc10=sdv_sys.ttc*10;
     4d2:	c6 e6       	ldi	r28, 0x66	; 102
     4d4:	d4 e0       	ldi	r29, 0x04	; 4
     4d6:	6c 89       	ldd	r22, Y+20	; 0x14
     4d8:	7d 89       	ldd	r23, Y+21	; 0x15
     4da:	8e 89       	ldd	r24, Y+22	; 0x16
     4dc:	9f 89       	ldd	r25, Y+23	; 0x17
     4de:	20 e0       	ldi	r18, 0x00	; 0
     4e0:	30 e0       	ldi	r19, 0x00	; 0
     4e2:	40 e2       	ldi	r20, 0x20	; 32
     4e4:	51 e4       	ldi	r21, 0x41	; 65
     4e6:	71 d7       	rcall	.+3810   	; 0x13ca <__mulsf3>
     4e8:	8e d6       	rcall	.+3356   	; 0x1206 <__fixunssfsi>
     4ea:	6b 01       	movw	r12, r22
     4ec:	7c 01       	movw	r14, r24
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
	(unsigned int)sdv_sys.fcw_state,
     4ee:	48 8d       	ldd	r20, Y+24	; 0x18
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
     4f0:	4c 84       	ldd	r4, Y+12	; 0x0c
     4f2:	5d 84       	ldd	r5, Y+13	; 0x0d
     4f4:	6e 84       	ldd	r6, Y+14	; 0x0e
     4f6:	7f 84       	ldd	r7, Y+15	; 0x0f
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
     4f8:	09 81       	ldd	r16, Y+1	; 0x01
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
     4fa:	18 81       	ld	r17, Y
	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
     4fc:	8c 80       	ldd	r8, Y+4	; 0x04
     4fe:	9d 80       	ldd	r9, Y+5	; 0x05
     500:	ae 80       	ldd	r10, Y+6	; 0x06
     502:	bf 80       	ldd	r11, Y+7	; 0x07
	if (tx_len != 0) return; // 전송 중이면 무시

	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
     504:	9b 01       	movw	r18, r22
     506:	ad ec       	ldi	r26, 0xCD	; 205
     508:	bc ec       	ldi	r27, 0xCC	; 204
     50a:	e4 d7       	rcall	.+4040   	; 0x14d4 <__umulhisi3>
     50c:	96 95       	lsr	r25
     50e:	87 95       	ror	r24
     510:	96 95       	lsr	r25
     512:	87 95       	ror	r24
     514:	96 95       	lsr	r25
     516:	87 95       	ror	r24
     518:	9c 01       	movw	r18, r24
     51a:	22 0f       	add	r18, r18
     51c:	33 1f       	adc	r19, r19
     51e:	88 0f       	add	r24, r24
     520:	99 1f       	adc	r25, r25
     522:	88 0f       	add	r24, r24
     524:	99 1f       	adc	r25, r25
     526:	88 0f       	add	r24, r24
     528:	99 1f       	adc	r25, r25
     52a:	82 0f       	add	r24, r18
     52c:	93 1f       	adc	r25, r19
     52e:	96 01       	movw	r18, r12
     530:	28 1b       	sub	r18, r24
     532:	39 0b       	sbc	r19, r25
     534:	c9 01       	movw	r24, r18
     536:	9f 93       	push	r25
     538:	2f 93       	push	r18
     53a:	96 01       	movw	r18, r12
     53c:	cb d7       	rcall	.+3990   	; 0x14d4 <__umulhisi3>
     53e:	96 95       	lsr	r25
     540:	87 95       	ror	r24
     542:	96 95       	lsr	r25
     544:	87 95       	ror	r24
     546:	96 95       	lsr	r25
     548:	87 95       	ror	r24
     54a:	9f 93       	push	r25
     54c:	8f 93       	push	r24
     54e:	1f 92       	push	r1
     550:	4f 93       	push	r20
     552:	c3 01       	movw	r24, r6
     554:	b2 01       	movw	r22, r4
     556:	52 d6       	rcall	.+3236   	; 0x11fc <__fixsfsi>
     558:	7f 93       	push	r23
     55a:	6f 93       	push	r22
     55c:	1f 92       	push	r1
     55e:	0f 93       	push	r16
     560:	1f 92       	push	r1
     562:	1f 93       	push	r17
     564:	c5 01       	movw	r24, r10
     566:	b4 01       	movw	r22, r8
     568:	4e d6       	rcall	.+3228   	; 0x1206 <__fixunssfsi>
     56a:	7f 93       	push	r23
     56c:	6f 93       	push	r22
     56e:	80 e0       	ldi	r24, 0x00	; 0
     570:	91 e0       	ldi	r25, 0x01	; 1
     572:	9f 93       	push	r25
     574:	8f 93       	push	r24
     576:	87 e1       	ldi	r24, 0x17	; 23
     578:	92 e0       	ldi	r25, 0x02	; 2
     57a:	9f 93       	push	r25
     57c:	8f 93       	push	r24
     57e:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <sprintf>
     582:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <tx_len>
	(unsigned int)sdv_sys.fcw_state,
	(ttc10/10),
	(ttc10%10));
	

	tx_idx = 0;
     586:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     58a:	68 df       	rcall	.-304    	; 0x45c <HAL_USART1_Enable_Tx_Int>
     58c:	78 94       	sei

	sei();
     58e:	8d b7       	in	r24, 0x3d	; 61
     590:	9e b7       	in	r25, 0x3e	; 62
     592:	42 96       	adiw	r24, 0x12	; 18
     594:	0f b6       	in	r0, 0x3f	; 63
     596:	f8 94       	cli
     598:	9e bf       	out	0x3e, r25	; 62
     59a:	0f be       	out	0x3f, r0	; 63
     59c:	8d bf       	out	0x3d, r24	; 61
     59e:	df 91       	pop	r29
}
     5a0:	cf 91       	pop	r28
     5a2:	1f 91       	pop	r17
     5a4:	0f 91       	pop	r16
     5a6:	ff 90       	pop	r15
     5a8:	ef 90       	pop	r14
     5aa:	df 90       	pop	r13
     5ac:	cf 90       	pop	r12
     5ae:	bf 90       	pop	r11
     5b0:	af 90       	pop	r10
     5b2:	9f 90       	pop	r9
     5b4:	8f 90       	pop	r8
     5b6:	7f 90       	pop	r7
     5b8:	6f 90       	pop	r6
     5ba:	5f 90       	pop	r5
     5bc:	4f 90       	pop	r4
     5be:	08 95       	ret

000005c0 <PC_OnRxByte>:
     5c0:	8d 30       	cpi	r24, 0x0D	; 13

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\r') return; // CR 제거
     5c2:	01 f1       	breq	.+64     	; 0x604 <PC_OnRxByte+0x44>

	if (data == '\n') {
     5c4:	8a 30       	cpi	r24, 0x0A	; 10
     5c6:	51 f4       	brne	.+20     	; 0x5dc <PC_OnRxByte+0x1c>
		rx_line[rx_idx] = '\0';
     5c8:	e0 91 97 02 	lds	r30, 0x0297	; 0x800297 <rx_idx>
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	e8 56       	subi	r30, 0x68	; 104
     5d0:	fd 4f       	sbci	r31, 0xFD	; 253
     5d2:	10 82       	st	Z, r1
		line_ready = true;
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <line_ready>
		return;
     5da:	08 95       	ret
	}

	if (rx_overflow) {
     5dc:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <rx_overflow>
     5e0:	91 11       	cpse	r25, r1
     5e2:	10 c0       	rjmp	.+32     	; 0x604 <PC_OnRxByte+0x44>
		// overflow 상태면 newline 나올 때까지 버림
		return;
	}

	if (rx_idx < sizeof(rx_line) - 1) {
     5e4:	e0 91 97 02 	lds	r30, 0x0297	; 0x800297 <rx_idx>
     5e8:	ef 3f       	cpi	r30, 0xFF	; 255
     5ea:	49 f0       	breq	.+18     	; 0x5fe <PC_OnRxByte+0x3e>
		rx_line[rx_idx++] = data;
     5ec:	91 e0       	ldi	r25, 0x01	; 1
     5ee:	9e 0f       	add	r25, r30
     5f0:	90 93 97 02 	sts	0x0297, r25	; 0x800297 <rx_idx>
     5f4:	f0 e0       	ldi	r31, 0x00	; 0
     5f6:	e8 56       	subi	r30, 0x68	; 104
     5f8:	fd 4f       	sbci	r31, 0xFD	; 253
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret
		} else {
		// 버퍼 꽉 참 → overflow 상태
		rx_overflow = 1;
     5fe:	81 e0       	ldi	r24, 0x01	; 1
     600:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <rx_overflow>
     604:	08 95       	ret

00000606 <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     606:	e0 91 16 02 	lds	r30, 0x0216	; 0x800216 <tx_idx>
     60a:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <tx_len>
     60e:	e8 17       	cp	r30, r24
     610:	58 f4       	brcc	.+22     	; 0x628 <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8e 0f       	add	r24, r30
     616:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <tx_idx>
     61a:	f0 e0       	ldi	r31, 0x00	; 0
     61c:	e9 5e       	subi	r30, 0xE9	; 233
     61e:	fd 4f       	sbci	r31, 0xFD	; 253
     620:	80 81       	ld	r24, Z
     622:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     626:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     628:	1f df       	rcall	.-450    	; 0x468 <HAL_USART1_Disable_Tx_Int>
		tx_idx=0;
     62a:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <tx_idx>
		tx_len=0;
     62e:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <tx_len>
     632:	08 95       	ret

00000634 <PC_SendLine>:
	}
}

void PC_SendLine(const char *msg)
{
	while (tx_len != 0) { /* wait until previous send done */ }
     634:	20 91 15 02 	lds	r18, 0x0215	; 0x800215 <tx_len>
     638:	21 11       	cpse	r18, r1
     63a:	fc cf       	rjmp	.-8      	; 0x634 <PC_SendLine>
	tx_len = snprintf(tx_line, sizeof(tx_line), "%s\n", msg);
     63c:	9f 93       	push	r25
     63e:	8f 93       	push	r24
     640:	8e e3       	ldi	r24, 0x3E	; 62
     642:	91 e0       	ldi	r25, 0x01	; 1
     644:	9f 93       	push	r25
     646:	8f 93       	push	r24
     648:	1f 92       	push	r1
     64a:	80 e8       	ldi	r24, 0x80	; 128
     64c:	8f 93       	push	r24
     64e:	87 e1       	ldi	r24, 0x17	; 23
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	9f 93       	push	r25
     654:	8f 93       	push	r24
     656:	6a d7       	rcall	.+3796   	; 0x152c <snprintf>
     658:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <tx_len>
	tx_idx = 0;
     65c:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     660:	fd de       	rcall	.-518    	; 0x45c <HAL_USART1_Enable_Tx_Int>
}
     662:	8d b7       	in	r24, 0x3d	; 61
     664:	9e b7       	in	r25, 0x3e	; 62
     666:	08 96       	adiw	r24, 0x08	; 8
     668:	0f b6       	in	r0, 0x3f	; 63
     66a:	f8 94       	cli
     66c:	9e bf       	out	0x3e, r25	; 62
     66e:	0f be       	out	0x3f, r0	; 63
     670:	8d bf       	out	0x3d, r24	; 61
     672:	08 95       	ret

00000674 <PC_ProcessRx>:
}


void PC_ProcessRx(void)
{
	if (!line_ready) return;
     674:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <line_ready>
     678:	88 23       	and	r24, r24
     67a:	09 f4       	brne	.+2      	; 0x67e <PC_ProcessRx+0xa>
     67c:	5e c0       	rjmp	.+188    	; 0x73a <PC_ProcessRx+0xc6>

	if (rx_overflow) {
     67e:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <rx_overflow>
     682:	88 23       	and	r24, r24
     684:	51 f0       	breq	.+20     	; 0x69a <PC_ProcessRx+0x26>
		rx_overflow = 0;
     686:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <rx_overflow>
		rx_idx = 0;
     68a:	10 92 97 02 	sts	0x0297, r1	; 0x800297 <rx_idx>
		line_ready = false;
     68e:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <line_ready>
		PC_SendLine("OTA:NAK:RX_OVERFLOW");
     692:	82 e4       	ldi	r24, 0x42	; 66
     694:	91 e0       	ldi	r25, 0x01	; 1
     696:	ce cf       	rjmp	.-100    	; 0x634 <PC_SendLine>
		return;
     698:	08 95       	ret
	}
	 // \r 제거 (윈도우 터미널 대비)
	size_t n = strlen(rx_line);
     69a:	e8 e9       	ldi	r30, 0x98	; 152
     69c:	f2 e0       	ldi	r31, 0x02	; 2
     69e:	01 90       	ld	r0, Z+
     6a0:	00 20       	and	r0, r0
     6a2:	e9 f7       	brne	.-6      	; 0x69e <PC_ProcessRx+0x2a>
     6a4:	31 97       	sbiw	r30, 0x01	; 1
     6a6:	e8 59       	subi	r30, 0x98	; 152
     6a8:	f2 40       	sbci	r31, 0x02	; 2
	if (n > 0 && rx_line[n-1] == '\r') rx_line[n-1] = '\0';
     6aa:	49 f0       	breq	.+18     	; 0x6be <PC_ProcessRx+0x4a>
     6ac:	31 97       	sbiw	r30, 0x01	; 1
     6ae:	df 01       	movw	r26, r30
     6b0:	a8 56       	subi	r26, 0x68	; 104
     6b2:	bd 4f       	sbci	r27, 0xFD	; 253
     6b4:	8c 91       	ld	r24, X
     6b6:	8d 30       	cpi	r24, 0x0D	; 13
     6b8:	11 f4       	brne	.+4      	; 0x6be <PC_ProcessRx+0x4a>
     6ba:	fd 01       	movw	r30, r26
     6bc:	10 82       	st	Z, r1

	if (strncmp(rx_line, "OTA:BEGIN:MAIN", 14) == 0) {
     6be:	4e e0       	ldi	r20, 0x0E	; 14
     6c0:	50 e0       	ldi	r21, 0x00	; 0
     6c2:	66 e5       	ldi	r22, 0x56	; 86
     6c4:	71 e0       	ldi	r23, 0x01	; 1
     6c6:	88 e9       	ldi	r24, 0x98	; 152
     6c8:	92 e0       	ldi	r25, 0x02	; 2
     6ca:	13 d7       	rcall	.+3622   	; 0x14f2 <strncmp>
     6cc:	89 2b       	or	r24, r25
     6ce:	19 f4       	brne	.+6      	; 0x6d6 <PC_ProcessRx+0x62>
		OTA_Bridge_Begin(OTA_TARGET_MAIN);
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	64 d4       	rcall	.+2248   	; 0xf9c <OTA_Bridge_Begin>
     6d4:	2e c0       	rjmp	.+92     	; 0x732 <PC_ProcessRx+0xbe>
     6d6:	4d e0       	ldi	r20, 0x0D	; 13
	}
	else if (strncmp(rx_line, "OTA:BEGIN:SUB", 13) == 0) {
     6d8:	50 e0       	ldi	r21, 0x00	; 0
     6da:	65 e6       	ldi	r22, 0x65	; 101
     6dc:	71 e0       	ldi	r23, 0x01	; 1
     6de:	88 e9       	ldi	r24, 0x98	; 152
     6e0:	92 e0       	ldi	r25, 0x02	; 2
     6e2:	07 d7       	rcall	.+3598   	; 0x14f2 <strncmp>
     6e4:	89 2b       	or	r24, r25
     6e6:	19 f4       	brne	.+6      	; 0x6ee <PC_ProcessRx+0x7a>
		OTA_Bridge_Begin(OTA_TARGET_SUB);
     6e8:	82 e0       	ldi	r24, 0x02	; 2
     6ea:	58 d4       	rcall	.+2224   	; 0xf9c <OTA_Bridge_Begin>
     6ec:	22 c0       	rjmp	.+68     	; 0x732 <PC_ProcessRx+0xbe>
     6ee:	47 e0       	ldi	r20, 0x07	; 7
	}
	else if (strncmp(rx_line, "OTA:END", 7) == 0) {
     6f0:	50 e0       	ldi	r21, 0x00	; 0
     6f2:	63 e7       	ldi	r22, 0x73	; 115
     6f4:	71 e0       	ldi	r23, 0x01	; 1
     6f6:	88 e9       	ldi	r24, 0x98	; 152
     6f8:	92 e0       	ldi	r25, 0x02	; 2
     6fa:	fb d6       	rcall	.+3574   	; 0x14f2 <strncmp>
     6fc:	89 2b       	or	r24, r25
     6fe:	11 f4       	brne	.+4      	; 0x704 <PC_ProcessRx+0x90>
		OTA_Bridge_End();
     700:	7d d4       	rcall	.+2298   	; 0xffc <OTA_Bridge_End>
     702:	17 c0       	rjmp	.+46     	; 0x732 <PC_ProcessRx+0xbe>
     704:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <rx_line>
	}
	else if (rx_line[0] == ':') {
     708:	8a 33       	cpi	r24, 0x3A	; 58
     70a:	81 f4       	brne	.+32     	; 0x72c <PC_ProcessRx+0xb8>
     70c:	80 91 81 04 	lds	r24, 0x0481	; 0x800481 <sdv_sys+0x1b>
		 //  "OTA:DATA:" 없이 순수 HEX 라인
		 if (sdv_sys.ota_active && sdv_sys.ota_target == OTA_TARGET_SUB) {
     710:	88 23       	and	r24, r24
     712:	41 f0       	breq	.+16     	; 0x724 <PC_ProcessRx+0xb0>
     714:	80 91 82 04 	lds	r24, 0x0482	; 0x800482 <sdv_sys+0x1c>
     718:	82 30       	cpi	r24, 0x02	; 2
			 OTA_Bridge_Data(rx_line);
     71a:	21 f4       	brne	.+8      	; 0x724 <PC_ProcessRx+0xb0>
     71c:	88 e9       	ldi	r24, 0x98	; 152
     71e:	92 e0       	ldi	r25, 0x02	; 2
     720:	5e d4       	rcall	.+2236   	; 0xfde <OTA_Bridge_Data>
			 } 
		else {
			 PC_SendLine("OTA:NAK:NOT_IN_SUB_OTA");
     722:	07 c0       	rjmp	.+14     	; 0x732 <PC_ProcessRx+0xbe>
     724:	8b e7       	ldi	r24, 0x7B	; 123
     726:	91 e0       	ldi	r25, 0x01	; 1
     728:	85 df       	rcall	.-246    	; 0x634 <PC_SendLine>
     72a:	03 c0       	rjmp	.+6      	; 0x732 <PC_ProcessRx+0xbe>
		 }
	 }
	
	else {
		// 일반 커맨드 처리(나중에)
		PC_SendLine("DBG:UNKNOWN CMD");
     72c:	82 e9       	ldi	r24, 0x92	; 146
     72e:	91 e0       	ldi	r25, 0x01	; 1
     730:	81 df       	rcall	.-254    	; 0x634 <PC_SendLine>
     732:	10 92 97 02 	sts	0x0297, r1	; 0x800297 <rx_idx>
	}
	 rx_idx = 0;
     736:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <line_ready>
	 line_ready = false;
     73a:	08 95       	ret

0000073c <__vector_30>:
     73c:	1f 92       	push	r1
	HAL_USART1_Enable_Tx_Int();
}


ISR(USART1_RX_vect)
{
     73e:	0f 92       	push	r0
     740:	0f b6       	in	r0, 0x3f	; 63
     742:	0f 92       	push	r0
     744:	11 24       	eor	r1, r1
     746:	0b b6       	in	r0, 0x3b	; 59
     748:	0f 92       	push	r0
     74a:	2f 93       	push	r18
     74c:	3f 93       	push	r19
     74e:	4f 93       	push	r20
     750:	5f 93       	push	r21
     752:	6f 93       	push	r22
     754:	7f 93       	push	r23
     756:	8f 93       	push	r24
     758:	9f 93       	push	r25
     75a:	af 93       	push	r26
     75c:	bf 93       	push	r27
     75e:	ef 93       	push	r30
     760:	ff 93       	push	r31
	uint8_t d = UDR1;
     762:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     766:	2c df       	rcall	.-424    	; 0x5c0 <PC_OnRxByte>
}
     768:	ff 91       	pop	r31
     76a:	ef 91       	pop	r30
     76c:	bf 91       	pop	r27
     76e:	af 91       	pop	r26
     770:	9f 91       	pop	r25
     772:	8f 91       	pop	r24
     774:	7f 91       	pop	r23
     776:	6f 91       	pop	r22
     778:	5f 91       	pop	r21
     77a:	4f 91       	pop	r20
     77c:	3f 91       	pop	r19
     77e:	2f 91       	pop	r18
     780:	0f 90       	pop	r0
     782:	0b be       	out	0x3b, r0	; 59
     784:	0f 90       	pop	r0
     786:	0f be       	out	0x3f, r0	; 63
     788:	0f 90       	pop	r0
     78a:	1f 90       	pop	r1
     78c:	18 95       	reti

0000078e <__vector_31>:
ISR(USART1_UDRE_vect)
{
     78e:	1f 92       	push	r1
     790:	0f 92       	push	r0
     792:	0f b6       	in	r0, 0x3f	; 63
     794:	0f 92       	push	r0
     796:	11 24       	eor	r1, r1
     798:	0b b6       	in	r0, 0x3b	; 59
     79a:	0f 92       	push	r0
     79c:	2f 93       	push	r18
     79e:	3f 93       	push	r19
     7a0:	4f 93       	push	r20
     7a2:	5f 93       	push	r21
     7a4:	6f 93       	push	r22
     7a6:	7f 93       	push	r23
     7a8:	8f 93       	push	r24
     7aa:	9f 93       	push	r25
     7ac:	af 93       	push	r26
     7ae:	bf 93       	push	r27
     7b0:	ef 93       	push	r30
     7b2:	ff 93       	push	r31
	
	PC_ONTxEmpty();
     7b4:	28 df       	rcall	.-432    	; 0x606 <PC_ONTxEmpty>
	
     7b6:	ff 91       	pop	r31
     7b8:	ef 91       	pop	r30
     7ba:	bf 91       	pop	r27
     7bc:	af 91       	pop	r26
     7be:	9f 91       	pop	r25
     7c0:	8f 91       	pop	r24
     7c2:	7f 91       	pop	r23
     7c4:	6f 91       	pop	r22
     7c6:	5f 91       	pop	r21
     7c8:	4f 91       	pop	r20
     7ca:	3f 91       	pop	r19
     7cc:	2f 91       	pop	r18
     7ce:	0f 90       	pop	r0
     7d0:	0b be       	out	0x3b, r0	; 59
     7d2:	0f 90       	pop	r0
     7d4:	0f be       	out	0x3f, r0	; 63
     7d6:	0f 90       	pop	r0
     7d8:	1f 90       	pop	r1
     7da:	18 95       	reti

000007dc <SUB_Init>:
static char sub_tx_buf[192];
static const char *sub_tx_ptr = NULL;
static volatile uint8_t sub_tx_busy = 0;

void SUB_Init(void){
	HAL_USART0_Init(38400);
     7dc:	60 e0       	ldi	r22, 0x00	; 0
     7de:	76 e9       	ldi	r23, 0x96	; 150
     7e0:	80 e0       	ldi	r24, 0x00	; 0
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	ec dd       	rcall	.-1064   	; 0x3be <HAL_USART0_Init>
	srf_idx=0;
     7e6:	10 92 60 04 	sts	0x0460, r1	; 0x800460 <srf_idx>
     7ea:	08 95       	ret

000007ec <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     7ec:	cf 93       	push	r28
     7ee:	df 93       	push	r29
	static uint8_t last_fcw_state=FCW_SAFE;
	static uint8_t init = 0;

	if (!init) {
     7f0:	80 91 99 03 	lds	r24, 0x0399	; 0x800399 <init.2179>
     7f4:	81 11       	cpse	r24, r1
     7f6:	0a c0       	rjmp	.+20     	; 0x80c <SUB_TX_motorcmd+0x20>
		last_fcw_state = sdv_sys.fcw_state;
     7f8:	e6 e6       	ldi	r30, 0x66	; 102
     7fa:	f4 e0       	ldi	r31, 0x04	; 4
     7fc:	80 8d       	ldd	r24, Z+24	; 0x18
     7fe:	80 93 98 03 	sts	0x0398, r24	; 0x800398 <last_fcw_state.2178>
		sdv_sys.last_motor_cmd = sdv_sys.motor_cmd;
     802:	81 81       	ldd	r24, Z+1	; 0x01
     804:	82 83       	std	Z+2, r24	; 0x02
		init = 1;
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <init.2179>
		
	}

	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=last_fcw_state)
     80c:	e6 e6       	ldi	r30, 0x66	; 102
     80e:	f4 e0       	ldi	r31, 0x04	; 4
     810:	81 81       	ldd	r24, Z+1	; 0x01
     812:	92 81       	ldd	r25, Z+2	; 0x02
     814:	89 13       	cpse	r24, r25
     816:	06 c0       	rjmp	.+12     	; 0x824 <SUB_TX_motorcmd+0x38>
     818:	20 91 7e 04 	lds	r18, 0x047E	; 0x80047e <sdv_sys+0x18>
     81c:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <last_fcw_state.2178>
     820:	29 17       	cp	r18, r25
     822:	79 f0       	breq	.+30     	; 0x842 <SUB_TX_motorcmd+0x56>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     824:	ee e5       	ldi	r30, 0x5E	; 94
     826:	f4 e0       	ldi	r31, 0x04	; 4
     828:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     82a:	c6 e6       	ldi	r28, 0x66	; 102
     82c:	d4 e0       	ldi	r29, 0x04	; 4
     82e:	88 8d       	ldd	r24, Y+24	; 0x18
     830:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     832:	10 92 5d 04 	sts	0x045D, r1	; 0x80045d <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     836:	1e de       	rcall	.-964    	; 0x474 <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     838:	89 81       	ldd	r24, Y+1	; 0x01
     83a:	8a 83       	std	Y+2, r24	; 0x02
		last_fcw_state=sdv_sys.fcw_state;
     83c:	88 8d       	ldd	r24, Y+24	; 0x18
     83e:	80 93 98 03 	sts	0x0398, r24	; 0x800398 <last_fcw_state.2178>
	}
	
}
     842:	df 91       	pop	r29
     844:	cf 91       	pop	r28
     846:	08 95       	ret

00000848 <SUB_OnRxByte>:

void SUB_OnRxByte(uint8_t data){
     848:	cf 93       	push	r28
     84a:	df 93       	push	r29
	srf_buf[srf_idx++]=data;
     84c:	e0 91 60 04 	lds	r30, 0x0460	; 0x800460 <srf_idx>
     850:	91 e0       	ldi	r25, 0x01	; 1
     852:	9e 0f       	add	r25, r30
     854:	90 93 60 04 	sts	0x0460, r25	; 0x800460 <srf_idx>
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	ef 59       	subi	r30, 0x9F	; 159
     85c:	fb 4f       	sbci	r31, 0xFB	; 251
     85e:	80 83       	st	Z, r24
	if(srf_idx>=2)
     860:	80 91 60 04 	lds	r24, 0x0460	; 0x800460 <srf_idx>
     864:	82 30       	cpi	r24, 0x02	; 2
     866:	b8 f0       	brcs	.+46     	; 0x896 <SUB_OnRxByte+0x4e>
	{
		srf_idx=0;
     868:	10 92 60 04 	sts	0x0460, r1	; 0x800460 <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
     86c:	e1 e6       	ldi	r30, 0x61	; 97
     86e:	f4 e0       	ldi	r31, 0x04	; 4
     870:	61 81       	ldd	r22, Z+1	; 0x01
     872:	70 e0       	ldi	r23, 0x00	; 0
     874:	76 2f       	mov	r23, r22
     876:	66 27       	eor	r22, r22
     878:	80 81       	ld	r24, Z
     87a:	68 2b       	or	r22, r24
     87c:	c6 e6       	ldi	r28, 0x66	; 102
     87e:	d4 e0       	ldi	r29, 0x04	; 4
     880:	07 2e       	mov	r0, r23
     882:	00 0c       	add	r0, r0
     884:	88 0b       	sbc	r24, r24
     886:	99 0b       	sbc	r25, r25
     888:	ec d4       	rcall	.+2520   	; 0x1262 <__floatsisf>
     88a:	6c 83       	std	Y+4, r22	; 0x04
     88c:	7d 83       	std	Y+5, r23	; 0x05
     88e:	8e 83       	std	Y+6, r24	; 0x06
     890:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag=true;
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	89 8f       	std	Y+25, r24	; 0x19
		
	}
}
     896:	df 91       	pop	r29
     898:	cf 91       	pop	r28
     89a:	08 95       	ret

0000089c <SUB_SendLine>:


void SUB_SendLine(const char *line)
{
     89c:	bc 01       	movw	r22, r24
	// 송신 중이면 기다림(짧게)
	while (sub_tx_busy) {;}
     89e:	90 91 9a 03 	lds	r25, 0x039A	; 0x80039a <sub_tx_busy>
     8a2:	91 11       	cpse	r25, r1
     8a4:	fc cf       	rjmp	.-8      	; 0x89e <SUB_SendLine+0x2>

	// 내부 버퍼에 복사 (깨짐 방지)
	strncpy(sub_tx_buf, line, sizeof(sub_tx_buf)-1);
     8a6:	4f eb       	ldi	r20, 0xBF	; 191
     8a8:	50 e0       	ldi	r21, 0x00	; 0
     8aa:	8d e9       	ldi	r24, 0x9D	; 157
     8ac:	93 e0       	ldi	r25, 0x03	; 3
     8ae:	2f d6       	rcall	.+3166   	; 0x150e <strncpy>
	sub_tx_buf[sizeof(sub_tx_buf)-1] = '\0';
     8b0:	10 92 5c 04 	sts	0x045C, r1	; 0x80045c <sub_tx_buf+0xbf>

	sub_tx_ptr  = sub_tx_buf;
     8b4:	8d e9       	ldi	r24, 0x9D	; 157
     8b6:	93 e0       	ldi	r25, 0x03	; 3
     8b8:	90 93 9c 03 	sts	0x039C, r25	; 0x80039c <sub_tx_ptr+0x1>
     8bc:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <sub_tx_ptr>
	sub_tx_busy = 1;
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <sub_tx_busy>

	sub_proto_mode = SUB_PROTO_OTA_TEXT;   //  텍스트로 보낼 때는 모드 보장
     8c6:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     8ca:	d4 cd       	rjmp	.-1112   	; 0x474 <HAL_USART0_Enable_Tx_Int>
     8cc:	08 95       	ret

000008ce <SUB_OnTxEmpty>:
}

void SUB_OnTxEmpty(void)
{
	if (sub_tx_ptr && *sub_tx_ptr) {
     8ce:	e0 91 9b 03 	lds	r30, 0x039B	; 0x80039b <sub_tx_ptr>
     8d2:	f0 91 9c 03 	lds	r31, 0x039C	; 0x80039c <sub_tx_ptr+0x1>
     8d6:	30 97       	sbiw	r30, 0x00	; 0
     8d8:	51 f0       	breq	.+20     	; 0x8ee <SUB_OnTxEmpty+0x20>
     8da:	80 81       	ld	r24, Z
     8dc:	88 23       	and	r24, r24
     8de:	39 f0       	breq	.+14     	; 0x8ee <SUB_OnTxEmpty+0x20>
		UDR0 = *sub_tx_ptr++;
     8e0:	31 96       	adiw	r30, 0x01	; 1
     8e2:	f0 93 9c 03 	sts	0x039C, r31	; 0x80039c <sub_tx_ptr+0x1>
     8e6:	e0 93 9b 03 	sts	0x039B, r30	; 0x80039b <sub_tx_ptr>
     8ea:	8c b9       	out	0x0c, r24	; 12
     8ec:	08 95       	ret
		} 
	else {
		UDR0 = '\n';
     8ee:	8a e0       	ldi	r24, 0x0A	; 10
     8f0:	8c b9       	out	0x0c, r24	; 12
		sub_tx_ptr = NULL;
     8f2:	10 92 9c 03 	sts	0x039C, r1	; 0x80039c <sub_tx_ptr+0x1>
     8f6:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <sub_tx_ptr>
		sub_tx_busy = 0;
     8fa:	10 92 9a 03 	sts	0x039A, r1	; 0x80039a <sub_tx_busy>
		HAL_USART0_Disable_Tx_Int();
     8fe:	be cd       	rjmp	.-1156   	; 0x47c <HAL_USART0_Disable_Tx_Int>
     900:	08 95       	ret

00000902 <SUB_SendToken2>:
	}
}

void SUB_SendToken2(uint8_t a, uint8_t b)
{
	tx_buf[0] = a;
     902:	ee e5       	ldi	r30, 0x5E	; 94
     904:	f4 e0       	ldi	r31, 0x04	; 4
     906:	80 83       	st	Z, r24
	tx_buf[1] = b;
     908:	61 83       	std	Z+1, r22	; 0x01
	tx_idx = 0;
     90a:	10 92 5d 04 	sts	0x045D, r1	; 0x80045d <tx_idx>
	sub_proto_mode = SUB_PROTO_BINARY;
     90e:	10 92 65 04 	sts	0x0465, r1	; 0x800465 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     912:	b0 cd       	rjmp	.-1184   	; 0x474 <HAL_USART0_Enable_Tx_Int>
     914:	08 95       	ret

00000916 <__vector_18>:
}

ISR(USART0_RX_vect)
{
     916:	1f 92       	push	r1
     918:	0f 92       	push	r0
     91a:	0f b6       	in	r0, 0x3f	; 63
     91c:	0f 92       	push	r0
     91e:	11 24       	eor	r1, r1
     920:	0b b6       	in	r0, 0x3b	; 59
     922:	0f 92       	push	r0
     924:	2f 93       	push	r18
     926:	3f 93       	push	r19
     928:	4f 93       	push	r20
     92a:	5f 93       	push	r21
     92c:	6f 93       	push	r22
     92e:	7f 93       	push	r23
     930:	8f 93       	push	r24
     932:	9f 93       	push	r25
     934:	af 93       	push	r26
     936:	bf 93       	push	r27
     938:	ef 93       	push	r30
     93a:	ff 93       	push	r31
	uint8_t data= UDR0;
     93c:	8c b1       	in	r24, 0x0c	; 12
	SUB_OnRxByte(data);
     93e:	84 df       	rcall	.-248    	; 0x848 <SUB_OnRxByte>
}
     940:	ff 91       	pop	r31
     942:	ef 91       	pop	r30
     944:	bf 91       	pop	r27
     946:	af 91       	pop	r26
     948:	9f 91       	pop	r25
     94a:	8f 91       	pop	r24
     94c:	7f 91       	pop	r23
     94e:	6f 91       	pop	r22
     950:	5f 91       	pop	r21
     952:	4f 91       	pop	r20
     954:	3f 91       	pop	r19
     956:	2f 91       	pop	r18
     958:	0f 90       	pop	r0
     95a:	0b be       	out	0x3b, r0	; 59
     95c:	0f 90       	pop	r0
     95e:	0f be       	out	0x3f, r0	; 63
     960:	0f 90       	pop	r0
     962:	1f 90       	pop	r1
     964:	18 95       	reti

00000966 <__vector_19>:
ISR(USART0_UDRE_vect)
{
     966:	1f 92       	push	r1
     968:	0f 92       	push	r0
     96a:	0f b6       	in	r0, 0x3f	; 63
     96c:	0f 92       	push	r0
     96e:	11 24       	eor	r1, r1
     970:	0b b6       	in	r0, 0x3b	; 59
     972:	0f 92       	push	r0
     974:	2f 93       	push	r18
     976:	3f 93       	push	r19
     978:	4f 93       	push	r20
     97a:	5f 93       	push	r21
     97c:	6f 93       	push	r22
     97e:	7f 93       	push	r23
     980:	8f 93       	push	r24
     982:	9f 93       	push	r25
     984:	af 93       	push	r26
     986:	bf 93       	push	r27
     988:	ef 93       	push	r30
     98a:	ff 93       	push	r31
	if (sub_proto_mode == SUB_PROTO_OTA_TEXT) {
     98c:	80 91 65 04 	lds	r24, 0x0465	; 0x800465 <sub_proto_mode>
     990:	81 30       	cpi	r24, 0x01	; 1
     992:	11 f4       	brne	.+4      	; 0x998 <__vector_19+0x32>
		SUB_OnTxEmpty();
     994:	9c df       	rcall	.-200    	; 0x8ce <SUB_OnTxEmpty>
     996:	10 c0       	rjmp	.+32     	; 0x9b8 <__vector_19+0x52>
		} 
	else {
		// 기존 2바이트 binary 전송
		UDR0 = tx_buf[tx_idx++];
     998:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <tx_idx>
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	8e 0f       	add	r24, r30
     9a0:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <tx_idx>
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	e2 5a       	subi	r30, 0xA2	; 162
     9a8:	fb 4f       	sbci	r31, 0xFB	; 251
     9aa:	80 81       	ld	r24, Z
     9ac:	8c b9       	out	0x0c, r24	; 12
		if (tx_idx >= 2) {
     9ae:	80 91 5d 04 	lds	r24, 0x045D	; 0x80045d <tx_idx>
     9b2:	82 30       	cpi	r24, 0x02	; 2
			HAL_USART0_Disable_Tx_Int();
     9b4:	08 f0       	brcs	.+2      	; 0x9b8 <__vector_19+0x52>
     9b6:	62 dd       	rcall	.-1340   	; 0x47c <HAL_USART0_Disable_Tx_Int>
		}
	}
     9b8:	ff 91       	pop	r31
     9ba:	ef 91       	pop	r30
     9bc:	bf 91       	pop	r27
     9be:	af 91       	pop	r26
     9c0:	9f 91       	pop	r25
     9c2:	8f 91       	pop	r24
     9c4:	7f 91       	pop	r23
     9c6:	6f 91       	pop	r22
     9c8:	5f 91       	pop	r21
     9ca:	4f 91       	pop	r20
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	0f 90       	pop	r0
     9d2:	0b be       	out	0x3b, r0	; 59
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <disable_jtag>:
	MCUCSR |= (1<<JTD);
}



void OTA_Bridge_Process(void) {}
     9de:	84 b7       	in	r24, 0x34	; 52
     9e0:	80 68       	ori	r24, 0x80	; 128
     9e2:	84 bf       	out	0x34, r24	; 52
     9e4:	84 b7       	in	r24, 0x34	; 52
     9e6:	80 68       	ori	r24, 0x80	; 128
     9e8:	84 bf       	out	0x34, r24	; 52
     9ea:	08 95       	ret

000009ec <main>:
int main(void)
{
     9ec:	cf 93       	push	r28
     9ee:	df 93       	push	r29
     9f0:	cd b7       	in	r28, 0x3d	; 61
     9f2:	de b7       	in	r29, 0x3e	; 62
     9f4:	c0 54       	subi	r28, 0x40	; 64
     9f6:	d1 09       	sbc	r29, r1
     9f8:	0f b6       	in	r0, 0x3f	; 63
     9fa:	f8 94       	cli
     9fc:	de bf       	out	0x3e, r29	; 62
     9fe:	0f be       	out	0x3f, r0	; 63
     a00:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     a02:	ed df       	rcall	.-38     	; 0x9de <disable_jtag>
	SystemState_Init();
     a04:	05 d3       	rcall	.+1546   	; 0x1010 <SystemState_Init>
     a06:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     a08:	8a bb       	out	0x1a, r24	; 26
     a0a:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     a0c:	f0 e0       	ldi	r31, 0x00	; 0
     a0e:	80 81       	ld	r24, Z
     a10:	87 60       	ori	r24, 0x07	; 7
     a12:	80 83       	st	Z, r24
     a14:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a16:	f0 e0       	ldi	r31, 0x00	; 0
     a18:	80 81       	ld	r24, Z
     a1a:	8b 7f       	andi	r24, 0xFB	; 251
     a1c:	80 83       	st	Z, r24
     a1e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a20:	8d 7f       	andi	r24, 0xFD	; 253
     a22:	80 83       	st	Z, r24
     a24:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a26:	81 60       	ori	r24, 0x01	; 1
     a28:	80 83       	st	Z, r24
     a2a:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a2c:	2a 95       	dec	r18
     a2e:	f1 f7       	brne	.-4      	; 0xa2c <main+0x40>
     a30:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     a32:	8b bb       	out	0x1b, r24	; 27
     a34:	86 ef       	ldi	r24, 0xF6	; 246
     a36:	8a 95       	dec	r24
     a38:	f1 f7       	brne	.-4      	; 0xa36 <main+0x4a>
     a3a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a3c:	8e 7f       	andi	r24, 0xFE	; 254
     a3e:	80 83       	st	Z, r24
     a40:	84 e0       	ldi	r24, 0x04	; 4
     a42:	06 c0       	rjmp	.+12     	; 0xa50 <main+0x64>
     a44:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a46:	fe e0       	ldi	r31, 0x0E	; 14
     a48:	31 97       	sbiw	r30, 0x01	; 1
     a4a:	f1 f7       	brne	.-4      	; 0xa48 <main+0x5c>
     a4c:	00 00       	nop
     a4e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a50:	9f ef       	ldi	r25, 0xFF	; 255
     a52:	98 0f       	add	r25, r24
     a54:	81 11       	cpse	r24, r1
     a56:	f6 cf       	rjmp	.-20     	; 0xa44 <main+0x58>
     a58:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a5a:	f0 e0       	ldi	r31, 0x00	; 0
     a5c:	80 81       	ld	r24, Z
     a5e:	8b 7f       	andi	r24, 0xFB	; 251
     a60:	80 83       	st	Z, r24
     a62:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a64:	8d 7f       	andi	r24, 0xFD	; 253
     a66:	80 83       	st	Z, r24
     a68:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a6a:	81 60       	ori	r24, 0x01	; 1
     a6c:	80 83       	st	Z, r24
     a6e:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a70:	2a 95       	dec	r18
     a72:	f1 f7       	brne	.-4      	; 0xa70 <main+0x84>
     a74:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     a76:	8b bb       	out	0x1b, r24	; 27
     a78:	86 ef       	ldi	r24, 0xF6	; 246
     a7a:	8a 95       	dec	r24
     a7c:	f1 f7       	brne	.-4      	; 0xa7a <main+0x8e>
     a7e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a80:	8e 7f       	andi	r24, 0xFE	; 254
     a82:	80 83       	st	Z, r24
     a84:	84 e0       	ldi	r24, 0x04	; 4
     a86:	06 c0       	rjmp	.+12     	; 0xa94 <main+0xa8>
     a88:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a8a:	fe e0       	ldi	r31, 0x0E	; 14
     a8c:	31 97       	sbiw	r30, 0x01	; 1
     a8e:	f1 f7       	brne	.-4      	; 0xa8c <main+0xa0>
     a90:	00 00       	nop
     a92:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a94:	9f ef       	ldi	r25, 0xFF	; 255
     a96:	98 0f       	add	r25, r24
     a98:	81 11       	cpse	r24, r1
     a9a:	f6 cf       	rjmp	.-20     	; 0xa88 <main+0x9c>
     a9c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	80 81       	ld	r24, Z
     aa2:	8b 7f       	andi	r24, 0xFB	; 251
     aa4:	80 83       	st	Z, r24
     aa6:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     aa8:	8d 7f       	andi	r24, 0xFD	; 253
     aaa:	80 83       	st	Z, r24
     aac:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     aae:	81 60       	ori	r24, 0x01	; 1
     ab0:	80 83       	st	Z, r24
     ab2:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ab4:	2a 95       	dec	r18
     ab6:	f1 f7       	brne	.-4      	; 0xab4 <main+0xc8>
     ab8:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     aba:	8b bb       	out	0x1b, r24	; 27
     abc:	86 ef       	ldi	r24, 0xF6	; 246
     abe:	8a 95       	dec	r24
     ac0:	f1 f7       	brne	.-4      	; 0xabe <main+0xd2>
     ac2:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ac4:	8e 7f       	andi	r24, 0xFE	; 254
     ac6:	80 83       	st	Z, r24
     ac8:	84 e0       	ldi	r24, 0x04	; 4
     aca:	06 c0       	rjmp	.+12     	; 0xad8 <main+0xec>
     acc:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ace:	fe e0       	ldi	r31, 0x0E	; 14
     ad0:	31 97       	sbiw	r30, 0x01	; 1
     ad2:	f1 f7       	brne	.-4      	; 0xad0 <main+0xe4>
     ad4:	00 00       	nop
     ad6:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ad8:	9f ef       	ldi	r25, 0xFF	; 255
     ada:	98 0f       	add	r25, r24
     adc:	81 11       	cpse	r24, r1
     ade:	f6 cf       	rjmp	.-20     	; 0xacc <main+0xe0>
     ae0:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	80 81       	ld	r24, Z
     ae6:	8b 7f       	andi	r24, 0xFB	; 251
     ae8:	80 83       	st	Z, r24
     aea:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     aec:	8d 7f       	andi	r24, 0xFD	; 253
     aee:	80 83       	st	Z, r24
     af0:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     af2:	81 60       	ori	r24, 0x01	; 1
     af4:	80 83       	st	Z, r24
     af6:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     af8:	2a 95       	dec	r18
     afa:	f1 f7       	brne	.-4      	; 0xaf8 <main+0x10c>
     afc:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     afe:	8b bb       	out	0x1b, r24	; 27
     b00:	86 ef       	ldi	r24, 0xF6	; 246
     b02:	8a 95       	dec	r24
     b04:	f1 f7       	brne	.-4      	; 0xb02 <main+0x116>
     b06:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b08:	8e 7f       	andi	r24, 0xFE	; 254
     b0a:	80 83       	st	Z, r24
     b0c:	82 e0       	ldi	r24, 0x02	; 2
     b0e:	06 c0       	rjmp	.+12     	; 0xb1c <main+0x130>
     b10:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b12:	fe e0       	ldi	r31, 0x0E	; 14
     b14:	31 97       	sbiw	r30, 0x01	; 1
     b16:	f1 f7       	brne	.-4      	; 0xb14 <main+0x128>
     b18:	00 00       	nop
     b1a:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b1c:	9f ef       	ldi	r25, 0xFF	; 255
     b1e:	98 0f       	add	r25, r24
     b20:	81 11       	cpse	r24, r1
     b22:	f6 cf       	rjmp	.-20     	; 0xb10 <main+0x124>
     b24:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b26:	f0 e0       	ldi	r31, 0x00	; 0
     b28:	80 81       	ld	r24, Z
     b2a:	8b 7f       	andi	r24, 0xFB	; 251
     b2c:	80 83       	st	Z, r24
     b2e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b30:	8d 7f       	andi	r24, 0xFD	; 253
     b32:	80 83       	st	Z, r24
     b34:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b36:	81 60       	ori	r24, 0x01	; 1
     b38:	80 83       	st	Z, r24
     b3a:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b3c:	2a 95       	dec	r18
     b3e:	f1 f7       	brne	.-4      	; 0xb3c <main+0x150>
     b40:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     b42:	8b bb       	out	0x1b, r24	; 27
     b44:	86 ef       	ldi	r24, 0xF6	; 246
     b46:	8a 95       	dec	r24
     b48:	f1 f7       	brne	.-4      	; 0xb46 <main+0x15a>
     b4a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b4c:	8e 7f       	andi	r24, 0xFE	; 254
     b4e:	80 83       	st	Z, r24
     b50:	82 e0       	ldi	r24, 0x02	; 2
     b52:	06 c0       	rjmp	.+12     	; 0xb60 <main+0x174>
     b54:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b56:	fe e0       	ldi	r31, 0x0E	; 14
     b58:	31 97       	sbiw	r30, 0x01	; 1
     b5a:	f1 f7       	brne	.-4      	; 0xb58 <main+0x16c>
     b5c:	00 00       	nop
     b5e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b60:	9f ef       	ldi	r25, 0xFF	; 255
     b62:	98 0f       	add	r25, r24
     b64:	81 11       	cpse	r24, r1
     b66:	f6 cf       	rjmp	.-20     	; 0xb54 <main+0x168>
     b68:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	80 81       	ld	r24, Z
     b6e:	8b 7f       	andi	r24, 0xFB	; 251
     b70:	80 83       	st	Z, r24
     b72:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b74:	8d 7f       	andi	r24, 0xFD	; 253
     b76:	80 83       	st	Z, r24
     b78:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b7a:	81 60       	ori	r24, 0x01	; 1
     b7c:	80 83       	st	Z, r24
     b7e:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b80:	2a 95       	dec	r18
     b82:	f1 f7       	brne	.-4      	; 0xb80 <main+0x194>
     b84:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     b86:	8b bb       	out	0x1b, r24	; 27
     b88:	86 ef       	ldi	r24, 0xF6	; 246
     b8a:	8a 95       	dec	r24
     b8c:	f1 f7       	brne	.-4      	; 0xb8a <main+0x19e>
     b8e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b90:	8e 7f       	andi	r24, 0xFE	; 254
     b92:	80 83       	st	Z, r24
     b94:	82 e0       	ldi	r24, 0x02	; 2
     b96:	06 c0       	rjmp	.+12     	; 0xba4 <main+0x1b8>
     b98:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b9a:	fe e0       	ldi	r31, 0x0E	; 14
     b9c:	31 97       	sbiw	r30, 0x01	; 1
     b9e:	f1 f7       	brne	.-4      	; 0xb9c <main+0x1b0>
     ba0:	00 00       	nop
     ba2:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ba4:	9f ef       	ldi	r25, 0xFF	; 255
     ba6:	98 0f       	add	r25, r24
     ba8:	81 11       	cpse	r24, r1
     baa:	f6 cf       	rjmp	.-20     	; 0xb98 <main+0x1ac>
	LCD_Init();
	SUB_Init();
     bac:	17 de       	rcall	.-978    	; 0x7dc <SUB_Init>
	PC_Init();
     bae:	6a dc       	rcall	.-1836   	; 0x484 <PC_Init>
	OTA_Bridge_Init();
     bb0:	f0 d1       	rcall	.+992    	; 0xf92 <OTA_Bridge_Init>
     bb2:	78 94       	sei
	
	sei();
     bb4:	75 dc       	rcall	.-1814   	; 0x4a0 <PC_ProcessTx>
	char v_msg[32];
	char msg[32];
	static uint8_t last_fcw_state=FCW_SAFE;
	PC_ProcessTx();
     bb6:	ff ef       	ldi	r31, 0xFF	; 255
     bb8:	2f e7       	ldi	r18, 0x7F	; 127
     bba:	86 e1       	ldi	r24, 0x16	; 22
     bbc:	f1 50       	subi	r31, 0x01	; 1
     bbe:	20 40       	sbci	r18, 0x00	; 0
     bc0:	80 40       	sbci	r24, 0x00	; 0
     bc2:	e1 f7       	brne	.-8      	; 0xbbc <main+0x1d0>
     bc4:	00 c0       	rjmp	.+0      	; 0xbc6 <main+0x1da>
     bc6:	00 00       	nop
     bc8:	55 dd       	rcall	.-1366   	; 0x674 <PC_ProcessRx>
	uint16_t ttc10;
	
	while (1)
	{
		
		PC_ProcessRx();   
     bca:	80 91 81 04 	lds	r24, 0x0481	; 0x800481 <sdv_sys+0x1b>
		if (sdv_sys.ota_active) {	
     bce:	88 23       	and	r24, r24
     bd0:	51 f0       	breq	.+20     	; 0xbe6 <main+0x1fa>
     bd2:	9f ef       	ldi	r25, 0xFF	; 255
     bd4:	ef ef       	ldi	r30, 0xFF	; 255
     bd6:	f8 e0       	ldi	r31, 0x08	; 8
     bd8:	91 50       	subi	r25, 0x01	; 1
     bda:	e0 40       	sbci	r30, 0x00	; 0
     bdc:	f0 40       	sbci	r31, 0x00	; 0
     bde:	e1 f7       	brne	.-8      	; 0xbd8 <main+0x1ec>
     be0:	00 c0       	rjmp	.+0      	; 0xbe2 <main+0x1f6>
     be2:	00 00       	nop
     be4:	f1 cf       	rjmp	.-30     	; 0xbc8 <main+0x1dc>
     be6:	81 11       	cpse	r24, r1
			OTA_Bridge_Process();
			_delay_ms(200);
			continue;
		}
		else if(!sdv_sys.ota_active)
     be8:	ef cf       	rjmp	.-34     	; 0xbc8 <main+0x1dc>
		{
			
			if(sdv_sys.distance_flag){
     bea:	80 91 7f 04 	lds	r24, 0x047F	; 0x80047f <sdv_sys+0x19>
     bee:	88 23       	and	r24, r24
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				
				corrected_distance();
     bf0:	59 f3       	breq	.-42     	; 0xbc8 <main+0x1dc>
				fcw_update();
     bf2:	cd da       	rcall	.-2662   	; 0x18e <corrected_distance>
     bf4:	74 db       	rcall	.-2328   	; 0x2de <fcw_update>
				sdv_sys.distance_flag=false;
     bf6:	06 e6       	ldi	r16, 0x66	; 102
     bf8:	14 e0       	ldi	r17, 0x04	; 4
     bfa:	f8 01       	movw	r30, r16
     bfc:	11 8e       	std	Z+25, r1	; 0x19
				Control_UpdateFromFCW();
     bfe:	8f da       	rcall	.-2786   	; 0x11e <Control_UpdateFromFCW>
     c00:	f5 dd       	rcall	.-1046   	; 0x7ec <SUB_TX_motorcmd>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     c02:	f8 01       	movw	r30, r16
				
				//lcd 출력===============================================
				ttc10=sdv_sys.ttc*10;
     c04:	64 89       	ldd	r22, Z+20	; 0x14
     c06:	75 89       	ldd	r23, Z+21	; 0x15
     c08:	86 89       	ldd	r24, Z+22	; 0x16
     c0a:	97 89       	ldd	r25, Z+23	; 0x17
     c0c:	20 e0       	ldi	r18, 0x00	; 0
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	40 e2       	ldi	r20, 0x20	; 32
     c12:	51 e4       	ldi	r21, 0x41	; 65
     c14:	da d3       	rcall	.+1972   	; 0x13ca <__mulsf3>
     c16:	f7 d2       	rcall	.+1518   	; 0x1206 <__fixunssfsi>
     c18:	6b 01       	movw	r12, r22
     c1a:	7c 01       	movw	r14, r24
     c1c:	f8 01       	movw	r30, r16
     c1e:	80 8d       	ldd	r24, Z+24	; 0x18
     c20:	88 23       	and	r24, r24
				//상태가 바뀌면 바로 출력
				if(sdv_sys.fcw_state != last_fcw_state)
     c22:	09 f4       	brne	.+2      	; 0xc26 <main+0x23a>
     c24:	cf c0       	rjmp	.+414    	; 0xdc4 <main+0x3d8>
     c26:	10 92 64 04 	sts	0x0464, r1	; 0x800464 <lcd_cnt+0x1>
     c2a:	10 92 63 04 	sts	0x0463, r1	; 0x800463 <lcd_cnt>
				{
					lcd_cnt=0;
     c2e:	e5 e6       	ldi	r30, 0x65	; 101
     c30:	f0 e0       	ldi	r31, 0x00	; 0
     c32:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c34:	8b 7f       	andi	r24, 0xFB	; 251
     c36:	80 83       	st	Z, r24
     c38:	80 81       	ld	r24, Z
     c3a:	8d 7f       	andi	r24, 0xFD	; 253
     c3c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c3e:	80 81       	ld	r24, Z
     c40:	81 60       	ori	r24, 0x01	; 1
     c42:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c44:	26 ef       	ldi	r18, 0xF6	; 246
     c46:	2a 95       	dec	r18
     c48:	f1 f7       	brne	.-4      	; 0xc46 <main+0x25a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c4a:	80 e8       	ldi	r24, 0x80	; 128
     c4c:	8b bb       	out	0x1b, r24	; 27
     c4e:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     c50:	8a 95       	dec	r24
     c52:	f1 f7       	brne	.-4      	; 0xc50 <main+0x264>
     c54:	80 81       	ld	r24, Z
     c56:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c58:	80 83       	st	Z, r24
     c5a:	60 91 72 04 	lds	r22, 0x0472	; 0x800472 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     c5e:	70 91 73 04 	lds	r23, 0x0473	; 0x800473 <sdv_sys+0xd>
     c62:	80 91 74 04 	lds	r24, 0x0474	; 0x800474 <sdv_sys+0xe>
     c66:	90 91 75 04 	lds	r25, 0x0475	; 0x800475 <sdv_sys+0xf>
     c6a:	cd d2       	rcall	.+1434   	; 0x1206 <__fixunssfsi>
     c6c:	7f 93       	push	r23
     c6e:	6f 93       	push	r22
     c70:	82 ea       	ldi	r24, 0xA2	; 162
     c72:	91 e0       	ldi	r25, 0x01	; 1
     c74:	9f 93       	push	r25
     c76:	8f 93       	push	r24
     c78:	8e 01       	movw	r16, r28
     c7a:	0f 5f       	subi	r16, 0xFF	; 255
     c7c:	1f 4f       	sbci	r17, 0xFF	; 255
     c7e:	1f 93       	push	r17
     c80:	0f 93       	push	r16
     c82:	90 d4       	rcall	.+2336   	; 0x15a4 <sprintf>
     c84:	0f 90       	pop	r0
     c86:	0f 90       	pop	r0
     c88:	0f 90       	pop	r0
     c8a:	0f 90       	pop	r0
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	d8 01       	movw	r26, r16
     c92:	22 c0       	rjmp	.+68     	; 0xcd8 <main+0x2ec>
     c94:	11 96       	adiw	r26, 0x01	; 1
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	06 c0       	rjmp	.+12     	; 0xca6 <main+0x2ba>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     c9a:	e6 e6       	ldi	r30, 0x66	; 102
     c9c:	fe e0       	ldi	r31, 0x0E	; 14
     c9e:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca0:	f1 f7       	brne	.-4      	; 0xc9e <main+0x2b2>
     ca2:	00 00       	nop
     ca4:	82 2f       	mov	r24, r18
     ca6:	2f ef       	ldi	r18, 0xFF	; 255
     ca8:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     caa:	81 11       	cpse	r24, r1
     cac:	f6 cf       	rjmp	.-20     	; 0xc9a <main+0x2ae>
     cae:	e5 e6       	ldi	r30, 0x65	; 101
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     cb4:	84 60       	ori	r24, 0x04	; 4
     cb6:	80 83       	st	Z, r24
     cb8:	80 81       	ld	r24, Z
     cba:	8d 7f       	andi	r24, 0xFD	; 253
     cbc:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cbe:	80 81       	ld	r24, Z
     cc0:	81 60       	ori	r24, 0x01	; 1
     cc2:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cc4:	26 ef       	ldi	r18, 0xF6	; 246
     cc6:	2a 95       	dec	r18
     cc8:	f1 f7       	brne	.-4      	; 0xcc6 <main+0x2da>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cca:	9b bb       	out	0x1b, r25	; 27
     ccc:	86 ef       	ldi	r24, 0xF6	; 246
     cce:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     cd0:	f1 f7       	brne	.-4      	; 0xcce <main+0x2e2>
     cd2:	80 81       	ld	r24, Z
     cd4:	8e 7f       	andi	r24, 0xFE	; 254
     cd6:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cd8:	9c 91       	ld	r25, X
     cda:	91 11       	cpse	r25, r1
     cdc:	db cf       	rjmp	.-74     	; 0xc94 <main+0x2a8>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     cde:	e5 e6       	ldi	r30, 0x65	; 101
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ce4:	8b 7f       	andi	r24, 0xFB	; 251
     ce6:	80 83       	st	Z, r24
     ce8:	80 81       	ld	r24, Z
     cea:	8d 7f       	andi	r24, 0xFD	; 253
     cec:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cee:	80 81       	ld	r24, Z
     cf0:	81 60       	ori	r24, 0x01	; 1
     cf2:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cf4:	96 ef       	ldi	r25, 0xF6	; 246
     cf6:	9a 95       	dec	r25
     cf8:	f1 f7       	brne	.-4      	; 0xcf6 <main+0x30a>
     cfa:	80 ec       	ldi	r24, 0xC0	; 192
     cfc:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     cfe:	26 ef       	ldi	r18, 0xF6	; 246
     d00:	2a 95       	dec	r18
     d02:	f1 f7       	brne	.-4      	; 0xd00 <main+0x314>
     d04:	80 81       	ld	r24, Z
     d06:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d08:	80 83       	st	Z, r24
     d0a:	96 01       	movw	r18, r12
     d0c:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     d0e:	bc ec       	ldi	r27, 0xCC	; 204
     d10:	e1 d3       	rcall	.+1986   	; 0x14d4 <__umulhisi3>
     d12:	ac 01       	movw	r20, r24
     d14:	56 95       	lsr	r21
     d16:	47 95       	ror	r20
     d18:	56 95       	lsr	r21
     d1a:	47 95       	ror	r20
     d1c:	56 95       	lsr	r21
     d1e:	47 95       	ror	r20
     d20:	ca 01       	movw	r24, r20
     d22:	88 0f       	add	r24, r24
     d24:	99 1f       	adc	r25, r25
     d26:	44 0f       	add	r20, r20
     d28:	55 1f       	adc	r21, r21
     d2a:	44 0f       	add	r20, r20
     d2c:	55 1f       	adc	r21, r21
     d2e:	44 0f       	add	r20, r20
     d30:	55 1f       	adc	r21, r21
     d32:	48 0f       	add	r20, r24
     d34:	59 1f       	adc	r21, r25
     d36:	c6 01       	movw	r24, r12
     d38:	84 1b       	sub	r24, r20
     d3a:	95 0b       	sbc	r25, r21
     d3c:	ac 01       	movw	r20, r24
     d3e:	ca d3       	rcall	.+1940   	; 0x14d4 <__umulhisi3>
     d40:	96 95       	lsr	r25
     d42:	87 95       	ror	r24
     d44:	96 95       	lsr	r25
     d46:	87 95       	ror	r24
     d48:	96 95       	lsr	r25
     d4a:	87 95       	ror	r24
     d4c:	5f 93       	push	r21
     d4e:	4f 93       	push	r20
     d50:	9f 93       	push	r25
     d52:	8f 93       	push	r24
     d54:	84 eb       	ldi	r24, 0xB4	; 180
     d56:	91 e0       	ldi	r25, 0x01	; 1
     d58:	9f 93       	push	r25
     d5a:	8f 93       	push	r24
     d5c:	7e 01       	movw	r14, r28
     d5e:	91 e2       	ldi	r25, 0x21	; 33
     d60:	e9 0e       	add	r14, r25
     d62:	f1 1c       	adc	r15, r1
     d64:	ff 92       	push	r15
     d66:	ef 92       	push	r14
     d68:	1d d4       	rcall	.+2106   	; 0x15a4 <sprintf>
     d6a:	0f b6       	in	r0, 0x3f	; 63
     d6c:	f8 94       	cli
     d6e:	de bf       	out	0x3e, r29	; 62
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	cd bf       	out	0x3d, r28	; 61
     d74:	d7 01       	movw	r26, r14
     d76:	22 c0       	rjmp	.+68     	; 0xdbc <main+0x3d0>
     d78:	11 96       	adiw	r26, 0x01	; 1
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	06 c0       	rjmp	.+12     	; 0xd8a <main+0x39e>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d7e:	e6 e6       	ldi	r30, 0x66	; 102
     d80:	fe e0       	ldi	r31, 0x0E	; 14
     d82:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d84:	f1 f7       	brne	.-4      	; 0xd82 <main+0x396>
     d86:	00 00       	nop
     d88:	82 2f       	mov	r24, r18
     d8a:	2f ef       	ldi	r18, 0xFF	; 255
     d8c:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d8e:	81 11       	cpse	r24, r1
     d90:	f6 cf       	rjmp	.-20     	; 0xd7e <main+0x392>
     d92:	e5 e6       	ldi	r30, 0x65	; 101
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d98:	84 60       	ori	r24, 0x04	; 4
     d9a:	80 83       	st	Z, r24
     d9c:	80 81       	ld	r24, Z
     d9e:	8d 7f       	andi	r24, 0xFD	; 253
     da0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     da2:	80 81       	ld	r24, Z
     da4:	81 60       	ori	r24, 0x01	; 1
     da6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     da8:	26 ef       	ldi	r18, 0xF6	; 246
     daa:	2a 95       	dec	r18
     dac:	f1 f7       	brne	.-4      	; 0xdaa <main+0x3be>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dae:	9b bb       	out	0x1b, r25	; 27
     db0:	86 ef       	ldi	r24, 0xF6	; 246
     db2:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     db4:	f1 f7       	brne	.-4      	; 0xdb2 <main+0x3c6>
     db6:	80 81       	ld	r24, Z
     db8:	8e 7f       	andi	r24, 0xFE	; 254
     dba:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dbc:	9c 91       	ld	r25, X
     dbe:	91 11       	cpse	r25, r1
     dc0:	db cf       	rjmp	.-74     	; 0xd78 <main+0x38c>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     dc2:	db c0       	rjmp	.+438    	; 0xf7a <main+0x58e>
     dc4:	80 91 63 04 	lds	r24, 0x0463	; 0x800463 <lcd_cnt>
     dc8:	90 91 64 04 	lds	r25, 0x0464	; 0x800464 <lcd_cnt+0x1>
					LCD_Str(msg);
					
				}
				//상태 유지시 1초에 한번 출력
				else if(lcd_cnt<LCD_UPDATE_CNT){
     dcc:	8a 30       	cpi	r24, 0x0A	; 10
     dce:	91 05       	cpc	r25, r1
     dd0:	30 f4       	brcc	.+12     	; 0xdde <main+0x3f2>
     dd2:	01 96       	adiw	r24, 0x01	; 1
     dd4:	90 93 64 04 	sts	0x0464, r25	; 0x800464 <lcd_cnt+0x1>
					lcd_cnt++;
     dd8:	80 93 63 04 	sts	0x0463, r24	; 0x800463 <lcd_cnt>
     ddc:	ce c0       	rjmp	.+412    	; 0xf7a <main+0x58e>
     dde:	10 92 64 04 	sts	0x0464, r1	; 0x800464 <lcd_cnt+0x1>
     de2:	10 92 63 04 	sts	0x0463, r1	; 0x800463 <lcd_cnt>
					
				}
				else{
					lcd_cnt=0;
     de6:	e5 e6       	ldi	r30, 0x65	; 101
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     dec:	8b 7f       	andi	r24, 0xFB	; 251
     dee:	80 83       	st	Z, r24
     df0:	80 81       	ld	r24, Z
     df2:	8d 7f       	andi	r24, 0xFD	; 253
     df4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     df6:	80 81       	ld	r24, Z
     df8:	81 60       	ori	r24, 0x01	; 1
     dfa:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     dfc:	96 ef       	ldi	r25, 0xF6	; 246
     dfe:	9a 95       	dec	r25
     e00:	f1 f7       	brne	.-4      	; 0xdfe <main+0x412>
     e02:	80 e8       	ldi	r24, 0x80	; 128
     e04:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     e06:	26 ef       	ldi	r18, 0xF6	; 246
     e08:	2a 95       	dec	r18
     e0a:	f1 f7       	brne	.-4      	; 0xe08 <main+0x41c>
     e0c:	80 81       	ld	r24, Z
     e0e:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e10:	80 83       	st	Z, r24
     e12:	60 91 72 04 	lds	r22, 0x0472	; 0x800472 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     e16:	70 91 73 04 	lds	r23, 0x0473	; 0x800473 <sdv_sys+0xd>
     e1a:	80 91 74 04 	lds	r24, 0x0474	; 0x800474 <sdv_sys+0xe>
     e1e:	90 91 75 04 	lds	r25, 0x0475	; 0x800475 <sdv_sys+0xf>
     e22:	f1 d1       	rcall	.+994    	; 0x1206 <__fixunssfsi>
     e24:	7f 93       	push	r23
     e26:	6f 93       	push	r22
     e28:	82 ea       	ldi	r24, 0xA2	; 162
     e2a:	91 e0       	ldi	r25, 0x01	; 1
     e2c:	9f 93       	push	r25
     e2e:	8f 93       	push	r24
     e30:	8e 01       	movw	r16, r28
     e32:	0f 5f       	subi	r16, 0xFF	; 255
     e34:	1f 4f       	sbci	r17, 0xFF	; 255
     e36:	1f 93       	push	r17
     e38:	0f 93       	push	r16
     e3a:	b4 d3       	rcall	.+1896   	; 0x15a4 <sprintf>
     e3c:	0f 90       	pop	r0
     e3e:	0f 90       	pop	r0
     e40:	0f 90       	pop	r0
     e42:	0f 90       	pop	r0
     e44:	0f 90       	pop	r0
     e46:	0f 90       	pop	r0
     e48:	d8 01       	movw	r26, r16
     e4a:	22 c0       	rjmp	.+68     	; 0xe90 <main+0x4a4>
     e4c:	11 96       	adiw	r26, 0x01	; 1
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	06 c0       	rjmp	.+12     	; 0xe5e <main+0x472>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     e52:	e6 e6       	ldi	r30, 0x66	; 102
     e54:	fe e0       	ldi	r31, 0x0E	; 14
     e56:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e58:	f1 f7       	brne	.-4      	; 0xe56 <main+0x46a>
     e5a:	00 00       	nop
     e5c:	82 2f       	mov	r24, r18
     e5e:	2f ef       	ldi	r18, 0xFF	; 255
     e60:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     e62:	81 11       	cpse	r24, r1
     e64:	f6 cf       	rjmp	.-20     	; 0xe52 <main+0x466>
     e66:	e5 e6       	ldi	r30, 0x65	; 101
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     e6c:	84 60       	ori	r24, 0x04	; 4
     e6e:	80 83       	st	Z, r24
     e70:	80 81       	ld	r24, Z
     e72:	8d 7f       	andi	r24, 0xFD	; 253
     e74:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e76:	80 81       	ld	r24, Z
     e78:	81 60       	ori	r24, 0x01	; 1
     e7a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e7c:	26 ef       	ldi	r18, 0xF6	; 246
     e7e:	2a 95       	dec	r18
     e80:	f1 f7       	brne	.-4      	; 0xe7e <main+0x492>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e82:	9b bb       	out	0x1b, r25	; 27
     e84:	86 ef       	ldi	r24, 0xF6	; 246
     e86:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     e88:	f1 f7       	brne	.-4      	; 0xe86 <main+0x49a>
     e8a:	80 81       	ld	r24, Z
     e8c:	8e 7f       	andi	r24, 0xFE	; 254
     e8e:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e90:	9c 91       	ld	r25, X
     e92:	91 11       	cpse	r25, r1
     e94:	db cf       	rjmp	.-74     	; 0xe4c <main+0x460>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     e96:	e5 e6       	ldi	r30, 0x65	; 101
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e9c:	8b 7f       	andi	r24, 0xFB	; 251
     e9e:	80 83       	st	Z, r24
     ea0:	80 81       	ld	r24, Z
     ea2:	8d 7f       	andi	r24, 0xFD	; 253
     ea4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ea6:	80 81       	ld	r24, Z
     ea8:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     eaa:	80 83       	st	Z, r24
     eac:	96 ef       	ldi	r25, 0xF6	; 246
     eae:	9a 95       	dec	r25
     eb0:	f1 f7       	brne	.-4      	; 0xeae <main+0x4c2>
     eb2:	80 ec       	ldi	r24, 0xC0	; 192
     eb4:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     eb6:	26 ef       	ldi	r18, 0xF6	; 246
     eb8:	2a 95       	dec	r18
     eba:	f1 f7       	brne	.-4      	; 0xeb8 <main+0x4cc>
     ebc:	80 81       	ld	r24, Z
     ebe:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ec0:	80 83       	st	Z, r24
     ec2:	96 01       	movw	r18, r12
     ec4:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     ec6:	bc ec       	ldi	r27, 0xCC	; 204
     ec8:	05 d3       	rcall	.+1546   	; 0x14d4 <__umulhisi3>
     eca:	ac 01       	movw	r20, r24
     ecc:	56 95       	lsr	r21
     ece:	47 95       	ror	r20
     ed0:	56 95       	lsr	r21
     ed2:	47 95       	ror	r20
     ed4:	56 95       	lsr	r21
     ed6:	47 95       	ror	r20
     ed8:	ca 01       	movw	r24, r20
     eda:	88 0f       	add	r24, r24
     edc:	99 1f       	adc	r25, r25
     ede:	44 0f       	add	r20, r20
     ee0:	55 1f       	adc	r21, r21
     ee2:	44 0f       	add	r20, r20
     ee4:	55 1f       	adc	r21, r21
     ee6:	44 0f       	add	r20, r20
     ee8:	55 1f       	adc	r21, r21
     eea:	48 0f       	add	r20, r24
     eec:	59 1f       	adc	r21, r25
     eee:	c6 01       	movw	r24, r12
     ef0:	84 1b       	sub	r24, r20
     ef2:	95 0b       	sbc	r25, r21
     ef4:	ac 01       	movw	r20, r24
     ef6:	ee d2       	rcall	.+1500   	; 0x14d4 <__umulhisi3>
     ef8:	96 95       	lsr	r25
     efa:	87 95       	ror	r24
     efc:	96 95       	lsr	r25
     efe:	87 95       	ror	r24
     f00:	96 95       	lsr	r25
     f02:	87 95       	ror	r24
     f04:	5f 93       	push	r21
     f06:	4f 93       	push	r20
     f08:	9f 93       	push	r25
     f0a:	8f 93       	push	r24
     f0c:	88 eb       	ldi	r24, 0xB8	; 184
     f0e:	91 e0       	ldi	r25, 0x01	; 1
     f10:	9f 93       	push	r25
     f12:	8f 93       	push	r24
     f14:	7e 01       	movw	r14, r28
     f16:	91 e2       	ldi	r25, 0x21	; 33
     f18:	e9 0e       	add	r14, r25
     f1a:	f1 1c       	adc	r15, r1
     f1c:	ff 92       	push	r15
     f1e:	ef 92       	push	r14
     f20:	41 d3       	rcall	.+1666   	; 0x15a4 <sprintf>
     f22:	0f b6       	in	r0, 0x3f	; 63
     f24:	f8 94       	cli
     f26:	de bf       	out	0x3e, r29	; 62
     f28:	0f be       	out	0x3f, r0	; 63
     f2a:	cd bf       	out	0x3d, r28	; 61
     f2c:	d7 01       	movw	r26, r14
     f2e:	22 c0       	rjmp	.+68     	; 0xf74 <main+0x588>
     f30:	11 96       	adiw	r26, 0x01	; 1
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	06 c0       	rjmp	.+12     	; 0xf42 <main+0x556>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     f36:	e6 e6       	ldi	r30, 0x66	; 102
     f38:	fe e0       	ldi	r31, 0x0E	; 14
     f3a:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f3c:	f1 f7       	brne	.-4      	; 0xf3a <main+0x54e>
     f3e:	00 00       	nop
     f40:	82 2f       	mov	r24, r18
     f42:	2f ef       	ldi	r18, 0xFF	; 255
     f44:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     f46:	81 11       	cpse	r24, r1
     f48:	f6 cf       	rjmp	.-20     	; 0xf36 <main+0x54a>
     f4a:	e5 e6       	ldi	r30, 0x65	; 101
     f4c:	f0 e0       	ldi	r31, 0x00	; 0
     f4e:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     f50:	84 60       	ori	r24, 0x04	; 4
     f52:	80 83       	st	Z, r24
     f54:	80 81       	ld	r24, Z
     f56:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f58:	80 83       	st	Z, r24
     f5a:	80 81       	ld	r24, Z
     f5c:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f5e:	80 83       	st	Z, r24
     f60:	26 ef       	ldi	r18, 0xF6	; 246
     f62:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f64:	f1 f7       	brne	.-4      	; 0xf62 <main+0x576>
     f66:	9b bb       	out	0x1b, r25	; 27
     f68:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     f6a:	8a 95       	dec	r24
     f6c:	f1 f7       	brne	.-4      	; 0xf6a <main+0x57e>
     f6e:	80 81       	ld	r24, Z
     f70:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f72:	80 83       	st	Z, r24
     f74:	9c 91       	ld	r25, X
     f76:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     f78:	db cf       	rjmp	.-74     	; 0xf30 <main+0x544>
     f7a:	92 da       	rcall	.-2780   	; 0x4a0 <PC_ProcessTx>
     f7c:	25 ce       	rjmp	.-950    	; 0xbc8 <main+0x1dc>

00000f7e <system_reset_to_bootloader>:
uint8_t EEMEM ee_ota_req = 0;   // 0=none, 1=MAIN_OTA


static void system_reset_to_bootloader(void)
{
	cli();
     f7e:	f8 94       	cli
__attribute__ ((__always_inline__))
void wdt_enable (const uint8_t value)
{
	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
	{
		__asm__ __volatile__ (
     f80:	98 e0       	ldi	r25, 0x08	; 8
     f82:	88 e1       	ldi	r24, 0x18	; 24
     f84:	0f b6       	in	r0, 0x3f	; 63
     f86:	f8 94       	cli
     f88:	a8 95       	wdr
     f8a:	81 bd       	out	0x21, r24	; 33
     f8c:	0f be       	out	0x3f, r0	; 63
     f8e:	91 bd       	out	0x21, r25	; 33
     f90:	ff cf       	rjmp	.-2      	; 0xf90 <system_reset_to_bootloader+0x12>

00000f92 <OTA_Bridge_Init>:
	while (1) { }
}

void OTA_Bridge_Init(void)
{
	sdv_sys.ota_active = false;
     f92:	e6 e6       	ldi	r30, 0x66	; 102
     f94:	f4 e0       	ldi	r31, 0x04	; 4
     f96:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
     f98:	14 8e       	std	Z+28, r1	; 0x1c
     f9a:	08 95       	ret

00000f9c <OTA_Bridge_Begin>:
}

void OTA_Bridge_Begin(OtaTarget target){
	sdv_sys.ota_active = true;
     f9c:	e6 e6       	ldi	r30, 0x66	; 102
     f9e:	f4 e0       	ldi	r31, 0x04	; 4
     fa0:	91 e0       	ldi	r25, 0x01	; 1
     fa2:	93 8f       	std	Z+27, r25	; 0x1b
	sdv_sys.ota_target = target;
     fa4:	84 8f       	std	Z+28, r24	; 0x1c
	
	if(target == OTA_TARGET_MAIN){
     fa6:	81 30       	cpi	r24, 0x01	; 1
     fa8:	71 f4       	brne	.+28     	; 0xfc6 <OTA_Bridge_Begin+0x2a>
		eeprom_update_byte(&ee_ota_req, 1);
     faa:	61 e0       	ldi	r22, 0x01	; 1
     fac:	80 e0       	ldi	r24, 0x00	; 0
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	d4 d5       	rcall	.+2984   	; 0x1b5a <eeprom_update_byte>

		// 2) ACK 찍고
		PC_SendLine("OTA:ACK:BEGIN:MAIN");
     fb2:	89 ec       	ldi	r24, 0xC9	; 201
     fb4:	91 e0       	ldi	r25, 0x01	; 1
     fb6:	3e db       	rcall	.-2436   	; 0x634 <PC_SendLine>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     fb8:	83 ed       	ldi	r24, 0xD3	; 211
     fba:	90 e3       	ldi	r25, 0x30	; 48
     fbc:	01 97       	sbiw	r24, 0x01	; 1
     fbe:	f1 f7       	brne	.-4      	; 0xfbc <OTA_Bridge_Begin+0x20>
     fc0:	00 c0       	rjmp	.+0      	; 0xfc2 <OTA_Bridge_Begin+0x26>

		// 3) 잠깐 대기(PC가 ACK 받을 시간)
		_delay_ms(50);

		// 4) 리셋 -> BOOTRST=ON이면 부트로더로 진입
		system_reset_to_bootloader();
     fc2:	00 00       	nop
     fc4:	dc df       	rcall	.-72     	; 0xf7e <system_reset_to_bootloader>
	}
	else if (target == OTA_TARGET_SUB){
     fc6:	82 30       	cpi	r24, 0x02	; 2
		PC_SendLine("OTA:ACK:BEGIN:SUB");
     fc8:	49 f4       	brne	.+18     	; 0xfdc <OTA_Bridge_Begin+0x40>
     fca:	8c ed       	ldi	r24, 0xDC	; 220
     fcc:	91 e0       	ldi	r25, 0x01	; 1
		SUB_SendToken2(0xFF, 0xFF);
     fce:	32 db       	rcall	.-2460   	; 0x634 <PC_SendLine>
     fd0:	6f ef       	ldi	r22, 0xFF	; 255
     fd2:	8f ef       	ldi	r24, 0xFF	; 255
     fd4:	96 dc       	rcall	.-1748   	; 0x902 <SUB_SendToken2>
		sub_proto_mode = SUB_PROTO_OTA_TEXT;
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <sub_proto_mode>
     fdc:	08 95       	ret

00000fde <OTA_Bridge_Data>:
	}
}
void OTA_Bridge_Data(const char *line)
{
     fde:	9c 01       	movw	r18, r24
	
	if(!sdv_sys.ota_active) return;
     fe0:	90 91 81 04 	lds	r25, 0x0481	; 0x800481 <sdv_sys+0x1b>
     fe4:	99 23       	and	r25, r25
     fe6:	49 f0       	breq	.+18     	; 0xffa <OTA_Bridge_Data+0x1c>
	
	if (sdv_sys.ota_target == OTA_TARGET_SUB) {
     fe8:	80 91 82 04 	lds	r24, 0x0482	; 0x800482 <sdv_sys+0x1c>
     fec:	82 30       	cpi	r24, 0x02	; 2
     fee:	29 f4       	brne	.+10     	; 0xffa <OTA_Bridge_Data+0x1c>
     ff0:	c9 01       	movw	r24, r18
		// payload(인텔헥스 한 줄)를 SUB로 넘김
		SUB_SendLine(line);
     ff2:	54 dc       	rcall	.-1880   	; 0x89c <SUB_SendLine>
		PC_SendLine("OTA:ACK:DATA:SUB");
     ff4:	8e ee       	ldi	r24, 0xEE	; 238
     ff6:	91 e0       	ldi	r25, 0x01	; 1
     ff8:	1d cb       	rjmp	.-2502   	; 0x634 <PC_SendLine>
     ffa:	08 95       	ret

00000ffc <OTA_Bridge_End>:
		
	}
}	
void OTA_Bridge_End(void)
{
	sdv_sys.ota_active = false;
     ffc:	e6 e6       	ldi	r30, 0x66	; 102
     ffe:	f4 e0       	ldi	r31, 0x04	; 4
    1000:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    1002:	14 8e       	std	Z+28, r1	; 0x1c
	sub_proto_mode = SUB_PROTO_BINARY;
    1004:	10 92 65 04 	sts	0x0465, r1	; 0x800465 <sub_proto_mode>
	PC_SendLine("OTA:ACK:END");
    1008:	8f ef       	ldi	r24, 0xFF	; 255
    100a:	91 e0       	ldi	r25, 0x01	; 1
    100c:	13 cb       	rjmp	.-2522   	; 0x634 <PC_SendLine>
    100e:	08 95       	ret

00001010 <SystemState_Init>:
SystemState sdv_sys;
volatile sub_proto_t sub_proto_mode = SUB_PROTO_BINARY;  

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
    1010:	e6 e6       	ldi	r30, 0x66	; 102
    1012:	f4 e0       	ldi	r31, 0x04	; 4
    1014:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
    1016:	84 e0       	ldi	r24, 0x04	; 4
    1018:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
    101a:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
    101c:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
    101e:	14 86       	std	Z+12, r1	; 0x0c
    1020:	15 86       	std	Z+13, r1	; 0x0d
    1022:	16 86       	std	Z+14, r1	; 0x0e
    1024:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
    1026:	10 8a       	std	Z+16, r1	; 0x10
    1028:	11 8a       	std	Z+17, r1	; 0x11
    102a:	12 8a       	std	Z+18, r1	; 0x12
    102c:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
    102e:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
    1030:	14 82       	std	Z+4, r1	; 0x04
    1032:	15 82       	std	Z+5, r1	; 0x05
    1034:	16 82       	std	Z+6, r1	; 0x06
    1036:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	a0 e8       	ldi	r26, 0x80	; 128
    103e:	bf eb       	ldi	r27, 0xBF	; 191
    1040:	84 8b       	std	Z+20, r24	; 0x14
    1042:	95 8b       	std	Z+21, r25	; 0x15
    1044:	a6 8b       	std	Z+22, r26	; 0x16
    1046:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
    1048:	10 86       	std	Z+8, r1	; 0x08
    104a:	11 86       	std	Z+9, r1	; 0x09
    104c:	12 86       	std	Z+10, r1	; 0x0a
    104e:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
    1050:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
    1052:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
    1054:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    1056:	14 8e       	std	Z+28, r1	; 0x1c
    1058:	08 95       	ret

0000105a <__subsf3>:
    105a:	50 58       	subi	r21, 0x80	; 128

0000105c <__addsf3>:
    105c:	bb 27       	eor	r27, r27
    105e:	aa 27       	eor	r26, r26
    1060:	0e d0       	rcall	.+28     	; 0x107e <__addsf3x>
    1062:	75 c1       	rjmp	.+746    	; 0x134e <__fp_round>
    1064:	66 d1       	rcall	.+716    	; 0x1332 <__fp_pscA>
    1066:	30 f0       	brcs	.+12     	; 0x1074 <__addsf3+0x18>
    1068:	6b d1       	rcall	.+726    	; 0x1340 <__fp_pscB>
    106a:	20 f0       	brcs	.+8      	; 0x1074 <__addsf3+0x18>
    106c:	31 f4       	brne	.+12     	; 0x107a <__addsf3+0x1e>
    106e:	9f 3f       	cpi	r25, 0xFF	; 255
    1070:	11 f4       	brne	.+4      	; 0x1076 <__addsf3+0x1a>
    1072:	1e f4       	brtc	.+6      	; 0x107a <__addsf3+0x1e>
    1074:	5b c1       	rjmp	.+694    	; 0x132c <__fp_nan>
    1076:	0e f4       	brtc	.+2      	; 0x107a <__addsf3+0x1e>
    1078:	e0 95       	com	r30
    107a:	e7 fb       	bst	r30, 7
    107c:	51 c1       	rjmp	.+674    	; 0x1320 <__fp_inf>

0000107e <__addsf3x>:
    107e:	e9 2f       	mov	r30, r25
    1080:	77 d1       	rcall	.+750    	; 0x1370 <__fp_split3>
    1082:	80 f3       	brcs	.-32     	; 0x1064 <__addsf3+0x8>
    1084:	ba 17       	cp	r27, r26
    1086:	62 07       	cpc	r22, r18
    1088:	73 07       	cpc	r23, r19
    108a:	84 07       	cpc	r24, r20
    108c:	95 07       	cpc	r25, r21
    108e:	18 f0       	brcs	.+6      	; 0x1096 <__addsf3x+0x18>
    1090:	71 f4       	brne	.+28     	; 0x10ae <__addsf3x+0x30>
    1092:	9e f5       	brtc	.+102    	; 0x10fa <__addsf3x+0x7c>
    1094:	8f c1       	rjmp	.+798    	; 0x13b4 <__fp_zero>
    1096:	0e f4       	brtc	.+2      	; 0x109a <__addsf3x+0x1c>
    1098:	e0 95       	com	r30
    109a:	0b 2e       	mov	r0, r27
    109c:	ba 2f       	mov	r27, r26
    109e:	a0 2d       	mov	r26, r0
    10a0:	0b 01       	movw	r0, r22
    10a2:	b9 01       	movw	r22, r18
    10a4:	90 01       	movw	r18, r0
    10a6:	0c 01       	movw	r0, r24
    10a8:	ca 01       	movw	r24, r20
    10aa:	a0 01       	movw	r20, r0
    10ac:	11 24       	eor	r1, r1
    10ae:	ff 27       	eor	r31, r31
    10b0:	59 1b       	sub	r21, r25
    10b2:	99 f0       	breq	.+38     	; 0x10da <__addsf3x+0x5c>
    10b4:	59 3f       	cpi	r21, 0xF9	; 249
    10b6:	50 f4       	brcc	.+20     	; 0x10cc <__addsf3x+0x4e>
    10b8:	50 3e       	cpi	r21, 0xE0	; 224
    10ba:	68 f1       	brcs	.+90     	; 0x1116 <__stack+0x17>
    10bc:	1a 16       	cp	r1, r26
    10be:	f0 40       	sbci	r31, 0x00	; 0
    10c0:	a2 2f       	mov	r26, r18
    10c2:	23 2f       	mov	r18, r19
    10c4:	34 2f       	mov	r19, r20
    10c6:	44 27       	eor	r20, r20
    10c8:	58 5f       	subi	r21, 0xF8	; 248
    10ca:	f3 cf       	rjmp	.-26     	; 0x10b2 <__addsf3x+0x34>
    10cc:	46 95       	lsr	r20
    10ce:	37 95       	ror	r19
    10d0:	27 95       	ror	r18
    10d2:	a7 95       	ror	r26
    10d4:	f0 40       	sbci	r31, 0x00	; 0
    10d6:	53 95       	inc	r21
    10d8:	c9 f7       	brne	.-14     	; 0x10cc <__addsf3x+0x4e>
    10da:	7e f4       	brtc	.+30     	; 0x10fa <__addsf3x+0x7c>
    10dc:	1f 16       	cp	r1, r31
    10de:	ba 0b       	sbc	r27, r26
    10e0:	62 0b       	sbc	r22, r18
    10e2:	73 0b       	sbc	r23, r19
    10e4:	84 0b       	sbc	r24, r20
    10e6:	ba f0       	brmi	.+46     	; 0x1116 <__stack+0x17>
    10e8:	91 50       	subi	r25, 0x01	; 1
    10ea:	a1 f0       	breq	.+40     	; 0x1114 <__stack+0x15>
    10ec:	ff 0f       	add	r31, r31
    10ee:	bb 1f       	adc	r27, r27
    10f0:	66 1f       	adc	r22, r22
    10f2:	77 1f       	adc	r23, r23
    10f4:	88 1f       	adc	r24, r24
    10f6:	c2 f7       	brpl	.-16     	; 0x10e8 <__addsf3x+0x6a>
    10f8:	0e c0       	rjmp	.+28     	; 0x1116 <__stack+0x17>
    10fa:	ba 0f       	add	r27, r26
    10fc:	62 1f       	adc	r22, r18
    10fe:	73 1f       	adc	r23, r19
    1100:	84 1f       	adc	r24, r20
    1102:	48 f4       	brcc	.+18     	; 0x1116 <__stack+0x17>
    1104:	87 95       	ror	r24
    1106:	77 95       	ror	r23
    1108:	67 95       	ror	r22
    110a:	b7 95       	ror	r27
    110c:	f7 95       	ror	r31
    110e:	9e 3f       	cpi	r25, 0xFE	; 254
    1110:	08 f0       	brcs	.+2      	; 0x1114 <__stack+0x15>
    1112:	b3 cf       	rjmp	.-154    	; 0x107a <__addsf3+0x1e>
    1114:	93 95       	inc	r25
    1116:	88 0f       	add	r24, r24
    1118:	08 f0       	brcs	.+2      	; 0x111c <__stack+0x1d>
    111a:	99 27       	eor	r25, r25
    111c:	ee 0f       	add	r30, r30
    111e:	97 95       	ror	r25
    1120:	87 95       	ror	r24
    1122:	08 95       	ret

00001124 <__cmpsf2>:
    1124:	d9 d0       	rcall	.+434    	; 0x12d8 <__fp_cmp>
    1126:	08 f4       	brcc	.+2      	; 0x112a <__cmpsf2+0x6>
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	08 95       	ret

0000112c <__divsf3>:
    112c:	0c d0       	rcall	.+24     	; 0x1146 <__divsf3x>
    112e:	0f c1       	rjmp	.+542    	; 0x134e <__fp_round>
    1130:	07 d1       	rcall	.+526    	; 0x1340 <__fp_pscB>
    1132:	40 f0       	brcs	.+16     	; 0x1144 <__divsf3+0x18>
    1134:	fe d0       	rcall	.+508    	; 0x1332 <__fp_pscA>
    1136:	30 f0       	brcs	.+12     	; 0x1144 <__divsf3+0x18>
    1138:	21 f4       	brne	.+8      	; 0x1142 <__divsf3+0x16>
    113a:	5f 3f       	cpi	r21, 0xFF	; 255
    113c:	19 f0       	breq	.+6      	; 0x1144 <__divsf3+0x18>
    113e:	f0 c0       	rjmp	.+480    	; 0x1320 <__fp_inf>
    1140:	51 11       	cpse	r21, r1
    1142:	39 c1       	rjmp	.+626    	; 0x13b6 <__fp_szero>
    1144:	f3 c0       	rjmp	.+486    	; 0x132c <__fp_nan>

00001146 <__divsf3x>:
    1146:	14 d1       	rcall	.+552    	; 0x1370 <__fp_split3>
    1148:	98 f3       	brcs	.-26     	; 0x1130 <__divsf3+0x4>

0000114a <__divsf3_pse>:
    114a:	99 23       	and	r25, r25
    114c:	c9 f3       	breq	.-14     	; 0x1140 <__divsf3+0x14>
    114e:	55 23       	and	r21, r21
    1150:	b1 f3       	breq	.-20     	; 0x113e <__divsf3+0x12>
    1152:	95 1b       	sub	r25, r21
    1154:	55 0b       	sbc	r21, r21
    1156:	bb 27       	eor	r27, r27
    1158:	aa 27       	eor	r26, r26
    115a:	62 17       	cp	r22, r18
    115c:	73 07       	cpc	r23, r19
    115e:	84 07       	cpc	r24, r20
    1160:	38 f0       	brcs	.+14     	; 0x1170 <__divsf3_pse+0x26>
    1162:	9f 5f       	subi	r25, 0xFF	; 255
    1164:	5f 4f       	sbci	r21, 0xFF	; 255
    1166:	22 0f       	add	r18, r18
    1168:	33 1f       	adc	r19, r19
    116a:	44 1f       	adc	r20, r20
    116c:	aa 1f       	adc	r26, r26
    116e:	a9 f3       	breq	.-22     	; 0x115a <__divsf3_pse+0x10>
    1170:	33 d0       	rcall	.+102    	; 0x11d8 <__divsf3_pse+0x8e>
    1172:	0e 2e       	mov	r0, r30
    1174:	3a f0       	brmi	.+14     	; 0x1184 <__divsf3_pse+0x3a>
    1176:	e0 e8       	ldi	r30, 0x80	; 128
    1178:	30 d0       	rcall	.+96     	; 0x11da <__divsf3_pse+0x90>
    117a:	91 50       	subi	r25, 0x01	; 1
    117c:	50 40       	sbci	r21, 0x00	; 0
    117e:	e6 95       	lsr	r30
    1180:	00 1c       	adc	r0, r0
    1182:	ca f7       	brpl	.-14     	; 0x1176 <__divsf3_pse+0x2c>
    1184:	29 d0       	rcall	.+82     	; 0x11d8 <__divsf3_pse+0x8e>
    1186:	fe 2f       	mov	r31, r30
    1188:	27 d0       	rcall	.+78     	; 0x11d8 <__divsf3_pse+0x8e>
    118a:	66 0f       	add	r22, r22
    118c:	77 1f       	adc	r23, r23
    118e:	88 1f       	adc	r24, r24
    1190:	bb 1f       	adc	r27, r27
    1192:	26 17       	cp	r18, r22
    1194:	37 07       	cpc	r19, r23
    1196:	48 07       	cpc	r20, r24
    1198:	ab 07       	cpc	r26, r27
    119a:	b0 e8       	ldi	r27, 0x80	; 128
    119c:	09 f0       	breq	.+2      	; 0x11a0 <__divsf3_pse+0x56>
    119e:	bb 0b       	sbc	r27, r27
    11a0:	80 2d       	mov	r24, r0
    11a2:	bf 01       	movw	r22, r30
    11a4:	ff 27       	eor	r31, r31
    11a6:	93 58       	subi	r25, 0x83	; 131
    11a8:	5f 4f       	sbci	r21, 0xFF	; 255
    11aa:	2a f0       	brmi	.+10     	; 0x11b6 <__divsf3_pse+0x6c>
    11ac:	9e 3f       	cpi	r25, 0xFE	; 254
    11ae:	51 05       	cpc	r21, r1
    11b0:	68 f0       	brcs	.+26     	; 0x11cc <__divsf3_pse+0x82>
    11b2:	b6 c0       	rjmp	.+364    	; 0x1320 <__fp_inf>
    11b4:	00 c1       	rjmp	.+512    	; 0x13b6 <__fp_szero>
    11b6:	5f 3f       	cpi	r21, 0xFF	; 255
    11b8:	ec f3       	brlt	.-6      	; 0x11b4 <__divsf3_pse+0x6a>
    11ba:	98 3e       	cpi	r25, 0xE8	; 232
    11bc:	dc f3       	brlt	.-10     	; 0x11b4 <__divsf3_pse+0x6a>
    11be:	86 95       	lsr	r24
    11c0:	77 95       	ror	r23
    11c2:	67 95       	ror	r22
    11c4:	b7 95       	ror	r27
    11c6:	f7 95       	ror	r31
    11c8:	9f 5f       	subi	r25, 0xFF	; 255
    11ca:	c9 f7       	brne	.-14     	; 0x11be <__divsf3_pse+0x74>
    11cc:	88 0f       	add	r24, r24
    11ce:	91 1d       	adc	r25, r1
    11d0:	96 95       	lsr	r25
    11d2:	87 95       	ror	r24
    11d4:	97 f9       	bld	r25, 7
    11d6:	08 95       	ret
    11d8:	e1 e0       	ldi	r30, 0x01	; 1
    11da:	66 0f       	add	r22, r22
    11dc:	77 1f       	adc	r23, r23
    11de:	88 1f       	adc	r24, r24
    11e0:	bb 1f       	adc	r27, r27
    11e2:	62 17       	cp	r22, r18
    11e4:	73 07       	cpc	r23, r19
    11e6:	84 07       	cpc	r24, r20
    11e8:	ba 07       	cpc	r27, r26
    11ea:	20 f0       	brcs	.+8      	; 0x11f4 <__divsf3_pse+0xaa>
    11ec:	62 1b       	sub	r22, r18
    11ee:	73 0b       	sbc	r23, r19
    11f0:	84 0b       	sbc	r24, r20
    11f2:	ba 0b       	sbc	r27, r26
    11f4:	ee 1f       	adc	r30, r30
    11f6:	88 f7       	brcc	.-30     	; 0x11da <__divsf3_pse+0x90>
    11f8:	e0 95       	com	r30
    11fa:	08 95       	ret

000011fc <__fixsfsi>:
    11fc:	04 d0       	rcall	.+8      	; 0x1206 <__fixunssfsi>
    11fe:	68 94       	set
    1200:	b1 11       	cpse	r27, r1
    1202:	d9 c0       	rjmp	.+434    	; 0x13b6 <__fp_szero>
    1204:	08 95       	ret

00001206 <__fixunssfsi>:
    1206:	bc d0       	rcall	.+376    	; 0x1380 <__fp_splitA>
    1208:	88 f0       	brcs	.+34     	; 0x122c <__fixunssfsi+0x26>
    120a:	9f 57       	subi	r25, 0x7F	; 127
    120c:	90 f0       	brcs	.+36     	; 0x1232 <__fixunssfsi+0x2c>
    120e:	b9 2f       	mov	r27, r25
    1210:	99 27       	eor	r25, r25
    1212:	b7 51       	subi	r27, 0x17	; 23
    1214:	a0 f0       	brcs	.+40     	; 0x123e <__fixunssfsi+0x38>
    1216:	d1 f0       	breq	.+52     	; 0x124c <__fixunssfsi+0x46>
    1218:	66 0f       	add	r22, r22
    121a:	77 1f       	adc	r23, r23
    121c:	88 1f       	adc	r24, r24
    121e:	99 1f       	adc	r25, r25
    1220:	1a f0       	brmi	.+6      	; 0x1228 <__fixunssfsi+0x22>
    1222:	ba 95       	dec	r27
    1224:	c9 f7       	brne	.-14     	; 0x1218 <__fixunssfsi+0x12>
    1226:	12 c0       	rjmp	.+36     	; 0x124c <__fixunssfsi+0x46>
    1228:	b1 30       	cpi	r27, 0x01	; 1
    122a:	81 f0       	breq	.+32     	; 0x124c <__fixunssfsi+0x46>
    122c:	c3 d0       	rcall	.+390    	; 0x13b4 <__fp_zero>
    122e:	b1 e0       	ldi	r27, 0x01	; 1
    1230:	08 95       	ret
    1232:	c0 c0       	rjmp	.+384    	; 0x13b4 <__fp_zero>
    1234:	67 2f       	mov	r22, r23
    1236:	78 2f       	mov	r23, r24
    1238:	88 27       	eor	r24, r24
    123a:	b8 5f       	subi	r27, 0xF8	; 248
    123c:	39 f0       	breq	.+14     	; 0x124c <__fixunssfsi+0x46>
    123e:	b9 3f       	cpi	r27, 0xF9	; 249
    1240:	cc f3       	brlt	.-14     	; 0x1234 <__fixunssfsi+0x2e>
    1242:	86 95       	lsr	r24
    1244:	77 95       	ror	r23
    1246:	67 95       	ror	r22
    1248:	b3 95       	inc	r27
    124a:	d9 f7       	brne	.-10     	; 0x1242 <__fixunssfsi+0x3c>
    124c:	3e f4       	brtc	.+14     	; 0x125c <__fixunssfsi+0x56>
    124e:	90 95       	com	r25
    1250:	80 95       	com	r24
    1252:	70 95       	com	r23
    1254:	61 95       	neg	r22
    1256:	7f 4f       	sbci	r23, 0xFF	; 255
    1258:	8f 4f       	sbci	r24, 0xFF	; 255
    125a:	9f 4f       	sbci	r25, 0xFF	; 255
    125c:	08 95       	ret

0000125e <__floatunsisf>:
    125e:	e8 94       	clt
    1260:	09 c0       	rjmp	.+18     	; 0x1274 <__floatsisf+0x12>

00001262 <__floatsisf>:
    1262:	97 fb       	bst	r25, 7
    1264:	3e f4       	brtc	.+14     	; 0x1274 <__floatsisf+0x12>
    1266:	90 95       	com	r25
    1268:	80 95       	com	r24
    126a:	70 95       	com	r23
    126c:	61 95       	neg	r22
    126e:	7f 4f       	sbci	r23, 0xFF	; 255
    1270:	8f 4f       	sbci	r24, 0xFF	; 255
    1272:	9f 4f       	sbci	r25, 0xFF	; 255
    1274:	99 23       	and	r25, r25
    1276:	a9 f0       	breq	.+42     	; 0x12a2 <__floatsisf+0x40>
    1278:	f9 2f       	mov	r31, r25
    127a:	96 e9       	ldi	r25, 0x96	; 150
    127c:	bb 27       	eor	r27, r27
    127e:	93 95       	inc	r25
    1280:	f6 95       	lsr	r31
    1282:	87 95       	ror	r24
    1284:	77 95       	ror	r23
    1286:	67 95       	ror	r22
    1288:	b7 95       	ror	r27
    128a:	f1 11       	cpse	r31, r1
    128c:	f8 cf       	rjmp	.-16     	; 0x127e <__floatsisf+0x1c>
    128e:	fa f4       	brpl	.+62     	; 0x12ce <__floatsisf+0x6c>
    1290:	bb 0f       	add	r27, r27
    1292:	11 f4       	brne	.+4      	; 0x1298 <__floatsisf+0x36>
    1294:	60 ff       	sbrs	r22, 0
    1296:	1b c0       	rjmp	.+54     	; 0x12ce <__floatsisf+0x6c>
    1298:	6f 5f       	subi	r22, 0xFF	; 255
    129a:	7f 4f       	sbci	r23, 0xFF	; 255
    129c:	8f 4f       	sbci	r24, 0xFF	; 255
    129e:	9f 4f       	sbci	r25, 0xFF	; 255
    12a0:	16 c0       	rjmp	.+44     	; 0x12ce <__floatsisf+0x6c>
    12a2:	88 23       	and	r24, r24
    12a4:	11 f0       	breq	.+4      	; 0x12aa <__floatsisf+0x48>
    12a6:	96 e9       	ldi	r25, 0x96	; 150
    12a8:	11 c0       	rjmp	.+34     	; 0x12cc <__floatsisf+0x6a>
    12aa:	77 23       	and	r23, r23
    12ac:	21 f0       	breq	.+8      	; 0x12b6 <__floatsisf+0x54>
    12ae:	9e e8       	ldi	r25, 0x8E	; 142
    12b0:	87 2f       	mov	r24, r23
    12b2:	76 2f       	mov	r23, r22
    12b4:	05 c0       	rjmp	.+10     	; 0x12c0 <__floatsisf+0x5e>
    12b6:	66 23       	and	r22, r22
    12b8:	71 f0       	breq	.+28     	; 0x12d6 <__floatsisf+0x74>
    12ba:	96 e8       	ldi	r25, 0x86	; 134
    12bc:	86 2f       	mov	r24, r22
    12be:	70 e0       	ldi	r23, 0x00	; 0
    12c0:	60 e0       	ldi	r22, 0x00	; 0
    12c2:	2a f0       	brmi	.+10     	; 0x12ce <__floatsisf+0x6c>
    12c4:	9a 95       	dec	r25
    12c6:	66 0f       	add	r22, r22
    12c8:	77 1f       	adc	r23, r23
    12ca:	88 1f       	adc	r24, r24
    12cc:	da f7       	brpl	.-10     	; 0x12c4 <__floatsisf+0x62>
    12ce:	88 0f       	add	r24, r24
    12d0:	96 95       	lsr	r25
    12d2:	87 95       	ror	r24
    12d4:	97 f9       	bld	r25, 7
    12d6:	08 95       	ret

000012d8 <__fp_cmp>:
    12d8:	99 0f       	add	r25, r25
    12da:	00 08       	sbc	r0, r0
    12dc:	55 0f       	add	r21, r21
    12de:	aa 0b       	sbc	r26, r26
    12e0:	e0 e8       	ldi	r30, 0x80	; 128
    12e2:	fe ef       	ldi	r31, 0xFE	; 254
    12e4:	16 16       	cp	r1, r22
    12e6:	17 06       	cpc	r1, r23
    12e8:	e8 07       	cpc	r30, r24
    12ea:	f9 07       	cpc	r31, r25
    12ec:	c0 f0       	brcs	.+48     	; 0x131e <__fp_cmp+0x46>
    12ee:	12 16       	cp	r1, r18
    12f0:	13 06       	cpc	r1, r19
    12f2:	e4 07       	cpc	r30, r20
    12f4:	f5 07       	cpc	r31, r21
    12f6:	98 f0       	brcs	.+38     	; 0x131e <__fp_cmp+0x46>
    12f8:	62 1b       	sub	r22, r18
    12fa:	73 0b       	sbc	r23, r19
    12fc:	84 0b       	sbc	r24, r20
    12fe:	95 0b       	sbc	r25, r21
    1300:	39 f4       	brne	.+14     	; 0x1310 <__fp_cmp+0x38>
    1302:	0a 26       	eor	r0, r26
    1304:	61 f0       	breq	.+24     	; 0x131e <__fp_cmp+0x46>
    1306:	23 2b       	or	r18, r19
    1308:	24 2b       	or	r18, r20
    130a:	25 2b       	or	r18, r21
    130c:	21 f4       	brne	.+8      	; 0x1316 <__fp_cmp+0x3e>
    130e:	08 95       	ret
    1310:	0a 26       	eor	r0, r26
    1312:	09 f4       	brne	.+2      	; 0x1316 <__fp_cmp+0x3e>
    1314:	a1 40       	sbci	r26, 0x01	; 1
    1316:	a6 95       	lsr	r26
    1318:	8f ef       	ldi	r24, 0xFF	; 255
    131a:	81 1d       	adc	r24, r1
    131c:	81 1d       	adc	r24, r1
    131e:	08 95       	ret

00001320 <__fp_inf>:
    1320:	97 f9       	bld	r25, 7
    1322:	9f 67       	ori	r25, 0x7F	; 127
    1324:	80 e8       	ldi	r24, 0x80	; 128
    1326:	70 e0       	ldi	r23, 0x00	; 0
    1328:	60 e0       	ldi	r22, 0x00	; 0
    132a:	08 95       	ret

0000132c <__fp_nan>:
    132c:	9f ef       	ldi	r25, 0xFF	; 255
    132e:	80 ec       	ldi	r24, 0xC0	; 192
    1330:	08 95       	ret

00001332 <__fp_pscA>:
    1332:	00 24       	eor	r0, r0
    1334:	0a 94       	dec	r0
    1336:	16 16       	cp	r1, r22
    1338:	17 06       	cpc	r1, r23
    133a:	18 06       	cpc	r1, r24
    133c:	09 06       	cpc	r0, r25
    133e:	08 95       	ret

00001340 <__fp_pscB>:
    1340:	00 24       	eor	r0, r0
    1342:	0a 94       	dec	r0
    1344:	12 16       	cp	r1, r18
    1346:	13 06       	cpc	r1, r19
    1348:	14 06       	cpc	r1, r20
    134a:	05 06       	cpc	r0, r21
    134c:	08 95       	ret

0000134e <__fp_round>:
    134e:	09 2e       	mov	r0, r25
    1350:	03 94       	inc	r0
    1352:	00 0c       	add	r0, r0
    1354:	11 f4       	brne	.+4      	; 0x135a <__fp_round+0xc>
    1356:	88 23       	and	r24, r24
    1358:	52 f0       	brmi	.+20     	; 0x136e <__fp_round+0x20>
    135a:	bb 0f       	add	r27, r27
    135c:	40 f4       	brcc	.+16     	; 0x136e <__fp_round+0x20>
    135e:	bf 2b       	or	r27, r31
    1360:	11 f4       	brne	.+4      	; 0x1366 <__fp_round+0x18>
    1362:	60 ff       	sbrs	r22, 0
    1364:	04 c0       	rjmp	.+8      	; 0x136e <__fp_round+0x20>
    1366:	6f 5f       	subi	r22, 0xFF	; 255
    1368:	7f 4f       	sbci	r23, 0xFF	; 255
    136a:	8f 4f       	sbci	r24, 0xFF	; 255
    136c:	9f 4f       	sbci	r25, 0xFF	; 255
    136e:	08 95       	ret

00001370 <__fp_split3>:
    1370:	57 fd       	sbrc	r21, 7
    1372:	90 58       	subi	r25, 0x80	; 128
    1374:	44 0f       	add	r20, r20
    1376:	55 1f       	adc	r21, r21
    1378:	59 f0       	breq	.+22     	; 0x1390 <__fp_splitA+0x10>
    137a:	5f 3f       	cpi	r21, 0xFF	; 255
    137c:	71 f0       	breq	.+28     	; 0x139a <__fp_splitA+0x1a>
    137e:	47 95       	ror	r20

00001380 <__fp_splitA>:
    1380:	88 0f       	add	r24, r24
    1382:	97 fb       	bst	r25, 7
    1384:	99 1f       	adc	r25, r25
    1386:	61 f0       	breq	.+24     	; 0x13a0 <__fp_splitA+0x20>
    1388:	9f 3f       	cpi	r25, 0xFF	; 255
    138a:	79 f0       	breq	.+30     	; 0x13aa <__fp_splitA+0x2a>
    138c:	87 95       	ror	r24
    138e:	08 95       	ret
    1390:	12 16       	cp	r1, r18
    1392:	13 06       	cpc	r1, r19
    1394:	14 06       	cpc	r1, r20
    1396:	55 1f       	adc	r21, r21
    1398:	f2 cf       	rjmp	.-28     	; 0x137e <__fp_split3+0xe>
    139a:	46 95       	lsr	r20
    139c:	f1 df       	rcall	.-30     	; 0x1380 <__fp_splitA>
    139e:	08 c0       	rjmp	.+16     	; 0x13b0 <__fp_splitA+0x30>
    13a0:	16 16       	cp	r1, r22
    13a2:	17 06       	cpc	r1, r23
    13a4:	18 06       	cpc	r1, r24
    13a6:	99 1f       	adc	r25, r25
    13a8:	f1 cf       	rjmp	.-30     	; 0x138c <__fp_splitA+0xc>
    13aa:	86 95       	lsr	r24
    13ac:	71 05       	cpc	r23, r1
    13ae:	61 05       	cpc	r22, r1
    13b0:	08 94       	sec
    13b2:	08 95       	ret

000013b4 <__fp_zero>:
    13b4:	e8 94       	clt

000013b6 <__fp_szero>:
    13b6:	bb 27       	eor	r27, r27
    13b8:	66 27       	eor	r22, r22
    13ba:	77 27       	eor	r23, r23
    13bc:	cb 01       	movw	r24, r22
    13be:	97 f9       	bld	r25, 7
    13c0:	08 95       	ret

000013c2 <__gesf2>:
    13c2:	8a df       	rcall	.-236    	; 0x12d8 <__fp_cmp>
    13c4:	08 f4       	brcc	.+2      	; 0x13c8 <__gesf2+0x6>
    13c6:	8f ef       	ldi	r24, 0xFF	; 255
    13c8:	08 95       	ret

000013ca <__mulsf3>:
    13ca:	0b d0       	rcall	.+22     	; 0x13e2 <__mulsf3x>
    13cc:	c0 cf       	rjmp	.-128    	; 0x134e <__fp_round>
    13ce:	b1 df       	rcall	.-158    	; 0x1332 <__fp_pscA>
    13d0:	28 f0       	brcs	.+10     	; 0x13dc <__mulsf3+0x12>
    13d2:	b6 df       	rcall	.-148    	; 0x1340 <__fp_pscB>
    13d4:	18 f0       	brcs	.+6      	; 0x13dc <__mulsf3+0x12>
    13d6:	95 23       	and	r25, r21
    13d8:	09 f0       	breq	.+2      	; 0x13dc <__mulsf3+0x12>
    13da:	a2 cf       	rjmp	.-188    	; 0x1320 <__fp_inf>
    13dc:	a7 cf       	rjmp	.-178    	; 0x132c <__fp_nan>
    13de:	11 24       	eor	r1, r1
    13e0:	ea cf       	rjmp	.-44     	; 0x13b6 <__fp_szero>

000013e2 <__mulsf3x>:
    13e2:	c6 df       	rcall	.-116    	; 0x1370 <__fp_split3>
    13e4:	a0 f3       	brcs	.-24     	; 0x13ce <__mulsf3+0x4>

000013e6 <__mulsf3_pse>:
    13e6:	95 9f       	mul	r25, r21
    13e8:	d1 f3       	breq	.-12     	; 0x13de <__mulsf3+0x14>
    13ea:	95 0f       	add	r25, r21
    13ec:	50 e0       	ldi	r21, 0x00	; 0
    13ee:	55 1f       	adc	r21, r21
    13f0:	62 9f       	mul	r22, r18
    13f2:	f0 01       	movw	r30, r0
    13f4:	72 9f       	mul	r23, r18
    13f6:	bb 27       	eor	r27, r27
    13f8:	f0 0d       	add	r31, r0
    13fa:	b1 1d       	adc	r27, r1
    13fc:	63 9f       	mul	r22, r19
    13fe:	aa 27       	eor	r26, r26
    1400:	f0 0d       	add	r31, r0
    1402:	b1 1d       	adc	r27, r1
    1404:	aa 1f       	adc	r26, r26
    1406:	64 9f       	mul	r22, r20
    1408:	66 27       	eor	r22, r22
    140a:	b0 0d       	add	r27, r0
    140c:	a1 1d       	adc	r26, r1
    140e:	66 1f       	adc	r22, r22
    1410:	82 9f       	mul	r24, r18
    1412:	22 27       	eor	r18, r18
    1414:	b0 0d       	add	r27, r0
    1416:	a1 1d       	adc	r26, r1
    1418:	62 1f       	adc	r22, r18
    141a:	73 9f       	mul	r23, r19
    141c:	b0 0d       	add	r27, r0
    141e:	a1 1d       	adc	r26, r1
    1420:	62 1f       	adc	r22, r18
    1422:	83 9f       	mul	r24, r19
    1424:	a0 0d       	add	r26, r0
    1426:	61 1d       	adc	r22, r1
    1428:	22 1f       	adc	r18, r18
    142a:	74 9f       	mul	r23, r20
    142c:	33 27       	eor	r19, r19
    142e:	a0 0d       	add	r26, r0
    1430:	61 1d       	adc	r22, r1
    1432:	23 1f       	adc	r18, r19
    1434:	84 9f       	mul	r24, r20
    1436:	60 0d       	add	r22, r0
    1438:	21 1d       	adc	r18, r1
    143a:	82 2f       	mov	r24, r18
    143c:	76 2f       	mov	r23, r22
    143e:	6a 2f       	mov	r22, r26
    1440:	11 24       	eor	r1, r1
    1442:	9f 57       	subi	r25, 0x7F	; 127
    1444:	50 40       	sbci	r21, 0x00	; 0
    1446:	8a f0       	brmi	.+34     	; 0x146a <__mulsf3_pse+0x84>
    1448:	e1 f0       	breq	.+56     	; 0x1482 <__mulsf3_pse+0x9c>
    144a:	88 23       	and	r24, r24
    144c:	4a f0       	brmi	.+18     	; 0x1460 <__mulsf3_pse+0x7a>
    144e:	ee 0f       	add	r30, r30
    1450:	ff 1f       	adc	r31, r31
    1452:	bb 1f       	adc	r27, r27
    1454:	66 1f       	adc	r22, r22
    1456:	77 1f       	adc	r23, r23
    1458:	88 1f       	adc	r24, r24
    145a:	91 50       	subi	r25, 0x01	; 1
    145c:	50 40       	sbci	r21, 0x00	; 0
    145e:	a9 f7       	brne	.-22     	; 0x144a <__mulsf3_pse+0x64>
    1460:	9e 3f       	cpi	r25, 0xFE	; 254
    1462:	51 05       	cpc	r21, r1
    1464:	70 f0       	brcs	.+28     	; 0x1482 <__mulsf3_pse+0x9c>
    1466:	5c cf       	rjmp	.-328    	; 0x1320 <__fp_inf>
    1468:	a6 cf       	rjmp	.-180    	; 0x13b6 <__fp_szero>
    146a:	5f 3f       	cpi	r21, 0xFF	; 255
    146c:	ec f3       	brlt	.-6      	; 0x1468 <__mulsf3_pse+0x82>
    146e:	98 3e       	cpi	r25, 0xE8	; 232
    1470:	dc f3       	brlt	.-10     	; 0x1468 <__mulsf3_pse+0x82>
    1472:	86 95       	lsr	r24
    1474:	77 95       	ror	r23
    1476:	67 95       	ror	r22
    1478:	b7 95       	ror	r27
    147a:	f7 95       	ror	r31
    147c:	e7 95       	ror	r30
    147e:	9f 5f       	subi	r25, 0xFF	; 255
    1480:	c1 f7       	brne	.-16     	; 0x1472 <__mulsf3_pse+0x8c>
    1482:	fe 2b       	or	r31, r30
    1484:	88 0f       	add	r24, r24
    1486:	91 1d       	adc	r25, r1
    1488:	96 95       	lsr	r25
    148a:	87 95       	ror	r24
    148c:	97 f9       	bld	r25, 7
    148e:	08 95       	ret

00001490 <__udivmodsi4>:
    1490:	a1 e2       	ldi	r26, 0x21	; 33
    1492:	1a 2e       	mov	r1, r26
    1494:	aa 1b       	sub	r26, r26
    1496:	bb 1b       	sub	r27, r27
    1498:	fd 01       	movw	r30, r26
    149a:	0d c0       	rjmp	.+26     	; 0x14b6 <__udivmodsi4_ep>

0000149c <__udivmodsi4_loop>:
    149c:	aa 1f       	adc	r26, r26
    149e:	bb 1f       	adc	r27, r27
    14a0:	ee 1f       	adc	r30, r30
    14a2:	ff 1f       	adc	r31, r31
    14a4:	a2 17       	cp	r26, r18
    14a6:	b3 07       	cpc	r27, r19
    14a8:	e4 07       	cpc	r30, r20
    14aa:	f5 07       	cpc	r31, r21
    14ac:	20 f0       	brcs	.+8      	; 0x14b6 <__udivmodsi4_ep>
    14ae:	a2 1b       	sub	r26, r18
    14b0:	b3 0b       	sbc	r27, r19
    14b2:	e4 0b       	sbc	r30, r20
    14b4:	f5 0b       	sbc	r31, r21

000014b6 <__udivmodsi4_ep>:
    14b6:	66 1f       	adc	r22, r22
    14b8:	77 1f       	adc	r23, r23
    14ba:	88 1f       	adc	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	1a 94       	dec	r1
    14c0:	69 f7       	brne	.-38     	; 0x149c <__udivmodsi4_loop>
    14c2:	60 95       	com	r22
    14c4:	70 95       	com	r23
    14c6:	80 95       	com	r24
    14c8:	90 95       	com	r25
    14ca:	9b 01       	movw	r18, r22
    14cc:	ac 01       	movw	r20, r24
    14ce:	bd 01       	movw	r22, r26
    14d0:	cf 01       	movw	r24, r30
    14d2:	08 95       	ret

000014d4 <__umulhisi3>:
    14d4:	a2 9f       	mul	r26, r18
    14d6:	b0 01       	movw	r22, r0
    14d8:	b3 9f       	mul	r27, r19
    14da:	c0 01       	movw	r24, r0
    14dc:	a3 9f       	mul	r26, r19
    14de:	70 0d       	add	r23, r0
    14e0:	81 1d       	adc	r24, r1
    14e2:	11 24       	eor	r1, r1
    14e4:	91 1d       	adc	r25, r1
    14e6:	b2 9f       	mul	r27, r18
    14e8:	70 0d       	add	r23, r0
    14ea:	81 1d       	adc	r24, r1
    14ec:	11 24       	eor	r1, r1
    14ee:	91 1d       	adc	r25, r1
    14f0:	08 95       	ret

000014f2 <strncmp>:
    14f2:	fb 01       	movw	r30, r22
    14f4:	dc 01       	movw	r26, r24
    14f6:	41 50       	subi	r20, 0x01	; 1
    14f8:	50 40       	sbci	r21, 0x00	; 0
    14fa:	30 f0       	brcs	.+12     	; 0x1508 <strncmp+0x16>
    14fc:	8d 91       	ld	r24, X+
    14fe:	01 90       	ld	r0, Z+
    1500:	80 19       	sub	r24, r0
    1502:	19 f4       	brne	.+6      	; 0x150a <strncmp+0x18>
    1504:	00 20       	and	r0, r0
    1506:	b9 f7       	brne	.-18     	; 0x14f6 <strncmp+0x4>
    1508:	88 1b       	sub	r24, r24
    150a:	99 0b       	sbc	r25, r25
    150c:	08 95       	ret

0000150e <strncpy>:
    150e:	fb 01       	movw	r30, r22
    1510:	dc 01       	movw	r26, r24
    1512:	41 50       	subi	r20, 0x01	; 1
    1514:	50 40       	sbci	r21, 0x00	; 0
    1516:	48 f0       	brcs	.+18     	; 0x152a <strncpy+0x1c>
    1518:	01 90       	ld	r0, Z+
    151a:	0d 92       	st	X+, r0
    151c:	00 20       	and	r0, r0
    151e:	c9 f7       	brne	.-14     	; 0x1512 <strncpy+0x4>
    1520:	01 c0       	rjmp	.+2      	; 0x1524 <strncpy+0x16>
    1522:	1d 92       	st	X+, r1
    1524:	41 50       	subi	r20, 0x01	; 1
    1526:	50 40       	sbci	r21, 0x00	; 0
    1528:	e0 f7       	brcc	.-8      	; 0x1522 <strncpy+0x14>
    152a:	08 95       	ret

0000152c <snprintf>:
    152c:	0f 93       	push	r16
    152e:	1f 93       	push	r17
    1530:	cf 93       	push	r28
    1532:	df 93       	push	r29
    1534:	cd b7       	in	r28, 0x3d	; 61
    1536:	de b7       	in	r29, 0x3e	; 62
    1538:	2e 97       	sbiw	r28, 0x0e	; 14
    153a:	0f b6       	in	r0, 0x3f	; 63
    153c:	f8 94       	cli
    153e:	de bf       	out	0x3e, r29	; 62
    1540:	0f be       	out	0x3f, r0	; 63
    1542:	cd bf       	out	0x3d, r28	; 61
    1544:	0d 89       	ldd	r16, Y+21	; 0x15
    1546:	1e 89       	ldd	r17, Y+22	; 0x16
    1548:	8f 89       	ldd	r24, Y+23	; 0x17
    154a:	98 8d       	ldd	r25, Y+24	; 0x18
    154c:	26 e0       	ldi	r18, 0x06	; 6
    154e:	2c 83       	std	Y+4, r18	; 0x04
    1550:	1a 83       	std	Y+2, r17	; 0x02
    1552:	09 83       	std	Y+1, r16	; 0x01
    1554:	97 ff       	sbrs	r25, 7
    1556:	02 c0       	rjmp	.+4      	; 0x155c <snprintf+0x30>
    1558:	80 e0       	ldi	r24, 0x00	; 0
    155a:	90 e8       	ldi	r25, 0x80	; 128
    155c:	01 97       	sbiw	r24, 0x01	; 1
    155e:	9e 83       	std	Y+6, r25	; 0x06
    1560:	8d 83       	std	Y+5, r24	; 0x05
    1562:	ae 01       	movw	r20, r28
    1564:	45 5e       	subi	r20, 0xE5	; 229
    1566:	5f 4f       	sbci	r21, 0xFF	; 255
    1568:	69 8d       	ldd	r22, Y+25	; 0x19
    156a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    156c:	ce 01       	movw	r24, r28
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	47 d0       	rcall	.+142    	; 0x1600 <vfprintf>
    1572:	4d 81       	ldd	r20, Y+5	; 0x05
    1574:	5e 81       	ldd	r21, Y+6	; 0x06
    1576:	57 fd       	sbrc	r21, 7
    1578:	0a c0       	rjmp	.+20     	; 0x158e <snprintf+0x62>
    157a:	2f 81       	ldd	r18, Y+7	; 0x07
    157c:	38 85       	ldd	r19, Y+8	; 0x08
    157e:	42 17       	cp	r20, r18
    1580:	53 07       	cpc	r21, r19
    1582:	0c f4       	brge	.+2      	; 0x1586 <snprintf+0x5a>
    1584:	9a 01       	movw	r18, r20
    1586:	f8 01       	movw	r30, r16
    1588:	e2 0f       	add	r30, r18
    158a:	f3 1f       	adc	r31, r19
    158c:	10 82       	st	Z, r1
    158e:	2e 96       	adiw	r28, 0x0e	; 14
    1590:	0f b6       	in	r0, 0x3f	; 63
    1592:	f8 94       	cli
    1594:	de bf       	out	0x3e, r29	; 62
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	cd bf       	out	0x3d, r28	; 61
    159a:	df 91       	pop	r29
    159c:	cf 91       	pop	r28
    159e:	1f 91       	pop	r17
    15a0:	0f 91       	pop	r16
    15a2:	08 95       	ret

000015a4 <sprintf>:
    15a4:	0f 93       	push	r16
    15a6:	1f 93       	push	r17
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	cd b7       	in	r28, 0x3d	; 61
    15ae:	de b7       	in	r29, 0x3e	; 62
    15b0:	2e 97       	sbiw	r28, 0x0e	; 14
    15b2:	0f b6       	in	r0, 0x3f	; 63
    15b4:	f8 94       	cli
    15b6:	de bf       	out	0x3e, r29	; 62
    15b8:	0f be       	out	0x3f, r0	; 63
    15ba:	cd bf       	out	0x3d, r28	; 61
    15bc:	0d 89       	ldd	r16, Y+21	; 0x15
    15be:	1e 89       	ldd	r17, Y+22	; 0x16
    15c0:	86 e0       	ldi	r24, 0x06	; 6
    15c2:	8c 83       	std	Y+4, r24	; 0x04
    15c4:	1a 83       	std	Y+2, r17	; 0x02
    15c6:	09 83       	std	Y+1, r16	; 0x01
    15c8:	8f ef       	ldi	r24, 0xFF	; 255
    15ca:	9f e7       	ldi	r25, 0x7F	; 127
    15cc:	9e 83       	std	Y+6, r25	; 0x06
    15ce:	8d 83       	std	Y+5, r24	; 0x05
    15d0:	ae 01       	movw	r20, r28
    15d2:	47 5e       	subi	r20, 0xE7	; 231
    15d4:	5f 4f       	sbci	r21, 0xFF	; 255
    15d6:	6f 89       	ldd	r22, Y+23	; 0x17
    15d8:	78 8d       	ldd	r23, Y+24	; 0x18
    15da:	ce 01       	movw	r24, r28
    15dc:	01 96       	adiw	r24, 0x01	; 1
    15de:	10 d0       	rcall	.+32     	; 0x1600 <vfprintf>
    15e0:	ef 81       	ldd	r30, Y+7	; 0x07
    15e2:	f8 85       	ldd	r31, Y+8	; 0x08
    15e4:	e0 0f       	add	r30, r16
    15e6:	f1 1f       	adc	r31, r17
    15e8:	10 82       	st	Z, r1
    15ea:	2e 96       	adiw	r28, 0x0e	; 14
    15ec:	0f b6       	in	r0, 0x3f	; 63
    15ee:	f8 94       	cli
    15f0:	de bf       	out	0x3e, r29	; 62
    15f2:	0f be       	out	0x3f, r0	; 63
    15f4:	cd bf       	out	0x3d, r28	; 61
    15f6:	df 91       	pop	r29
    15f8:	cf 91       	pop	r28
    15fa:	1f 91       	pop	r17
    15fc:	0f 91       	pop	r16
    15fe:	08 95       	ret

00001600 <vfprintf>:
    1600:	2f 92       	push	r2
    1602:	3f 92       	push	r3
    1604:	4f 92       	push	r4
    1606:	5f 92       	push	r5
    1608:	6f 92       	push	r6
    160a:	7f 92       	push	r7
    160c:	8f 92       	push	r8
    160e:	9f 92       	push	r9
    1610:	af 92       	push	r10
    1612:	bf 92       	push	r11
    1614:	cf 92       	push	r12
    1616:	df 92       	push	r13
    1618:	ef 92       	push	r14
    161a:	ff 92       	push	r15
    161c:	0f 93       	push	r16
    161e:	1f 93       	push	r17
    1620:	cf 93       	push	r28
    1622:	df 93       	push	r29
    1624:	cd b7       	in	r28, 0x3d	; 61
    1626:	de b7       	in	r29, 0x3e	; 62
    1628:	2b 97       	sbiw	r28, 0x0b	; 11
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	f8 94       	cli
    162e:	de bf       	out	0x3e, r29	; 62
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	cd bf       	out	0x3d, r28	; 61
    1634:	6c 01       	movw	r12, r24
    1636:	7b 01       	movw	r14, r22
    1638:	8a 01       	movw	r16, r20
    163a:	fc 01       	movw	r30, r24
    163c:	17 82       	std	Z+7, r1	; 0x07
    163e:	16 82       	std	Z+6, r1	; 0x06
    1640:	83 81       	ldd	r24, Z+3	; 0x03
    1642:	81 ff       	sbrs	r24, 1
    1644:	bf c1       	rjmp	.+894    	; 0x19c4 <vfprintf+0x3c4>
    1646:	ce 01       	movw	r24, r28
    1648:	01 96       	adiw	r24, 0x01	; 1
    164a:	3c 01       	movw	r6, r24
    164c:	f6 01       	movw	r30, r12
    164e:	93 81       	ldd	r25, Z+3	; 0x03
    1650:	f7 01       	movw	r30, r14
    1652:	93 fd       	sbrc	r25, 3
    1654:	85 91       	lpm	r24, Z+
    1656:	93 ff       	sbrs	r25, 3
    1658:	81 91       	ld	r24, Z+
    165a:	7f 01       	movw	r14, r30
    165c:	88 23       	and	r24, r24
    165e:	09 f4       	brne	.+2      	; 0x1662 <vfprintf+0x62>
    1660:	ad c1       	rjmp	.+858    	; 0x19bc <vfprintf+0x3bc>
    1662:	85 32       	cpi	r24, 0x25	; 37
    1664:	39 f4       	brne	.+14     	; 0x1674 <vfprintf+0x74>
    1666:	93 fd       	sbrc	r25, 3
    1668:	85 91       	lpm	r24, Z+
    166a:	93 ff       	sbrs	r25, 3
    166c:	81 91       	ld	r24, Z+
    166e:	7f 01       	movw	r14, r30
    1670:	85 32       	cpi	r24, 0x25	; 37
    1672:	21 f4       	brne	.+8      	; 0x167c <vfprintf+0x7c>
    1674:	b6 01       	movw	r22, r12
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	d6 d1       	rcall	.+940    	; 0x1a26 <fputc>
    167a:	e8 cf       	rjmp	.-48     	; 0x164c <vfprintf+0x4c>
    167c:	91 2c       	mov	r9, r1
    167e:	21 2c       	mov	r2, r1
    1680:	31 2c       	mov	r3, r1
    1682:	ff e1       	ldi	r31, 0x1F	; 31
    1684:	f3 15       	cp	r31, r3
    1686:	d8 f0       	brcs	.+54     	; 0x16be <vfprintf+0xbe>
    1688:	8b 32       	cpi	r24, 0x2B	; 43
    168a:	79 f0       	breq	.+30     	; 0x16aa <vfprintf+0xaa>
    168c:	38 f4       	brcc	.+14     	; 0x169c <vfprintf+0x9c>
    168e:	80 32       	cpi	r24, 0x20	; 32
    1690:	79 f0       	breq	.+30     	; 0x16b0 <vfprintf+0xb0>
    1692:	83 32       	cpi	r24, 0x23	; 35
    1694:	a1 f4       	brne	.+40     	; 0x16be <vfprintf+0xbe>
    1696:	23 2d       	mov	r18, r3
    1698:	20 61       	ori	r18, 0x10	; 16
    169a:	1d c0       	rjmp	.+58     	; 0x16d6 <vfprintf+0xd6>
    169c:	8d 32       	cpi	r24, 0x2D	; 45
    169e:	61 f0       	breq	.+24     	; 0x16b8 <vfprintf+0xb8>
    16a0:	80 33       	cpi	r24, 0x30	; 48
    16a2:	69 f4       	brne	.+26     	; 0x16be <vfprintf+0xbe>
    16a4:	23 2d       	mov	r18, r3
    16a6:	21 60       	ori	r18, 0x01	; 1
    16a8:	16 c0       	rjmp	.+44     	; 0x16d6 <vfprintf+0xd6>
    16aa:	83 2d       	mov	r24, r3
    16ac:	82 60       	ori	r24, 0x02	; 2
    16ae:	38 2e       	mov	r3, r24
    16b0:	e3 2d       	mov	r30, r3
    16b2:	e4 60       	ori	r30, 0x04	; 4
    16b4:	3e 2e       	mov	r3, r30
    16b6:	2a c0       	rjmp	.+84     	; 0x170c <vfprintf+0x10c>
    16b8:	f3 2d       	mov	r31, r3
    16ba:	f8 60       	ori	r31, 0x08	; 8
    16bc:	1d c0       	rjmp	.+58     	; 0x16f8 <vfprintf+0xf8>
    16be:	37 fc       	sbrc	r3, 7
    16c0:	2d c0       	rjmp	.+90     	; 0x171c <vfprintf+0x11c>
    16c2:	20 ed       	ldi	r18, 0xD0	; 208
    16c4:	28 0f       	add	r18, r24
    16c6:	2a 30       	cpi	r18, 0x0A	; 10
    16c8:	40 f0       	brcs	.+16     	; 0x16da <vfprintf+0xda>
    16ca:	8e 32       	cpi	r24, 0x2E	; 46
    16cc:	b9 f4       	brne	.+46     	; 0x16fc <vfprintf+0xfc>
    16ce:	36 fc       	sbrc	r3, 6
    16d0:	75 c1       	rjmp	.+746    	; 0x19bc <vfprintf+0x3bc>
    16d2:	23 2d       	mov	r18, r3
    16d4:	20 64       	ori	r18, 0x40	; 64
    16d6:	32 2e       	mov	r3, r18
    16d8:	19 c0       	rjmp	.+50     	; 0x170c <vfprintf+0x10c>
    16da:	36 fe       	sbrs	r3, 6
    16dc:	06 c0       	rjmp	.+12     	; 0x16ea <vfprintf+0xea>
    16de:	8a e0       	ldi	r24, 0x0A	; 10
    16e0:	98 9e       	mul	r9, r24
    16e2:	20 0d       	add	r18, r0
    16e4:	11 24       	eor	r1, r1
    16e6:	92 2e       	mov	r9, r18
    16e8:	11 c0       	rjmp	.+34     	; 0x170c <vfprintf+0x10c>
    16ea:	ea e0       	ldi	r30, 0x0A	; 10
    16ec:	2e 9e       	mul	r2, r30
    16ee:	20 0d       	add	r18, r0
    16f0:	11 24       	eor	r1, r1
    16f2:	22 2e       	mov	r2, r18
    16f4:	f3 2d       	mov	r31, r3
    16f6:	f0 62       	ori	r31, 0x20	; 32
    16f8:	3f 2e       	mov	r3, r31
    16fa:	08 c0       	rjmp	.+16     	; 0x170c <vfprintf+0x10c>
    16fc:	8c 36       	cpi	r24, 0x6C	; 108
    16fe:	21 f4       	brne	.+8      	; 0x1708 <vfprintf+0x108>
    1700:	83 2d       	mov	r24, r3
    1702:	80 68       	ori	r24, 0x80	; 128
    1704:	38 2e       	mov	r3, r24
    1706:	02 c0       	rjmp	.+4      	; 0x170c <vfprintf+0x10c>
    1708:	88 36       	cpi	r24, 0x68	; 104
    170a:	41 f4       	brne	.+16     	; 0x171c <vfprintf+0x11c>
    170c:	f7 01       	movw	r30, r14
    170e:	93 fd       	sbrc	r25, 3
    1710:	85 91       	lpm	r24, Z+
    1712:	93 ff       	sbrs	r25, 3
    1714:	81 91       	ld	r24, Z+
    1716:	7f 01       	movw	r14, r30
    1718:	81 11       	cpse	r24, r1
    171a:	b3 cf       	rjmp	.-154    	; 0x1682 <vfprintf+0x82>
    171c:	98 2f       	mov	r25, r24
    171e:	9f 7d       	andi	r25, 0xDF	; 223
    1720:	95 54       	subi	r25, 0x45	; 69
    1722:	93 30       	cpi	r25, 0x03	; 3
    1724:	28 f4       	brcc	.+10     	; 0x1730 <vfprintf+0x130>
    1726:	0c 5f       	subi	r16, 0xFC	; 252
    1728:	1f 4f       	sbci	r17, 0xFF	; 255
    172a:	9f e3       	ldi	r25, 0x3F	; 63
    172c:	99 83       	std	Y+1, r25	; 0x01
    172e:	0d c0       	rjmp	.+26     	; 0x174a <vfprintf+0x14a>
    1730:	83 36       	cpi	r24, 0x63	; 99
    1732:	31 f0       	breq	.+12     	; 0x1740 <vfprintf+0x140>
    1734:	83 37       	cpi	r24, 0x73	; 115
    1736:	71 f0       	breq	.+28     	; 0x1754 <vfprintf+0x154>
    1738:	83 35       	cpi	r24, 0x53	; 83
    173a:	09 f0       	breq	.+2      	; 0x173e <vfprintf+0x13e>
    173c:	55 c0       	rjmp	.+170    	; 0x17e8 <vfprintf+0x1e8>
    173e:	20 c0       	rjmp	.+64     	; 0x1780 <vfprintf+0x180>
    1740:	f8 01       	movw	r30, r16
    1742:	80 81       	ld	r24, Z
    1744:	89 83       	std	Y+1, r24	; 0x01
    1746:	0e 5f       	subi	r16, 0xFE	; 254
    1748:	1f 4f       	sbci	r17, 0xFF	; 255
    174a:	88 24       	eor	r8, r8
    174c:	83 94       	inc	r8
    174e:	91 2c       	mov	r9, r1
    1750:	53 01       	movw	r10, r6
    1752:	12 c0       	rjmp	.+36     	; 0x1778 <vfprintf+0x178>
    1754:	28 01       	movw	r4, r16
    1756:	f2 e0       	ldi	r31, 0x02	; 2
    1758:	4f 0e       	add	r4, r31
    175a:	51 1c       	adc	r5, r1
    175c:	f8 01       	movw	r30, r16
    175e:	a0 80       	ld	r10, Z
    1760:	b1 80       	ldd	r11, Z+1	; 0x01
    1762:	36 fe       	sbrs	r3, 6
    1764:	03 c0       	rjmp	.+6      	; 0x176c <vfprintf+0x16c>
    1766:	69 2d       	mov	r22, r9
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	02 c0       	rjmp	.+4      	; 0x1770 <vfprintf+0x170>
    176c:	6f ef       	ldi	r22, 0xFF	; 255
    176e:	7f ef       	ldi	r23, 0xFF	; 255
    1770:	c5 01       	movw	r24, r10
    1772:	4e d1       	rcall	.+668    	; 0x1a10 <strnlen>
    1774:	4c 01       	movw	r8, r24
    1776:	82 01       	movw	r16, r4
    1778:	f3 2d       	mov	r31, r3
    177a:	ff 77       	andi	r31, 0x7F	; 127
    177c:	3f 2e       	mov	r3, r31
    177e:	15 c0       	rjmp	.+42     	; 0x17aa <vfprintf+0x1aa>
    1780:	28 01       	movw	r4, r16
    1782:	22 e0       	ldi	r18, 0x02	; 2
    1784:	42 0e       	add	r4, r18
    1786:	51 1c       	adc	r5, r1
    1788:	f8 01       	movw	r30, r16
    178a:	a0 80       	ld	r10, Z
    178c:	b1 80       	ldd	r11, Z+1	; 0x01
    178e:	36 fe       	sbrs	r3, 6
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <vfprintf+0x198>
    1792:	69 2d       	mov	r22, r9
    1794:	70 e0       	ldi	r23, 0x00	; 0
    1796:	02 c0       	rjmp	.+4      	; 0x179c <vfprintf+0x19c>
    1798:	6f ef       	ldi	r22, 0xFF	; 255
    179a:	7f ef       	ldi	r23, 0xFF	; 255
    179c:	c5 01       	movw	r24, r10
    179e:	2d d1       	rcall	.+602    	; 0x19fa <strnlen_P>
    17a0:	4c 01       	movw	r8, r24
    17a2:	f3 2d       	mov	r31, r3
    17a4:	f0 68       	ori	r31, 0x80	; 128
    17a6:	3f 2e       	mov	r3, r31
    17a8:	82 01       	movw	r16, r4
    17aa:	33 fc       	sbrc	r3, 3
    17ac:	19 c0       	rjmp	.+50     	; 0x17e0 <vfprintf+0x1e0>
    17ae:	82 2d       	mov	r24, r2
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	88 16       	cp	r8, r24
    17b4:	99 06       	cpc	r9, r25
    17b6:	a0 f4       	brcc	.+40     	; 0x17e0 <vfprintf+0x1e0>
    17b8:	b6 01       	movw	r22, r12
    17ba:	80 e2       	ldi	r24, 0x20	; 32
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	33 d1       	rcall	.+614    	; 0x1a26 <fputc>
    17c0:	2a 94       	dec	r2
    17c2:	f5 cf       	rjmp	.-22     	; 0x17ae <vfprintf+0x1ae>
    17c4:	f5 01       	movw	r30, r10
    17c6:	37 fc       	sbrc	r3, 7
    17c8:	85 91       	lpm	r24, Z+
    17ca:	37 fe       	sbrs	r3, 7
    17cc:	81 91       	ld	r24, Z+
    17ce:	5f 01       	movw	r10, r30
    17d0:	b6 01       	movw	r22, r12
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	28 d1       	rcall	.+592    	; 0x1a26 <fputc>
    17d6:	21 10       	cpse	r2, r1
    17d8:	2a 94       	dec	r2
    17da:	21 e0       	ldi	r18, 0x01	; 1
    17dc:	82 1a       	sub	r8, r18
    17de:	91 08       	sbc	r9, r1
    17e0:	81 14       	cp	r8, r1
    17e2:	91 04       	cpc	r9, r1
    17e4:	79 f7       	brne	.-34     	; 0x17c4 <vfprintf+0x1c4>
    17e6:	e1 c0       	rjmp	.+450    	; 0x19aa <vfprintf+0x3aa>
    17e8:	84 36       	cpi	r24, 0x64	; 100
    17ea:	11 f0       	breq	.+4      	; 0x17f0 <vfprintf+0x1f0>
    17ec:	89 36       	cpi	r24, 0x69	; 105
    17ee:	39 f5       	brne	.+78     	; 0x183e <vfprintf+0x23e>
    17f0:	f8 01       	movw	r30, r16
    17f2:	37 fe       	sbrs	r3, 7
    17f4:	07 c0       	rjmp	.+14     	; 0x1804 <vfprintf+0x204>
    17f6:	60 81       	ld	r22, Z
    17f8:	71 81       	ldd	r23, Z+1	; 0x01
    17fa:	82 81       	ldd	r24, Z+2	; 0x02
    17fc:	93 81       	ldd	r25, Z+3	; 0x03
    17fe:	0c 5f       	subi	r16, 0xFC	; 252
    1800:	1f 4f       	sbci	r17, 0xFF	; 255
    1802:	08 c0       	rjmp	.+16     	; 0x1814 <vfprintf+0x214>
    1804:	60 81       	ld	r22, Z
    1806:	71 81       	ldd	r23, Z+1	; 0x01
    1808:	07 2e       	mov	r0, r23
    180a:	00 0c       	add	r0, r0
    180c:	88 0b       	sbc	r24, r24
    180e:	99 0b       	sbc	r25, r25
    1810:	0e 5f       	subi	r16, 0xFE	; 254
    1812:	1f 4f       	sbci	r17, 0xFF	; 255
    1814:	f3 2d       	mov	r31, r3
    1816:	ff 76       	andi	r31, 0x6F	; 111
    1818:	3f 2e       	mov	r3, r31
    181a:	97 ff       	sbrs	r25, 7
    181c:	09 c0       	rjmp	.+18     	; 0x1830 <vfprintf+0x230>
    181e:	90 95       	com	r25
    1820:	80 95       	com	r24
    1822:	70 95       	com	r23
    1824:	61 95       	neg	r22
    1826:	7f 4f       	sbci	r23, 0xFF	; 255
    1828:	8f 4f       	sbci	r24, 0xFF	; 255
    182a:	9f 4f       	sbci	r25, 0xFF	; 255
    182c:	f0 68       	ori	r31, 0x80	; 128
    182e:	3f 2e       	mov	r3, r31
    1830:	2a e0       	ldi	r18, 0x0A	; 10
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	a3 01       	movw	r20, r6
    1836:	33 d1       	rcall	.+614    	; 0x1a9e <__ultoa_invert>
    1838:	88 2e       	mov	r8, r24
    183a:	86 18       	sub	r8, r6
    183c:	44 c0       	rjmp	.+136    	; 0x18c6 <vfprintf+0x2c6>
    183e:	85 37       	cpi	r24, 0x75	; 117
    1840:	31 f4       	brne	.+12     	; 0x184e <vfprintf+0x24e>
    1842:	23 2d       	mov	r18, r3
    1844:	2f 7e       	andi	r18, 0xEF	; 239
    1846:	b2 2e       	mov	r11, r18
    1848:	2a e0       	ldi	r18, 0x0A	; 10
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	25 c0       	rjmp	.+74     	; 0x1898 <vfprintf+0x298>
    184e:	93 2d       	mov	r25, r3
    1850:	99 7f       	andi	r25, 0xF9	; 249
    1852:	b9 2e       	mov	r11, r25
    1854:	8f 36       	cpi	r24, 0x6F	; 111
    1856:	c1 f0       	breq	.+48     	; 0x1888 <vfprintf+0x288>
    1858:	18 f4       	brcc	.+6      	; 0x1860 <vfprintf+0x260>
    185a:	88 35       	cpi	r24, 0x58	; 88
    185c:	79 f0       	breq	.+30     	; 0x187c <vfprintf+0x27c>
    185e:	ae c0       	rjmp	.+348    	; 0x19bc <vfprintf+0x3bc>
    1860:	80 37       	cpi	r24, 0x70	; 112
    1862:	19 f0       	breq	.+6      	; 0x186a <vfprintf+0x26a>
    1864:	88 37       	cpi	r24, 0x78	; 120
    1866:	21 f0       	breq	.+8      	; 0x1870 <vfprintf+0x270>
    1868:	a9 c0       	rjmp	.+338    	; 0x19bc <vfprintf+0x3bc>
    186a:	e9 2f       	mov	r30, r25
    186c:	e0 61       	ori	r30, 0x10	; 16
    186e:	be 2e       	mov	r11, r30
    1870:	b4 fe       	sbrs	r11, 4
    1872:	0d c0       	rjmp	.+26     	; 0x188e <vfprintf+0x28e>
    1874:	fb 2d       	mov	r31, r11
    1876:	f4 60       	ori	r31, 0x04	; 4
    1878:	bf 2e       	mov	r11, r31
    187a:	09 c0       	rjmp	.+18     	; 0x188e <vfprintf+0x28e>
    187c:	34 fe       	sbrs	r3, 4
    187e:	0a c0       	rjmp	.+20     	; 0x1894 <vfprintf+0x294>
    1880:	29 2f       	mov	r18, r25
    1882:	26 60       	ori	r18, 0x06	; 6
    1884:	b2 2e       	mov	r11, r18
    1886:	06 c0       	rjmp	.+12     	; 0x1894 <vfprintf+0x294>
    1888:	28 e0       	ldi	r18, 0x08	; 8
    188a:	30 e0       	ldi	r19, 0x00	; 0
    188c:	05 c0       	rjmp	.+10     	; 0x1898 <vfprintf+0x298>
    188e:	20 e1       	ldi	r18, 0x10	; 16
    1890:	30 e0       	ldi	r19, 0x00	; 0
    1892:	02 c0       	rjmp	.+4      	; 0x1898 <vfprintf+0x298>
    1894:	20 e1       	ldi	r18, 0x10	; 16
    1896:	32 e0       	ldi	r19, 0x02	; 2
    1898:	f8 01       	movw	r30, r16
    189a:	b7 fe       	sbrs	r11, 7
    189c:	07 c0       	rjmp	.+14     	; 0x18ac <vfprintf+0x2ac>
    189e:	60 81       	ld	r22, Z
    18a0:	71 81       	ldd	r23, Z+1	; 0x01
    18a2:	82 81       	ldd	r24, Z+2	; 0x02
    18a4:	93 81       	ldd	r25, Z+3	; 0x03
    18a6:	0c 5f       	subi	r16, 0xFC	; 252
    18a8:	1f 4f       	sbci	r17, 0xFF	; 255
    18aa:	06 c0       	rjmp	.+12     	; 0x18b8 <vfprintf+0x2b8>
    18ac:	60 81       	ld	r22, Z
    18ae:	71 81       	ldd	r23, Z+1	; 0x01
    18b0:	80 e0       	ldi	r24, 0x00	; 0
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	0e 5f       	subi	r16, 0xFE	; 254
    18b6:	1f 4f       	sbci	r17, 0xFF	; 255
    18b8:	a3 01       	movw	r20, r6
    18ba:	f1 d0       	rcall	.+482    	; 0x1a9e <__ultoa_invert>
    18bc:	88 2e       	mov	r8, r24
    18be:	86 18       	sub	r8, r6
    18c0:	fb 2d       	mov	r31, r11
    18c2:	ff 77       	andi	r31, 0x7F	; 127
    18c4:	3f 2e       	mov	r3, r31
    18c6:	36 fe       	sbrs	r3, 6
    18c8:	0d c0       	rjmp	.+26     	; 0x18e4 <vfprintf+0x2e4>
    18ca:	23 2d       	mov	r18, r3
    18cc:	2e 7f       	andi	r18, 0xFE	; 254
    18ce:	a2 2e       	mov	r10, r18
    18d0:	89 14       	cp	r8, r9
    18d2:	58 f4       	brcc	.+22     	; 0x18ea <vfprintf+0x2ea>
    18d4:	34 fe       	sbrs	r3, 4
    18d6:	0b c0       	rjmp	.+22     	; 0x18ee <vfprintf+0x2ee>
    18d8:	32 fc       	sbrc	r3, 2
    18da:	09 c0       	rjmp	.+18     	; 0x18ee <vfprintf+0x2ee>
    18dc:	83 2d       	mov	r24, r3
    18de:	8e 7e       	andi	r24, 0xEE	; 238
    18e0:	a8 2e       	mov	r10, r24
    18e2:	05 c0       	rjmp	.+10     	; 0x18ee <vfprintf+0x2ee>
    18e4:	b8 2c       	mov	r11, r8
    18e6:	a3 2c       	mov	r10, r3
    18e8:	03 c0       	rjmp	.+6      	; 0x18f0 <vfprintf+0x2f0>
    18ea:	b8 2c       	mov	r11, r8
    18ec:	01 c0       	rjmp	.+2      	; 0x18f0 <vfprintf+0x2f0>
    18ee:	b9 2c       	mov	r11, r9
    18f0:	a4 fe       	sbrs	r10, 4
    18f2:	0f c0       	rjmp	.+30     	; 0x1912 <vfprintf+0x312>
    18f4:	fe 01       	movw	r30, r28
    18f6:	e8 0d       	add	r30, r8
    18f8:	f1 1d       	adc	r31, r1
    18fa:	80 81       	ld	r24, Z
    18fc:	80 33       	cpi	r24, 0x30	; 48
    18fe:	21 f4       	brne	.+8      	; 0x1908 <vfprintf+0x308>
    1900:	9a 2d       	mov	r25, r10
    1902:	99 7e       	andi	r25, 0xE9	; 233
    1904:	a9 2e       	mov	r10, r25
    1906:	09 c0       	rjmp	.+18     	; 0x191a <vfprintf+0x31a>
    1908:	a2 fe       	sbrs	r10, 2
    190a:	06 c0       	rjmp	.+12     	; 0x1918 <vfprintf+0x318>
    190c:	b3 94       	inc	r11
    190e:	b3 94       	inc	r11
    1910:	04 c0       	rjmp	.+8      	; 0x191a <vfprintf+0x31a>
    1912:	8a 2d       	mov	r24, r10
    1914:	86 78       	andi	r24, 0x86	; 134
    1916:	09 f0       	breq	.+2      	; 0x191a <vfprintf+0x31a>
    1918:	b3 94       	inc	r11
    191a:	a3 fc       	sbrc	r10, 3
    191c:	10 c0       	rjmp	.+32     	; 0x193e <vfprintf+0x33e>
    191e:	a0 fe       	sbrs	r10, 0
    1920:	06 c0       	rjmp	.+12     	; 0x192e <vfprintf+0x32e>
    1922:	b2 14       	cp	r11, r2
    1924:	80 f4       	brcc	.+32     	; 0x1946 <vfprintf+0x346>
    1926:	28 0c       	add	r2, r8
    1928:	92 2c       	mov	r9, r2
    192a:	9b 18       	sub	r9, r11
    192c:	0d c0       	rjmp	.+26     	; 0x1948 <vfprintf+0x348>
    192e:	b2 14       	cp	r11, r2
    1930:	58 f4       	brcc	.+22     	; 0x1948 <vfprintf+0x348>
    1932:	b6 01       	movw	r22, r12
    1934:	80 e2       	ldi	r24, 0x20	; 32
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	76 d0       	rcall	.+236    	; 0x1a26 <fputc>
    193a:	b3 94       	inc	r11
    193c:	f8 cf       	rjmp	.-16     	; 0x192e <vfprintf+0x32e>
    193e:	b2 14       	cp	r11, r2
    1940:	18 f4       	brcc	.+6      	; 0x1948 <vfprintf+0x348>
    1942:	2b 18       	sub	r2, r11
    1944:	02 c0       	rjmp	.+4      	; 0x194a <vfprintf+0x34a>
    1946:	98 2c       	mov	r9, r8
    1948:	21 2c       	mov	r2, r1
    194a:	a4 fe       	sbrs	r10, 4
    194c:	0f c0       	rjmp	.+30     	; 0x196c <vfprintf+0x36c>
    194e:	b6 01       	movw	r22, r12
    1950:	80 e3       	ldi	r24, 0x30	; 48
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	68 d0       	rcall	.+208    	; 0x1a26 <fputc>
    1956:	a2 fe       	sbrs	r10, 2
    1958:	16 c0       	rjmp	.+44     	; 0x1986 <vfprintf+0x386>
    195a:	a1 fc       	sbrc	r10, 1
    195c:	03 c0       	rjmp	.+6      	; 0x1964 <vfprintf+0x364>
    195e:	88 e7       	ldi	r24, 0x78	; 120
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <vfprintf+0x368>
    1964:	88 e5       	ldi	r24, 0x58	; 88
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	b6 01       	movw	r22, r12
    196a:	0c c0       	rjmp	.+24     	; 0x1984 <vfprintf+0x384>
    196c:	8a 2d       	mov	r24, r10
    196e:	86 78       	andi	r24, 0x86	; 134
    1970:	51 f0       	breq	.+20     	; 0x1986 <vfprintf+0x386>
    1972:	a1 fe       	sbrs	r10, 1
    1974:	02 c0       	rjmp	.+4      	; 0x197a <vfprintf+0x37a>
    1976:	8b e2       	ldi	r24, 0x2B	; 43
    1978:	01 c0       	rjmp	.+2      	; 0x197c <vfprintf+0x37c>
    197a:	80 e2       	ldi	r24, 0x20	; 32
    197c:	a7 fc       	sbrc	r10, 7
    197e:	8d e2       	ldi	r24, 0x2D	; 45
    1980:	b6 01       	movw	r22, r12
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	50 d0       	rcall	.+160    	; 0x1a26 <fputc>
    1986:	89 14       	cp	r8, r9
    1988:	30 f4       	brcc	.+12     	; 0x1996 <vfprintf+0x396>
    198a:	b6 01       	movw	r22, r12
    198c:	80 e3       	ldi	r24, 0x30	; 48
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	4a d0       	rcall	.+148    	; 0x1a26 <fputc>
    1992:	9a 94       	dec	r9
    1994:	f8 cf       	rjmp	.-16     	; 0x1986 <vfprintf+0x386>
    1996:	8a 94       	dec	r8
    1998:	f3 01       	movw	r30, r6
    199a:	e8 0d       	add	r30, r8
    199c:	f1 1d       	adc	r31, r1
    199e:	80 81       	ld	r24, Z
    19a0:	b6 01       	movw	r22, r12
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	40 d0       	rcall	.+128    	; 0x1a26 <fputc>
    19a6:	81 10       	cpse	r8, r1
    19a8:	f6 cf       	rjmp	.-20     	; 0x1996 <vfprintf+0x396>
    19aa:	22 20       	and	r2, r2
    19ac:	09 f4       	brne	.+2      	; 0x19b0 <vfprintf+0x3b0>
    19ae:	4e ce       	rjmp	.-868    	; 0x164c <vfprintf+0x4c>
    19b0:	b6 01       	movw	r22, r12
    19b2:	80 e2       	ldi	r24, 0x20	; 32
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	37 d0       	rcall	.+110    	; 0x1a26 <fputc>
    19b8:	2a 94       	dec	r2
    19ba:	f7 cf       	rjmp	.-18     	; 0x19aa <vfprintf+0x3aa>
    19bc:	f6 01       	movw	r30, r12
    19be:	86 81       	ldd	r24, Z+6	; 0x06
    19c0:	97 81       	ldd	r25, Z+7	; 0x07
    19c2:	02 c0       	rjmp	.+4      	; 0x19c8 <vfprintf+0x3c8>
    19c4:	8f ef       	ldi	r24, 0xFF	; 255
    19c6:	9f ef       	ldi	r25, 0xFF	; 255
    19c8:	2b 96       	adiw	r28, 0x0b	; 11
    19ca:	0f b6       	in	r0, 0x3f	; 63
    19cc:	f8 94       	cli
    19ce:	de bf       	out	0x3e, r29	; 62
    19d0:	0f be       	out	0x3f, r0	; 63
    19d2:	cd bf       	out	0x3d, r28	; 61
    19d4:	df 91       	pop	r29
    19d6:	cf 91       	pop	r28
    19d8:	1f 91       	pop	r17
    19da:	0f 91       	pop	r16
    19dc:	ff 90       	pop	r15
    19de:	ef 90       	pop	r14
    19e0:	df 90       	pop	r13
    19e2:	cf 90       	pop	r12
    19e4:	bf 90       	pop	r11
    19e6:	af 90       	pop	r10
    19e8:	9f 90       	pop	r9
    19ea:	8f 90       	pop	r8
    19ec:	7f 90       	pop	r7
    19ee:	6f 90       	pop	r6
    19f0:	5f 90       	pop	r5
    19f2:	4f 90       	pop	r4
    19f4:	3f 90       	pop	r3
    19f6:	2f 90       	pop	r2
    19f8:	08 95       	ret

000019fa <strnlen_P>:
    19fa:	fc 01       	movw	r30, r24
    19fc:	05 90       	lpm	r0, Z+
    19fe:	61 50       	subi	r22, 0x01	; 1
    1a00:	70 40       	sbci	r23, 0x00	; 0
    1a02:	01 10       	cpse	r0, r1
    1a04:	d8 f7       	brcc	.-10     	; 0x19fc <strnlen_P+0x2>
    1a06:	80 95       	com	r24
    1a08:	90 95       	com	r25
    1a0a:	8e 0f       	add	r24, r30
    1a0c:	9f 1f       	adc	r25, r31
    1a0e:	08 95       	ret

00001a10 <strnlen>:
    1a10:	fc 01       	movw	r30, r24
    1a12:	61 50       	subi	r22, 0x01	; 1
    1a14:	70 40       	sbci	r23, 0x00	; 0
    1a16:	01 90       	ld	r0, Z+
    1a18:	01 10       	cpse	r0, r1
    1a1a:	d8 f7       	brcc	.-10     	; 0x1a12 <strnlen+0x2>
    1a1c:	80 95       	com	r24
    1a1e:	90 95       	com	r25
    1a20:	8e 0f       	add	r24, r30
    1a22:	9f 1f       	adc	r25, r31
    1a24:	08 95       	ret

00001a26 <fputc>:
    1a26:	0f 93       	push	r16
    1a28:	1f 93       	push	r17
    1a2a:	cf 93       	push	r28
    1a2c:	df 93       	push	r29
    1a2e:	fb 01       	movw	r30, r22
    1a30:	23 81       	ldd	r18, Z+3	; 0x03
    1a32:	21 fd       	sbrc	r18, 1
    1a34:	03 c0       	rjmp	.+6      	; 0x1a3c <fputc+0x16>
    1a36:	8f ef       	ldi	r24, 0xFF	; 255
    1a38:	9f ef       	ldi	r25, 0xFF	; 255
    1a3a:	2c c0       	rjmp	.+88     	; 0x1a94 <fputc+0x6e>
    1a3c:	22 ff       	sbrs	r18, 2
    1a3e:	16 c0       	rjmp	.+44     	; 0x1a6c <fputc+0x46>
    1a40:	46 81       	ldd	r20, Z+6	; 0x06
    1a42:	57 81       	ldd	r21, Z+7	; 0x07
    1a44:	24 81       	ldd	r18, Z+4	; 0x04
    1a46:	35 81       	ldd	r19, Z+5	; 0x05
    1a48:	42 17       	cp	r20, r18
    1a4a:	53 07       	cpc	r21, r19
    1a4c:	44 f4       	brge	.+16     	; 0x1a5e <fputc+0x38>
    1a4e:	a0 81       	ld	r26, Z
    1a50:	b1 81       	ldd	r27, Z+1	; 0x01
    1a52:	9d 01       	movw	r18, r26
    1a54:	2f 5f       	subi	r18, 0xFF	; 255
    1a56:	3f 4f       	sbci	r19, 0xFF	; 255
    1a58:	31 83       	std	Z+1, r19	; 0x01
    1a5a:	20 83       	st	Z, r18
    1a5c:	8c 93       	st	X, r24
    1a5e:	26 81       	ldd	r18, Z+6	; 0x06
    1a60:	37 81       	ldd	r19, Z+7	; 0x07
    1a62:	2f 5f       	subi	r18, 0xFF	; 255
    1a64:	3f 4f       	sbci	r19, 0xFF	; 255
    1a66:	37 83       	std	Z+7, r19	; 0x07
    1a68:	26 83       	std	Z+6, r18	; 0x06
    1a6a:	14 c0       	rjmp	.+40     	; 0x1a94 <fputc+0x6e>
    1a6c:	8b 01       	movw	r16, r22
    1a6e:	ec 01       	movw	r28, r24
    1a70:	fb 01       	movw	r30, r22
    1a72:	00 84       	ldd	r0, Z+8	; 0x08
    1a74:	f1 85       	ldd	r31, Z+9	; 0x09
    1a76:	e0 2d       	mov	r30, r0
    1a78:	09 95       	icall
    1a7a:	89 2b       	or	r24, r25
    1a7c:	e1 f6       	brne	.-72     	; 0x1a36 <fputc+0x10>
    1a7e:	d8 01       	movw	r26, r16
    1a80:	16 96       	adiw	r26, 0x06	; 6
    1a82:	8d 91       	ld	r24, X+
    1a84:	9c 91       	ld	r25, X
    1a86:	17 97       	sbiw	r26, 0x07	; 7
    1a88:	01 96       	adiw	r24, 0x01	; 1
    1a8a:	17 96       	adiw	r26, 0x07	; 7
    1a8c:	9c 93       	st	X, r25
    1a8e:	8e 93       	st	-X, r24
    1a90:	16 97       	sbiw	r26, 0x06	; 6
    1a92:	ce 01       	movw	r24, r28
    1a94:	df 91       	pop	r29
    1a96:	cf 91       	pop	r28
    1a98:	1f 91       	pop	r17
    1a9a:	0f 91       	pop	r16
    1a9c:	08 95       	ret

00001a9e <__ultoa_invert>:
    1a9e:	fa 01       	movw	r30, r20
    1aa0:	aa 27       	eor	r26, r26
    1aa2:	28 30       	cpi	r18, 0x08	; 8
    1aa4:	51 f1       	breq	.+84     	; 0x1afa <__ultoa_invert+0x5c>
    1aa6:	20 31       	cpi	r18, 0x10	; 16
    1aa8:	81 f1       	breq	.+96     	; 0x1b0a <__ultoa_invert+0x6c>
    1aaa:	e8 94       	clt
    1aac:	6f 93       	push	r22
    1aae:	6e 7f       	andi	r22, 0xFE	; 254
    1ab0:	6e 5f       	subi	r22, 0xFE	; 254
    1ab2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ab6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ab8:	af 4f       	sbci	r26, 0xFF	; 255
    1aba:	b1 e0       	ldi	r27, 0x01	; 1
    1abc:	3e d0       	rcall	.+124    	; 0x1b3a <__ultoa_invert+0x9c>
    1abe:	b4 e0       	ldi	r27, 0x04	; 4
    1ac0:	3c d0       	rcall	.+120    	; 0x1b3a <__ultoa_invert+0x9c>
    1ac2:	67 0f       	add	r22, r23
    1ac4:	78 1f       	adc	r23, r24
    1ac6:	89 1f       	adc	r24, r25
    1ac8:	9a 1f       	adc	r25, r26
    1aca:	a1 1d       	adc	r26, r1
    1acc:	68 0f       	add	r22, r24
    1ace:	79 1f       	adc	r23, r25
    1ad0:	8a 1f       	adc	r24, r26
    1ad2:	91 1d       	adc	r25, r1
    1ad4:	a1 1d       	adc	r26, r1
    1ad6:	6a 0f       	add	r22, r26
    1ad8:	71 1d       	adc	r23, r1
    1ada:	81 1d       	adc	r24, r1
    1adc:	91 1d       	adc	r25, r1
    1ade:	a1 1d       	adc	r26, r1
    1ae0:	20 d0       	rcall	.+64     	; 0x1b22 <__ultoa_invert+0x84>
    1ae2:	09 f4       	brne	.+2      	; 0x1ae6 <__ultoa_invert+0x48>
    1ae4:	68 94       	set
    1ae6:	3f 91       	pop	r19
    1ae8:	2a e0       	ldi	r18, 0x0A	; 10
    1aea:	26 9f       	mul	r18, r22
    1aec:	11 24       	eor	r1, r1
    1aee:	30 19       	sub	r19, r0
    1af0:	30 5d       	subi	r19, 0xD0	; 208
    1af2:	31 93       	st	Z+, r19
    1af4:	de f6       	brtc	.-74     	; 0x1aac <__ultoa_invert+0xe>
    1af6:	cf 01       	movw	r24, r30
    1af8:	08 95       	ret
    1afa:	46 2f       	mov	r20, r22
    1afc:	47 70       	andi	r20, 0x07	; 7
    1afe:	40 5d       	subi	r20, 0xD0	; 208
    1b00:	41 93       	st	Z+, r20
    1b02:	b3 e0       	ldi	r27, 0x03	; 3
    1b04:	0f d0       	rcall	.+30     	; 0x1b24 <__ultoa_invert+0x86>
    1b06:	c9 f7       	brne	.-14     	; 0x1afa <__ultoa_invert+0x5c>
    1b08:	f6 cf       	rjmp	.-20     	; 0x1af6 <__ultoa_invert+0x58>
    1b0a:	46 2f       	mov	r20, r22
    1b0c:	4f 70       	andi	r20, 0x0F	; 15
    1b0e:	40 5d       	subi	r20, 0xD0	; 208
    1b10:	4a 33       	cpi	r20, 0x3A	; 58
    1b12:	18 f0       	brcs	.+6      	; 0x1b1a <__ultoa_invert+0x7c>
    1b14:	49 5d       	subi	r20, 0xD9	; 217
    1b16:	31 fd       	sbrc	r19, 1
    1b18:	40 52       	subi	r20, 0x20	; 32
    1b1a:	41 93       	st	Z+, r20
    1b1c:	02 d0       	rcall	.+4      	; 0x1b22 <__ultoa_invert+0x84>
    1b1e:	a9 f7       	brne	.-22     	; 0x1b0a <__ultoa_invert+0x6c>
    1b20:	ea cf       	rjmp	.-44     	; 0x1af6 <__ultoa_invert+0x58>
    1b22:	b4 e0       	ldi	r27, 0x04	; 4
    1b24:	a6 95       	lsr	r26
    1b26:	97 95       	ror	r25
    1b28:	87 95       	ror	r24
    1b2a:	77 95       	ror	r23
    1b2c:	67 95       	ror	r22
    1b2e:	ba 95       	dec	r27
    1b30:	c9 f7       	brne	.-14     	; 0x1b24 <__ultoa_invert+0x86>
    1b32:	00 97       	sbiw	r24, 0x00	; 0
    1b34:	61 05       	cpc	r22, r1
    1b36:	71 05       	cpc	r23, r1
    1b38:	08 95       	ret
    1b3a:	9b 01       	movw	r18, r22
    1b3c:	ac 01       	movw	r20, r24
    1b3e:	0a 2e       	mov	r0, r26
    1b40:	06 94       	lsr	r0
    1b42:	57 95       	ror	r21
    1b44:	47 95       	ror	r20
    1b46:	37 95       	ror	r19
    1b48:	27 95       	ror	r18
    1b4a:	ba 95       	dec	r27
    1b4c:	c9 f7       	brne	.-14     	; 0x1b40 <__ultoa_invert+0xa2>
    1b4e:	62 0f       	add	r22, r18
    1b50:	73 1f       	adc	r23, r19
    1b52:	84 1f       	adc	r24, r20
    1b54:	95 1f       	adc	r25, r21
    1b56:	a0 1d       	adc	r26, r0
    1b58:	08 95       	ret

00001b5a <eeprom_update_byte>:
    1b5a:	26 2f       	mov	r18, r22

00001b5c <eeprom_update_r18>:
    1b5c:	e1 99       	sbic	0x1c, 1	; 28
    1b5e:	fe cf       	rjmp	.-4      	; 0x1b5c <eeprom_update_r18>
    1b60:	9f bb       	out	0x1f, r25	; 31
    1b62:	8e bb       	out	0x1e, r24	; 30
    1b64:	e0 9a       	sbi	0x1c, 0	; 28
    1b66:	01 97       	sbiw	r24, 0x01	; 1
    1b68:	0d b2       	in	r0, 0x1d	; 29
    1b6a:	02 16       	cp	r0, r18
    1b6c:	31 f0       	breq	.+12     	; 0x1b7a <eeprom_update_r18+0x1e>
    1b6e:	2d bb       	out	0x1d, r18	; 29
    1b70:	0f b6       	in	r0, 0x3f	; 63
    1b72:	f8 94       	cli
    1b74:	e2 9a       	sbi	0x1c, 2	; 28
    1b76:	e1 9a       	sbi	0x1c, 1	; 28
    1b78:	0f be       	out	0x3f, r0	; 63
    1b7a:	08 95       	ret

00001b7c <_exit>:
    1b7c:	f8 94       	cli

00001b7e <__stop_program>:
    1b7e:	ff cf       	rjmp	.-2      	; 0x1b7e <__stop_program>
