<profile>

<section name = "Vitis HLS Report for 'compute_rows_Pipeline_PK_W'" level="0">
<item name = "Date">Wed Oct  1 10:14:53 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">activation_accelerator</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.794 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 26, 0.260 us, 0.260 us, 26, 26, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PK_W">24, 24, 2, 1, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln497_fu_549_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln497_fu_543_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_w">9, 2, 5, 10</column>
<column name="s_out3_blk_n">9, 2, 1, 2</column>
<column name="w_1_fu_108">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="w_1_fu_108">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_rows_Pipeline_PK_W, return value</column>
<column name="s_out3_din">out, 512, ap_fifo, s_out3, pointer</column>
<column name="s_out3_num_data_valid">in, 7, ap_fifo, s_out3, pointer</column>
<column name="s_out3_fifo_cap">in, 7, ap_fifo, s_out3, pointer</column>
<column name="s_out3_full_n">in, 1, ap_fifo, s_out3, pointer</column>
<column name="s_out3_write">out, 1, ap_fifo, s_out3, pointer</column>
<column name="tile2_V_address0">out, 5, ap_memory, tile2_V, array</column>
<column name="tile2_V_ce0">out, 1, ap_memory, tile2_V, array</column>
<column name="tile2_V_q0">in, 16, ap_memory, tile2_V, array</column>
<column name="tile2_V_32_address0">out, 5, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_32_ce0">out, 1, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_32_q0">in, 16, ap_memory, tile2_V_32, array</column>
<column name="tile2_V_33_address0">out, 5, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_33_ce0">out, 1, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_33_q0">in, 16, ap_memory, tile2_V_33, array</column>
<column name="tile2_V_34_address0">out, 5, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_34_ce0">out, 1, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_34_q0">in, 16, ap_memory, tile2_V_34, array</column>
<column name="tile2_V_35_address0">out, 5, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_35_ce0">out, 1, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_35_q0">in, 16, ap_memory, tile2_V_35, array</column>
<column name="tile2_V_36_address0">out, 5, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_36_ce0">out, 1, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_36_q0">in, 16, ap_memory, tile2_V_36, array</column>
<column name="tile2_V_37_address0">out, 5, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_37_ce0">out, 1, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_37_q0">in, 16, ap_memory, tile2_V_37, array</column>
<column name="tile2_V_38_address0">out, 5, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_38_ce0">out, 1, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_38_q0">in, 16, ap_memory, tile2_V_38, array</column>
<column name="tile2_V_39_address0">out, 5, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_39_ce0">out, 1, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_39_q0">in, 16, ap_memory, tile2_V_39, array</column>
<column name="tile2_V_40_address0">out, 5, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_40_ce0">out, 1, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_40_q0">in, 16, ap_memory, tile2_V_40, array</column>
<column name="tile2_V_41_address0">out, 5, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_41_ce0">out, 1, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_41_q0">in, 16, ap_memory, tile2_V_41, array</column>
<column name="tile2_V_42_address0">out, 5, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_42_ce0">out, 1, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_42_q0">in, 16, ap_memory, tile2_V_42, array</column>
<column name="tile2_V_43_address0">out, 5, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_43_ce0">out, 1, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_43_q0">in, 16, ap_memory, tile2_V_43, array</column>
<column name="tile2_V_44_address0">out, 5, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_44_ce0">out, 1, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_44_q0">in, 16, ap_memory, tile2_V_44, array</column>
<column name="tile2_V_45_address0">out, 5, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_45_ce0">out, 1, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_45_q0">in, 16, ap_memory, tile2_V_45, array</column>
<column name="tile2_V_46_address0">out, 5, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_46_ce0">out, 1, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_46_q0">in, 16, ap_memory, tile2_V_46, array</column>
<column name="tile2_V_47_address0">out, 5, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_47_ce0">out, 1, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_47_q0">in, 16, ap_memory, tile2_V_47, array</column>
<column name="tile2_V_48_address0">out, 5, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_48_ce0">out, 1, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_48_q0">in, 16, ap_memory, tile2_V_48, array</column>
<column name="tile2_V_49_address0">out, 5, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_49_ce0">out, 1, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_49_q0">in, 16, ap_memory, tile2_V_49, array</column>
<column name="tile2_V_50_address0">out, 5, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_50_ce0">out, 1, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_50_q0">in, 16, ap_memory, tile2_V_50, array</column>
<column name="tile2_V_51_address0">out, 5, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_51_ce0">out, 1, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_51_q0">in, 16, ap_memory, tile2_V_51, array</column>
<column name="tile2_V_52_address0">out, 5, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_52_ce0">out, 1, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_52_q0">in, 16, ap_memory, tile2_V_52, array</column>
<column name="tile2_V_53_address0">out, 5, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_53_ce0">out, 1, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_53_q0">in, 16, ap_memory, tile2_V_53, array</column>
<column name="tile2_V_54_address0">out, 5, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_54_ce0">out, 1, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_54_q0">in, 16, ap_memory, tile2_V_54, array</column>
<column name="tile2_V_55_address0">out, 5, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_55_ce0">out, 1, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_55_q0">in, 16, ap_memory, tile2_V_55, array</column>
<column name="tile2_V_56_address0">out, 5, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_56_ce0">out, 1, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_56_q0">in, 16, ap_memory, tile2_V_56, array</column>
<column name="tile2_V_57_address0">out, 5, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_57_ce0">out, 1, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_57_q0">in, 16, ap_memory, tile2_V_57, array</column>
<column name="tile2_V_58_address0">out, 5, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_58_ce0">out, 1, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_58_q0">in, 16, ap_memory, tile2_V_58, array</column>
<column name="tile2_V_59_address0">out, 5, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_59_ce0">out, 1, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_59_q0">in, 16, ap_memory, tile2_V_59, array</column>
<column name="tile2_V_60_address0">out, 5, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_60_ce0">out, 1, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_60_q0">in, 16, ap_memory, tile2_V_60, array</column>
<column name="tile2_V_61_address0">out, 5, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_61_ce0">out, 1, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_61_q0">in, 16, ap_memory, tile2_V_61, array</column>
<column name="tile2_V_62_address0">out, 5, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_62_ce0">out, 1, ap_memory, tile2_V_62, array</column>
<column name="tile2_V_62_q0">in, 16, ap_memory, tile2_V_62, array</column>
</table>
</item>
</section>
</profile>
