$date
	Thu Oct 13 17:33:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demo0_tb $end
$var wire 2 ! out [1:0] $end
$var reg 2 " in [1:0] $end
$scope module m0 $end
$var wire 2 # in [1:0] $end
$var wire 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b10 #
b10 "
b1 !
$end
#10000
b10 !
b10 $
b1 "
b1 #
#20000
b0 !
b0 $
b0 "
b0 #
