Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Aug  1 23:34:46 2025
| Host         : acclnode02 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file ulp_inst_0_stencil_SLR0_1_0_utilization_synth.rpt -pb ulp_inst_0_stencil_SLR0_1_0_utilization_synth.pb
| Design       : ulp_inst_0_stencil_SLR0_1_0
| Device       : xcvc1902-vsvd1760-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 57577 |     0 |          0 |   1799680 |  3.20 |
|   Register as Flip Flop    | 57577 |     0 |          0 |   1799680 |  3.20 |
|   Register as Latch        |     0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs*                  | 16500 |     0 |          0 |    899840 |  1.83 |
|   LUT as Logic             | 11246 |     0 |          0 |    899840 |  1.25 |
|   LUT as Memory            |  5254 |     0 |          0 |    449920 |  1.17 |
|     LUT as Distributed RAM |     0 |     0 |            |           |       |
|     LUT as Shift Register  |  5254 |     0 |            |           |       |
|       Variable Length      |     0 |     0 |            |           |       |
|       Fixed Length         |     0 |     0 |            |           |       |
| LOOKAHEAD8                 |   294 |     0 |          0 |    112480 |  0.26 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 30.5 |     0 |          0 |       967 |  3.15 |
|   RAMB36E5               |   29 |     0 |          0 |       967 |  3.00 |
|   RAMB18E5*              |    3 |     0 |          0 |      1934 |  0.16 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |   48 |     0 |          0 |       463 | 10.37 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |  584 |     0 |          0 |      1968 | 29.67 |
|   DSP58            |    8 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |  576 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    0 |     0 |          0 |       648 |  0.00 |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+-----------------------+------+-------+------------+-----------+-------+
|       Site Type       | Used | Fixed | Prohibited | Available | Util% |
+-----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs  |    0 |     0 |          0 |       980 |  0.00 |
|   BUFG_GT/MBUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE      |    0 |     0 |          0 |       296 |  0.00 |
|   BUFGCTRL/MBUFGCTRL* |    0 |     0 |          0 |        80 |  0.00 |
|   BUFGCE_DIV          |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_FABRIC         |    0 |     0 |          0 |       384 |  0.00 |
|   BUFG_PS             |    0 |     0 |          0 |        12 |  0.00 |
|   MBUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   MBUFG_PS            |    0 |     0 |          0 |        12 |  0.00 |
| BUFDIV_LEAF           |    0 |     0 |          0 |     16800 |  0.00 |
| DPLL                  |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                  |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                  |    0 |     0 |          0 |        12 |  0.00 |
+-----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| CPM_EXT            |    0 |     0 |          0 |         1 |  0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |  0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |  0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |         6 |  0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |  0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |  0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |  0.00 |
| PS9                |    0 |     0 |          0 |         1 |  0.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 57210 |            Register |
| LUT3         |  5636 |                 CLB |
| LUT4         |  4806 |                 CLB |
| SRL16E       |  3560 |                 CLB |
| LUT6         |  2314 |                 CLB |
| LUTCY2       |  1975 |                 CLB |
| LUTCY1       |  1975 |                 CLB |
| SRLC32E      |  1694 |                 CLB |
| LUT5         |  1132 |                 CLB |
| DSPFP32      |   576 |          Arithmetic |
| LUT2         |   391 |                 CLB |
| FDSE         |   367 |            Register |
| LOOKAHEAD8   |   294 |                 CLB |
| LUT1         |   145 |                 CLB |
| URAM288E5    |    48 |            BLOCKRAM |
| RAMB36E5_INT |    29 |            BLOCKRAM |
| DSP58        |     8 |          Arithmetic |
| RAMB18E5_INT |     3 |            BLOCKRAM |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


