Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot testbench_week1_func_synth xil_defaultlib.testbench_week1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mar' is not declared under prefix 'cpu' [C:/Users/Warre/lab5_simplecomputer/lab5_simplecomputer.srcs/sim_1/new/week1_tb.sv:41]
ERROR: [VRFC 10-2991] 'mdr' is not declared under prefix 'cpu' [C:/Users/Warre/lab5_simplecomputer/lab5_simplecomputer.srcs/sim_1/new/week1_tb.sv:42]
ERROR: [VRFC 10-2991] 'ir' is not declared under prefix 'cpu' [C:/Users/Warre/lab5_simplecomputer/lab5_simplecomputer.srcs/sim_1/new/week1_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
