INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:28:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 buffer61/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer29/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.862ns (18.159%)  route 3.885ns (81.841%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1151, unset)         0.508     0.508    buffer61/clk
                         FDSE                                         r  buffer61/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer61/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer61_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=28, unplaced)        0.656     2.309    init0/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     2.352 f  init0/control/transmitValue_i_3__49/O
                         net (fo=18, unplaced)        0.279     2.631    buffer61/control/init0_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     2.674 f  buffer61/control/transmitValue_i_3__55/O
                         net (fo=2, unplaced)         0.255     2.929    buffer30/control/transmitValue_reg_9
                         LUT6 (Prop_lut6_I1_O)        0.043     2.972 r  buffer30/control/transmitValue_i_2__27/O
                         net (fo=2, unplaced)         0.716     3.688    buffer30/control/transmitValue_reg_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.731 r  buffer30/control/transmitValue_i_7__1/O
                         net (fo=2, unplaced)         0.255     3.986    fork37/control/generateBlocks[9].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     4.029 r  fork37/control/generateBlocks[9].regblock/transmitValue_i_4__4/O
                         net (fo=12, unplaced)        0.292     4.321    fork37/control/generateBlocks[9].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.364 f  fork37/control/generateBlocks[9].regblock/transmitValue_i_4__27/O
                         net (fo=5, unplaced)         0.272     4.636    buffer30/control/outs_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.679 f  buffer30/control/fullReg_i_2__7/O
                         net (fo=2, unplaced)         0.255     4.934    buffer30/control/buffer29_outs_ready
                         LUT3 (Prop_lut3_I0_O)        0.043     4.977 r  buffer30/control/dataReg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     5.255    buffer29/E[0]
                         FDRE                                         r  buffer29/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1151, unset)         0.483     4.683    buffer29/clk
                         FDRE                                         r  buffer29/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer29/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 -0.800    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.031 ; gain = 32.000 ; free physical = 36897 ; free virtual = 213486
