{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 01 06:11:32 2013 " "Info: Processing started: Fri Feb 01 06:11:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Info: Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 decoder5to32:write_decoder " "Info: Elaborating entity \"decoder5to32\" for hierarchy \"decoder5to32:write_decoder\"" {  } { { "regfile.vhd" "write_decoder" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder5to32:write_decoder\|decoder2to4:Dec_left " "Info: Elaborating entity \"decoder2to4\" for hierarchy \"decoder5to32:write_decoder\|decoder2to4:Dec_left\"" {  } { { "decoder5to32.vhd" "Dec_left" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3To8 decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri " "Info: Elaborating entity \"decoder3To8\" for hierarchy \"decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri\"" {  } { { "decoder5to32.vhd" "\\G1:0:Dec_ri" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:\\IFF:0:regcomp " "Info: Elaborating entity \"reg\" for hierarchy \"reg:\\IFF:0:regcomp\"" {  } { { "regfile.vhd" "\\IFF:0:regcomp" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop reg:\\IFF:0:regcomp\|dflipflop:\\IFF:0:dffcomp " "Info: Elaborating entity \"dflipflop\" for hierarchy \"reg:\\IFF:0:regcomp\|dflipflop:\\IFF:0:dffcomp\"" {  } { { "reg.vhd" "\\IFF:0:dffcomp" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset dflipflop.vhd(19) " "Warning (10492): VHDL Process Statement warning at dflipflop.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:\\IFF:0:dataReadA " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:\\IFF:0:dataReadA\"" {  } { { "regfile.vhd" "\\IFF:0:dataReadA" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input tristate.vhd(15) " "Warning (10492): VHDL Process Statement warning at tristate.vhd(15): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 01 06:11:34 2013 " "Info: Processing ended: Fri Feb 01 06:11:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
