# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build/align --top-module align --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -L/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs -I/home/blackbox/Documents/work/riscv/pipelined/rtl /home/blackbox/Documents/work/riscv/pipelined/rtl/adder.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/allign.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/aludec.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/alu.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/controller.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/datapath.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/dmem.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/extend.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopenrc.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopenr.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/floprc.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopr.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/hazardunit.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/imem.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/ls2.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/maindec.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/mux2.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/mux3.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/pipelinedprocessor.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/regfilep.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/top.sv /home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       143   256948  1769525743   736759574  1769525743   736759574 "/home/blackbox/Documents/work/riscv/pipelined/rtl/adder.sv"
S      1319   282784  1770138987   301230528  1770138987   301230528 "/home/blackbox/Documents/work/riscv/pipelined/rtl/allign.sv"
S      1412   253748  1770128192   991369564  1770128192   991369564 "/home/blackbox/Documents/work/riscv/pipelined/rtl/alu.sv"
S      1236   276919  1770128808   172562365  1770128808   172562365 "/home/blackbox/Documents/work/riscv/pipelined/rtl/aludec.sv"
S      2176   289438  1770131100   925390689  1770131100   925390689 "/home/blackbox/Documents/work/riscv/pipelined/rtl/controller.sv"
S      4625   290283  1770127386   995515460  1770127386   995515460 "/home/blackbox/Documents/work/riscv/pipelined/rtl/datapath.sv"
S       364   277848  1770041869   294909951  1770041869   294909951 "/home/blackbox/Documents/work/riscv/pipelined/rtl/dmem.sv"
S       643   256933  1769767099   860472375  1769767099   860472375 "/home/blackbox/Documents/work/riscv/pipelined/rtl/extend.sv"
S       326   246548  1769440835   145747036  1769440835   145747036 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopenr.sv"
S       362   246613  1769441163   197074290  1769441163   197074290 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopenrc.sv"
S       297   246345  1769439885   793636842  1769439885   793636842 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopr.sv"
S       368   246411  1769440311    48443350  1769440311    48443350 "/home/blackbox/Documents/work/riscv/pipelined/rtl/floprc.sv"
S      1167   290491  1769857950    48536270  1769857950    48536270 "/home/blackbox/Documents/work/riscv/pipelined/rtl/hazardunit.sv"
S       235   278491  1770037036   628633797  1770037036   628633797 "/home/blackbox/Documents/work/riscv/pipelined/rtl/imem.sv"
S       221   256924  1769525664   427688691  1769525664   427688691 "/home/blackbox/Documents/work/riscv/pipelined/rtl/ls2.sv"
S       851   278703  1770036421   509554747  1770036421   509554747 "/home/blackbox/Documents/work/riscv/pipelined/rtl/maindec.sv"
S       166   256094  1769522807   390101440  1769522807   390101440 "/home/blackbox/Documents/work/riscv/pipelined/rtl/mux2.sv"
S       246   256117  1769523354   596000950  1769523354   596000950 "/home/blackbox/Documents/work/riscv/pipelined/rtl/mux3.sv"
S      2170   300092  1770127548   332689886  1770127548   332689886 "/home/blackbox/Documents/work/riscv/pipelined/rtl/pipelinedprocessor.sv"
S       841   256843  1770038019   218750560  1770038019   218750560 "/home/blackbox/Documents/work/riscv/pipelined/rtl/regfilep.sv"
S       691   301405  1770043400   799771363  1770043400   799771363 "/home/blackbox/Documents/work/riscv/pipelined/rtl/top.sv"
S  10495144   697396  1768412700   430295343  1753401600           0 "/usr/bin/verilator_bin"
S      6525   697468  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std.sv"
S      2787   697469  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std_waiver.vlt"
T      5060   333428  1770141893   601675371  1770141893   601675371 "sim_build/align/Vtop.cpp"
T      3604   333427  1770141893   601617987  1770141893   601617987 "sim_build/align/Vtop.h"
T      2322   333440  1770141893   602252984  1770141893   602252984 "sim_build/align/Vtop.mk"
T       669   333426  1770141893   601579510  1770141893   601579510 "sim_build/align/Vtop__Dpi.cpp"
T       520   333425  1770141893   601564583  1770141893   601564583 "sim_build/align/Vtop__Dpi.h"
T      2372   333423  1770141893   601502411  1770141893   601502411 "sim_build/align/Vtop__Syms.cpp"
T      1290   333424  1770141893   601548032  1770141893   601548032 "sim_build/align/Vtop__Syms.h"
T       290   333437  1770141893   602141124  1770141893   602141124 "sim_build/align/Vtop__TraceDecls__0__Slow.cpp"
T      2093   333438  1770141893   602188669  1770141893   602188669 "sim_build/align/Vtop__Trace__0.cpp"
T      5598   333436  1770141893   602141124  1770141893   602141124 "sim_build/align/Vtop__Trace__0__Slow.cpp"
T      1261   333430  1770141893   601730469  1770141893   601730469 "sim_build/align/Vtop___024root.h"
T      1369   333434  1770141893   601923652  1770141893   601923652 "sim_build/align/Vtop___024root__DepSet_h84412442__0.cpp"
T       845   333432  1770141893   601806986  1770141893   601806986 "sim_build/align/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     11117   333435  1770141893   602032123  1770141893   602032123 "sim_build/align/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6035   333433  1770141893   601883328  1770141893   601883328 "sim_build/align/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       725   333431  1770141893   601759415  1770141893   601759415 "sim_build/align/Vtop___024root__Slow.cpp"
T       773   333429  1770141893   601697141  1770141893   601697141 "sim_build/align/Vtop__pch.h"
T      2129   333441  1770141893   602252984  1770141893   602252984 "sim_build/align/Vtop__ver.d"
T         0        0  1770141893   602252984  1770141893   602252984 "sim_build/align/Vtop__verFiles.dat"
T      1860   333439  1770141893   602211366  1770141893   602211366 "sim_build/align/Vtop_classes.mk"
