{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623207354117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623207354132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:55:53 2021 " "Processing started: Wed Jun 09 14:55:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623207354132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207354132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207354132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623207355186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623207355186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207362998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207362998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behaviour " "Found design unit 1: program_counter-behaviour" {  } { { "program_counter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363009 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/instruction_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363056 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/instruction_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/registers.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363088 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/registers.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile_mux-beh " "Found design unit 1: registerfile_mux-beh" {  } { { "registerfile_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/registerfile_mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363104 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile_mux " "Found entity 1: registerfile_mux" {  } { { "registerfile_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/registerfile_mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behaviour " "Found design unit 1: register_file-behaviour" {  } { { "register_file.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363119 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "alu.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/alu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363135 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mux-beh " "Found design unit 1: mem_mux-beh" {  } { { "mem_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/mem_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363166 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mux " "Found entity 1: mem_mux" {  } { { "mem_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/mem_mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_mem-SYN " "Found design unit 1: program_mem-SYN" {  } { { "program_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363182 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_mem " "Found entity 1: program_mem" {  } { { "program_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363197 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_mux_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mux_data-behaviour " "Found design unit 1: mem_mux_data-behaviour" {  } { { "mem_mux_data.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/mem_mux_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363216 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mux_data " "Found entity 1: mem_mux_data" {  } { { "mem_mux_data.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/mem_mux_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_1-behaviour " "Found design unit 1: pipeline_reg_1-behaviour" {  } { { "pipeline_reg_1.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363234 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_1 " "Found entity 1: pipeline_reg_1" {  } { { "pipeline_reg_1.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_2-behaviour " "Found design unit 1: pipeline_reg_2-behaviour" {  } { { "pipeline_reg_2.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363237 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_2 " "Found entity 1: pipeline_reg_2" {  } { { "pipeline_reg_2.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_3-behaviour " "Found design unit 1: pipeline_reg_3-behaviour" {  } { { "pipeline_reg_3.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363252 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_3 " "Found entity 1: pipeline_reg_3" {  } { { "pipeline_reg_3.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/pipeline_reg_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop-behaviour " "Found design unit 1: recop-behaviour" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363283 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363315 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_mem_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_mem_32-SYN " "Found design unit 1: program_mem_32-SYN" {  } { { "program_mem_32.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363330 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_mem_32 " "Found entity 1: program_mem_32" {  } { { "program_mem_32.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_mem_32_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_mem_32_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_mem_32_ram-SYN " "Found design unit 1: program_mem_32_ram-SYN" {  } { { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363346 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_mem_32_ram " "Found entity 1: program_mem_32_ram" {  } { { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207363346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207363346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "recop " "Elaborating entity \"recop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623207363975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7_1 recop.vhd(251) " "Verilog HDL or VHDL warning at recop.vhd(251): object \"r7_1\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r8_1 recop.vhd(252) " "Verilog HDL or VHDL warning at recop.vhd(252): object \"r8_1\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r10_1 recop.vhd(253) " "Verilog HDL or VHDL warning at recop.vhd(253): object \"r10_1\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dm_wren recop.vhd(272) " "VHDL Signal Declaration warning at recop.vhd(272): used explicit default value for signal \"dm_wren\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 272 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rz_max recop.vhd(273) " "VHDL Signal Declaration warning at recop.vhd(273): used explicit default value for signal \"rz_max\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 273 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "regs_reset recop.vhd(275) " "VHDL Signal Declaration warning at recop.vhd(275): used explicit default value for signal \"regs_reset\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 275 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dpcr recop.vhd(280) " "Verilog HDL or VHDL warning at recop.vhd(280): object \"dpcr\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "er_wr recop.vhd(284) " "VHDL Signal Declaration warning at recop.vhd(284): used explicit default value for signal \"er_wr\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 284 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "er_clr recop.vhd(285) " "VHDL Signal Declaration warning at recop.vhd(285): used explicit default value for signal \"er_clr\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 285 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eot recop.vhd(286) " "Verilog HDL or VHDL warning at recop.vhd(286): object \"eot\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "eot_wr recop.vhd(287) " "VHDL Signal Declaration warning at recop.vhd(287): used explicit default value for signal \"eot_wr\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 287 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "eot_clr recop.vhd(288) " "VHDL Signal Declaration warning at recop.vhd(288): used explicit default value for signal \"eot_clr\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 288 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "svop recop.vhd(290) " "Verilog HDL or VHDL warning at recop.vhd(290): object \"svop\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "svop_wr recop.vhd(291) " "VHDL Signal Declaration warning at recop.vhd(291): used implicit default value for signal \"svop_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sip_r recop.vhd(292) " "Verilog HDL or VHDL warning at recop.vhd(292): object \"sip_r\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sip recop.vhd(293) " "VHDL Signal Declaration warning at recop.vhd(293): used explicit default value for signal \"sip\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 293 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop recop.vhd(294) " "Verilog HDL or VHDL warning at recop.vhd(294): object \"sop\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sop_wr recop.vhd(295) " "VHDL Signal Declaration warning at recop.vhd(295): used implicit default value for signal \"sop_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 295 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "irq_wr recop.vhd(297) " "VHDL Signal Declaration warning at recop.vhd(297): used implicit default value for signal \"irq_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 297 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "irq_clr recop.vhd(298) " "VHDL Signal Declaration warning at recop.vhd(298): used implicit default value for signal \"irq_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "result_wen recop.vhd(299) " "VHDL Signal Declaration warning at recop.vhd(299): used implicit default value for signal \"result_wen\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 299 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "result recop.vhd(300) " "VHDL Signal Declaration warning at recop.vhd(300): used implicit default value for signal \"result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 300 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_flag recop.vhd(302) " "Verilog HDL or VHDL warning at recop.vhd(302): object \"z_flag\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ctrl_z_flag recop.vhd(303) " "VHDL Signal Declaration warning at recop.vhd(303): used explicit default value for signal \"ctrl_z_flag\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 303 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alu_reset recop.vhd(304) " "VHDL Signal Declaration warning at recop.vhd(304): used explicit default value for signal \"alu_reset\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 304 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alu_carry recop.vhd(308) " "VHDL Signal Declaration warning at recop.vhd(308): used explicit default value for signal \"alu_carry\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 308 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dprr_concat recop.vhd(317) " "VHDL Signal Declaration warning at recop.vhd(317): used explicit default value for signal \"dprr_concat\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 317 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prg_mem_wren recop.vhd(319) " "VHDL Signal Declaration warning at recop.vhd(319): used explicit default value for signal \"prg_mem_wren\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 319 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prg_mem_data recop.vhd(320) " "VHDL Signal Declaration warning at recop.vhd(320): used explicit default value for signal \"prg_mem_data\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 320 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207363990 "|recop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "recop.vhd" "pc" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_mem_32_ram program_mem_32_ram:pm " "Elaborating entity \"program_mem_32_ram\" for hierarchy \"program_mem_32_ram:pm\"" {  } { { "recop.vhd" "pm" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_mem_32_ram:pm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\"" {  } { { "program_mem_32_ram.vhd" "altsyncram_component" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_mem_32_ram:pm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\"" {  } { { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_mem_32_ram:pm\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_mem_32_ram.mif " "Parameter \"init_file\" = \"program_mem_32_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207364268 ""}  } { { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623207364268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq24 " "Found entity 1: altsyncram_qq24" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207364414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207364414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qq24 program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated " "Elaborating entity \"altsyncram_qq24\" for hierarchy \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207364507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207364507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_qq24.tdf" "decode3" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207364585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207364585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_qq24.tdf" "rden_decode" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207364679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207364679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_qq24.tdf" "mux2" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207364695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:ir " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:ir\"" {  } { { "recop.vhd" "ir" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_1 pipeline_reg_1:pr1 " "Elaborating entity \"pipeline_reg_1\" for hierarchy \"pipeline_reg_1:pr1\"" {  } { { "recop.vhd" "pr1" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "recop.vhd" "cu" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365387 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pr1_ctrl_1 control_unit.vhd(44) " "VHDL Signal Declaration warning at control_unit.vhd(44): used explicit default value for signal \"pr1_ctrl_1\" because signal was never assigned a value" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pr2_ctrl_1 control_unit.vhd(46) " "VHDL Signal Declaration warning at control_unit.vhd(46): used explicit default value for signal \"pr2_ctrl_1\" because signal was never assigned a value" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_addr_sel_1 control_unit.vhd(52) " "VHDL Signal Declaration warning at control_unit.vhd(52): used explicit default value for signal \"mem_addr_sel_1\" because signal was never assigned a value" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_mux_data_sel_1 control_unit.vhd(53) " "VHDL Signal Declaration warning at control_unit.vhd(53): used explicit default value for signal \"mem_mux_data_sel_1\" because signal was never assigned a value" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"pc_sel_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_input_sel_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"rf_input_sel_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_operation_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"alu_operation_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op1_sel_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"alu_op1_sel_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op2_sel_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"alu_op2_sel_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dpcr_wr_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"dpcr_wr_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_en_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"wr_en_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dpcr_lsb_sel_1 control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): inferring latch(es) for signal or variable \"dpcr_lsb_sel_1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en_1 control_unit.vhd(133) " "VHDL Process Statement warning at control_unit.vhd(133): signal \"wr_en_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_sel_1 control_unit.vhd(135) " "VHDL Process Statement warning at control_unit.vhd(135): signal \"pc_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr1_ctrl_1 control_unit.vhd(136) " "VHDL Process Statement warning at control_unit.vhd(136): signal \"pr1_ctrl_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_input_sel_1 control_unit.vhd(137) " "VHDL Process Statement warning at control_unit.vhd(137): signal \"rf_input_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr2_ctrl_1 control_unit.vhd(138) " "VHDL Process Statement warning at control_unit.vhd(138): signal \"pr2_ctrl_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operation_1 control_unit.vhd(139) " "VHDL Process Statement warning at control_unit.vhd(139): signal \"alu_operation_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_op1_sel_1 control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): signal \"alu_op1_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_op2_sel_1 control_unit.vhd(141) " "VHDL Process Statement warning at control_unit.vhd(141): signal \"alu_op2_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dpcr_wr_1 control_unit.vhd(142) " "VHDL Process Statement warning at control_unit.vhd(142): signal \"dpcr_wr_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dpcr_lsb_sel_1 control_unit.vhd(143) " "VHDL Process Statement warning at control_unit.vhd(143): signal \"dpcr_lsb_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr_sel_1 control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): signal \"mem_addr_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_mux_data_sel_1 control_unit.vhd(145) " "VHDL Process Statement warning at control_unit.vhd(145): signal \"mem_mux_data_sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_lsb_sel_1 control_unit.vhd(59) " "Inferred latch for \"dpcr_lsb_sel_1\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_1 control_unit.vhd(59) " "Inferred latch for \"wr_en_1\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dpcr_wr_1 control_unit.vhd(59) " "Inferred latch for \"dpcr_wr_1\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op2_sel_1 control_unit.vhd(59) " "Inferred latch for \"alu_op2_sel_1\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op1_sel_1\[0\] control_unit.vhd(59) " "Inferred latch for \"alu_op1_sel_1\[0\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op1_sel_1\[1\] control_unit.vhd(59) " "Inferred latch for \"alu_op1_sel_1\[1\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation_1\[0\] control_unit.vhd(59) " "Inferred latch for \"alu_operation_1\[0\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation_1\[1\] control_unit.vhd(59) " "Inferred latch for \"alu_operation_1\[1\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation_1\[2\] control_unit.vhd(59) " "Inferred latch for \"alu_operation_1\[2\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel_1\[0\] control_unit.vhd(59) " "Inferred latch for \"rf_input_sel_1\[0\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel_1\[1\] control_unit.vhd(59) " "Inferred latch for \"rf_input_sel_1\[1\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_input_sel_1\[2\] control_unit.vhd(59) " "Inferred latch for \"rf_input_sel_1\[2\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_1\[0\] control_unit.vhd(59) " "Inferred latch for \"pc_sel_1\[0\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_1\[1\] control_unit.vhd(59) " "Inferred latch for \"pc_sel_1\[1\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365403 "|recop|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile_mux registerfile_mux:rf_mux " "Elaborating entity \"registerfile_mux\" for hierarchy \"registerfile_mux:rf_mux\"" {  } { { "recop.vhd" "rf_mux" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dprr_res registerfile_mux.vhd(41) " "VHDL Process Statement warning at registerfile_mux.vhd(41): signal \"dprr_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerfile_mux.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/registerfile_mux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365434 "|recop|registerfile_mux:rf_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "recop.vhd" "rf" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:regs " "Elaborating entity \"registers\" for hierarchy \"registers:regs\"" {  } { { "recop.vhd" "regs" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_2 pipeline_reg_2:pr2 " "Elaborating entity \"pipeline_reg_2\" for hierarchy \"pipeline_reg_2:pr2\"" {  } { { "recop.vhd" "pr2" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "recop.vhd" "alu_1" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alu.vhd(86) " "VHDL Process Statement warning at alu.vhd(86): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623207365528 "|recop|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mux mem_mux:mem_mux_1 " "Elaborating entity \"mem_mux\" for hierarchy \"mem_mux:mem_mux_1\"" {  } { { "recop.vhd" "mem_mux_1" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mux_data mem_mux_data:mem_mux_data_1 " "Elaborating entity \"mem_mux_data\" for hierarchy \"mem_mux_data:mem_mux_data_1\"" {  } { { "recop.vhd" "mem_mux_data_1" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dm " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dm\"" {  } { { "recop.vhd" "dm" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:dm\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:dm\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623207365684 ""}  } { { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623207365684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lv3 " "Found entity 1: altsyncram_5lv3" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207365809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lv3 data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated " "Elaborating entity \"altsyncram_5lv3\" for hierarchy \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623207365921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207365921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_5lv3.tdf" "mux2" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207365921 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a0 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a1 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a2 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a3 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a4 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a5 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a6 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a7 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a8 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a9 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a10 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a11 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a12 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a13 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a14 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a15 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a16 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a17 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a18 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a19 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a20 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a21 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a22 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a23 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a24 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a25 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a26 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a27 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a28 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a29 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a30 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a31 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a32 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a33 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a34 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a35 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a36 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a37 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a38 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a39 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a40 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a41 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a42 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a43 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a44 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a45 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a46 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a47 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a48 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a49 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a50 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a51 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a52 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a53 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a54 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a55 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a56 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a57 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a58 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a59 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a60 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a61 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a62 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a63 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a64 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a65 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a66 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a67 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a68 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a69 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a70 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a71 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a72 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a73 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a74 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a75 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a76 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a77 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a78 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a79 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a80 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a81 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a82 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a83 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a84 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a85 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a86 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a87 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a88 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a89 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a90 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a91 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a92 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a93 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a94 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a95 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a96 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a97 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a98 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a99 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a100 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a101 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a102 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a103 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a104 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a105 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a106 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a107 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a108 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a109 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a110 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a111 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a112 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a113 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a114 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a115 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a116 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a117 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a118 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a119 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a120 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a121 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a122 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a123 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a124 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a125 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a126 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a127 " "Synthesized away node \"data_mem:dm\|altsyncram:altsyncram_component\|altsyncram_5lv3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_5lv3.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_5lv3.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/data_mem.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366595 "|recop|data_mem:dm|altsyncram:altsyncram_component|altsyncram_5lv3:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623207366595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623207366595 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a0 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a1 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a2 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a3 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a4 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a5 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a6 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a7 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a8 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a9 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a10 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a11 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a12 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a13 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a14 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a15 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a16 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a17 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a18 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a19 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a20 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a21 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a22 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a23 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a24 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a25 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a26 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a27 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a28 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a29 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a30 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a31 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a32 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a33 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a34 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a35 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a36 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a37 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a38 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a39 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a40 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a41 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a42 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a43 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a44 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a45 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a46 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a47 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a48 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a49 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a50 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a51 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a52 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a53 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a54 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a55 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a56 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a57 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a58 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a59 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a60 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a61 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a62 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a63 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a64 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a65 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a66 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a67 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a68 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a69 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a70 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a71 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a72 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a73 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a74 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a75 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a76 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a77 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a78 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a79 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a80 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a81 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a82 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a83 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a84 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a85 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a86 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a87 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a88 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a89 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a90 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a91 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a92 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a93 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a94 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a95 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a96 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a97 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a98 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a99 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a100 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a101 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a102 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a103 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a104 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a105 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a106 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a107 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a108 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a109 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a110 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a111 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a112 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a113 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a114 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a115 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a116 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a117 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a118 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 2997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a119 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a120 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a121 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a122 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a123 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a124 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a125 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a126 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a127 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a128 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a129 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a130 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a131 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a132 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a133 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a134 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a135 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a136 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a137 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a138 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a139 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a140 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a141 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a142 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a143 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a144 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a145 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a146 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a147 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a148 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a149 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a150 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a151 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a152 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a153 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a154 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a155 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a156 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a157 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a158 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 3997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a159 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a160 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a161 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a162 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a163 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a164 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a165 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a166 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a167 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a168 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a169 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a170 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a171 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a172 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a173 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a174 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a175 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a176 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a177 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a178 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a179 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a180 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a181 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a182 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a183 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a184 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a185 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a186 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a187 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a188 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a189 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a190 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a191 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a192 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a193 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a194 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a195 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a196 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a197 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a198 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a199 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a200 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a201 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a202 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a203 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a204 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a205 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a206 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a207 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a208 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a209 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a210 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a211 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a212 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a213 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a214 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a215 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a216 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a217 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a218 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a219 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a220 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a221 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a222 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a223 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a224 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a225 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a226 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a227 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a228 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a229 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a230 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a231 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a232 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a233 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a234 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a235 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a236 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a237 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a238 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 5997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a239 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a240 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a241 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a242 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a243 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a244 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a245 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a246 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a247 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a248 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a249 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a250 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a251 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a252 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a253 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a254 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a255 " "Synthesized away node \"program_mem_32_ram:pm\|altsyncram:altsyncram_component\|altsyncram_qq24:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_qq24.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/db/altsyncram_qq24.tdf" 6422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_mem_32_ram.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/program_mem_32_ram.vhd" 61 0 0 } } { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207366631 "|recop|program_mem_32_ram:pm|altsyncram:altsyncram_component|altsyncram_qq24:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623207366631 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623207366631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "403 " "403 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623207367505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623207368604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623207368604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "recop.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/main_recop/git_recop/ReCop-VHDL/recop.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623207369063 "|recop|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623207369063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623207369065 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623207369065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623207369065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 446 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 446 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623207369247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 14:56:09 2021 " "Processing ended: Wed Jun 09 14:56:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623207369247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623207369247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623207369247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623207369247 ""}
