{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489503110205 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489503110206 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489503110206 ""}
{ "Info" "" "" "2017.03.14.15:52:05 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.03.14.15:52:05 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1489503125273 ""}
{ "Info" "" "" "2017.03.14.15:52:05 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.03.14.15:52:05 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1489503125283 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.03.14.15:52:21 Info: Saving generation log to /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Saving generation log to /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1489503141385 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1489503141385 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.03.14.15:52:21 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2017.03.14.15:52:21 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1489503141390 ""}
{ "Info" "soc_system.qsys" "" "2017.03.14.15:52:21 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1489503141414 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Reading input file" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Reading input file" 0 0 "Shell" 0 -1 1489503141429 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489503141431 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1489503141432 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503141432 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1489503141432 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1489503141433 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1489503141435 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503141440 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1489503141440 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1489503141440 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1489503141441 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489503141441 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1489503141442 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489503141442 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1489503141442 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding pio_led \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding pio_led \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1489503141443 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1489503141443 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1489503141444 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1489503141444 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Building connections" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Building connections" 0 0 "Shell" 0 -1 1489503141444 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489503141447 ""}
{ "Info" "" "" "2017.03.14.15:52:21 Info: Validating" {  } {  } 0 0 "2017.03.14.15:52:21 Info: Validating" 0 0 "Shell" 0 -1 1489503141447 ""}
{ "Info" "" "" "2017.03.14.15:52:26 Info: Done reading input file" {  } {  } 0 0 "2017.03.14.15:52:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1489503146484 ""}
{ "Info" "" "" "2017.03.14.15:52:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.03.14.15:52:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1489503148126 ""}
{ "Info" "" "" "2017.03.14.15:52:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.03.14.15:52:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1489503148126 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.03.14.15:52:28 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.03.14.15:52:28 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1489503148127 ""}
{ "Warning" "" "" "2017.03.14.15:52:28 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.03.14.15:52:28 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1489503148127 ""}
{ "Info" "" "" "2017.03.14.15:52:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.14.15:52:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489503148130 ""}
{ "Info" "" "" "2017.03.14.15:52:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.03.14.15:52:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1489503148131 ""}
{ "Info" "" "" "2017.03.14.15:52:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.03.14.15:52:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1489503148131 ""}
{ "Info" "" "" "2017.03.14.15:52:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.03.14.15:52:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1489503149605 ""}
{ "Info" "" "" "2017.03.14.15:52:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.03.14.15:52:33 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1489503153892 ""}
{ "Warning" "" "" "2017.03.14.15:52:34 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.03.14.15:52:34 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1489503154210 ""}
{ "Warning" "" "" "2017.03.14.15:52:34 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.03.14.15:52:34 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1489503154211 ""}
{ "Warning" "" "" "2017.03.14.15:52:34 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.03.14.15:52:34 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1489503154212 ""}
{ "Warning" "" "" "2017.03.14.15:52:34 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.03.14.15:52:34 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1489503154212 ""}
{ "Info" "" "" "2017.03.14.15:52:37 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.03.14.15:52:37 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1489503157220 ""}
{ "Info" "" "" "2017.03.14.15:52:37 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.03.14.15:52:37 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1489503157222 ""}
{ "Info" "" "" "2017.03.14.15:52:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.03.14.15:52:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1489503157765 ""}
{ "Info" "" "" "2017.03.14.15:52:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.03.14.15:52:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1489503158162 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.03.14.15:52:38 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.03.14.15:52:38 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1489503158164 ""}
{ "Warning" "" "" "2017.03.14.15:52:38 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.03.14.15:52:38 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1489503158165 ""}
{ "Info" "" "" "2017.03.14.15:52:38 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.03.14.15:52:38 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1489503158908 ""}
{ "Info" "" "" "2017.03.14.15:52:38 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.03.14.15:52:38 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1489503158915 ""}
{ "Info" "" "" "2017.03.14.15:52:38 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.03.14.15:52:38 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1489503158923 ""}
{ "Info" "  ]" "" "2017.03.14.15:52:38 Info: jtag_uart:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen" {  } {  } 0 0 "2017.03.14.15:52:38 Info: jtag_uart:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0002_jtag_uart_gen" 0 0 "Shell" 0 -1 1489503158923 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.03.14.15:52:39 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1489503159089 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.03.14.15:52:39 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1489503159090 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.03.14.15:52:39 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1489503159095 ""}
{ "Info" "  ]" "" "2017.03.14.15:52:39 Info: onchip_memory2_0:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2017.03.14.15:52:39 Info: onchip_memory2_0:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1489503159095 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.03.14.15:52:39 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1489503159321 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.03.14.15:52:39 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1489503159323 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.03.14.15:52:39 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1489503159327 ""}
{ "Info" "  ]" "" "2017.03.14.15:52:39 Info: pio_led:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen" {  } {  } 0 0 "2017.03.14.15:52:39 Info: pio_led:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7239_1704594302114292043.dir/0004_pio_led_gen" 0 0 "Shell" 0 -1 1489503159327 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.03.14.15:52:39 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1489503159408 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2017.03.14.15:52:39 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1489503159409 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.03.14.15:52:39 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1489503159411 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:52:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503159847 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:52:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503159886 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:52:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503159932 ""}
{ "Info" "" "" "2017.03.14.15:52:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:52:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503159968 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:52:40 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503160025 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1489503160351 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1489503160470 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1489503160473 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1489503160475 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1489503160478 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1489503160482 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1489503160486 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1489503160487 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1489503160488 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1489503160489 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1489503160490 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1489503160492 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1489503160494 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1489503160623 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1489503160732 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1489503160735 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1489503160736 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1489503160739 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1489503160740 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1489503160742 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489503160748 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1489503160754 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1489503160760 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1489503160767 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1489503160773 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1489503160778 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1489503160784 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1489503160787 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160789 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160790 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1489503160794 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160795 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160796 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160796 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489503160800 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1489503160803 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1489503160806 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489503160817 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1489503160828 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160829 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1489503160839 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160840 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1489503160851 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160851 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489503160854 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1489503160858 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1489503160861 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1489503160865 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489503160874 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160874 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1489503160890 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160891 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1489503160901 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160902 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1489503160904 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160904 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160905 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1489503160927 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1489503160949 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1489503160951 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160952 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160952 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160952 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489503160958 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1489503160964 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489503160967 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489503160976 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160976 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489503160979 ""}
{ "Info" "" "" "2017.03.14.15:52:40 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.14.15:52:40 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489503160989 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:40 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503160989 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.03.14.15:52:41 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1489503161067 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161068 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161068 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161068 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161068 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161068 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161069 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1489503161069 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.03.14.15:52:41 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1489503161072 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.03.14.15:52:41 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1489503161074 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" {  } {  } 0 0 "2017.03.14.15:52:41 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" 0 0 "Shell" 0 -1 1489503161074 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.14.15:52:41 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489503161100 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1489503161100 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.03.14.15:52:41 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1489503161100 ""}
{ "Info" " --use-relative-paths=true" "" "2017.03.14.15:52:41 Info: sim-script-gen --spd=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: sim-script-gen --spd=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161101 ""}
{ "Info" " --use-relative-paths=true" "" "2017.03.14.15:52:41 Info: Doing: ip-make-simscript --spd=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Doing: ip-make-simscript --spd=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161104 ""}
{ "Info" " directory:" "" "2017.03.14.15:52:41 Info: Generating the following file(s) for MODELSIM simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Generating the following file(s) for MODELSIM simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161745 ""}
{ "Info" "msim_setup.tcl" "" "2017.03.14.15:52:41 Info:     mentor" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     mentor" 0 0 "Shell" 0 -1 1489503161745 ""}
{ "Info" " directory:" "" "2017.03.14.15:52:41 Info: Generating the following file(s) for VCS simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Generating the following file(s) for VCS simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161750 ""}
{ "Info" "vcs_setup.sh" "" "2017.03.14.15:52:41 Info:     synopsys/vcs" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1489503161750 ""}
{ "Info" " directory:" "" "2017.03.14.15:52:41 Info: Generating the following file(s) for VCSMX simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Generating the following file(s) for VCSMX simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161758 ""}
{ "Info" "synopsys_sim.setup" "" "2017.03.14.15:52:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1489503161758 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.03.14.15:52:41 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1489503161758 ""}
{ "Info" " directory:" "" "2017.03.14.15:52:41 Info: Generating the following file(s) for NCSIM simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Generating the following file(s) for NCSIM simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161775 ""}
{ "Info" "cds.lib" "" "2017.03.14.15:52:41 Info:     cadence" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     cadence" 0 0 "Shell" 0 -1 1489503161776 ""}
{ "Info" "hdl.var" "" "2017.03.14.15:52:41 Info:     cadence" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     cadence" 0 0 "Shell" 0 -1 1489503161779 ""}
{ "Info" "ncsim_setup.sh" "" "2017.03.14.15:52:41 Info:     cadence" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     cadence" 0 0 "Shell" 0 -1 1489503161779 ""}
{ "Info" " directory" "" "2017.03.14.15:52:41 Info:     58 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     58 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1489503161779 ""}
{ "Info" " directory:" "" "2017.03.14.15:52:41 Info: Generating the following file(s) for RIVIERA simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Generating the following file(s) for RIVIERA simulator in /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161783 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.03.14.15:52:41 Info:     aldec" {  } {  } 0 0 "2017.03.14.15:52:41 Info:     aldec" 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "." "" "2017.03.14.15:52:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2017.03.14.15:52:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.03.14.15:52:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.03.14.15:52:41 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.03.14.15:52:41 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl" {  } {  } 0 0 "2017.03.14.15:52:41 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl" 0 0 "Shell" 0 -1 1489503161784 ""}
{ "Info" "soc_system.qsys" "" "2017.03.14.15:52:41 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1489503161786 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Reading input file" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Reading input file" 0 0 "Shell" 0 -1 1489503161795 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489503161796 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1489503161796 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503161797 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1489503161797 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1489503161797 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1489503161800 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503161803 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1489503161804 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1489503161804 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1489503161804 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489503161804 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1489503161804 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489503161805 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1489503161805 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding pio_led \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding pio_led \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1489503161805 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1489503161806 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1489503161806 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1489503161806 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Building connections" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Building connections" 0 0 "Shell" 0 -1 1489503161806 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489503161808 ""}
{ "Info" "" "" "2017.03.14.15:52:41 Info: Validating" {  } {  } 0 0 "2017.03.14.15:52:41 Info: Validating" 0 0 "Shell" 0 -1 1489503161808 ""}
{ "Info" "" "" "2017.03.14.15:52:46 Info: Done reading input file" {  } {  } 0 0 "2017.03.14.15:52:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1489503166916 ""}
{ "Info" "" "" "2017.03.14.15:52:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.03.14.15:52:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1489503168629 ""}
{ "Info" "" "" "2017.03.14.15:52:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.03.14.15:52:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1489503168630 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.03.14.15:52:48 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.03.14.15:52:48 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1489503168630 ""}
{ "Warning" "" "" "2017.03.14.15:52:48 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.03.14.15:52:48 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1489503168630 ""}
{ "Info" "" "" "2017.03.14.15:52:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.14.15:52:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489503168632 ""}
{ "Info" "" "" "2017.03.14.15:52:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.03.14.15:52:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1489503168632 ""}
{ "Info" "" "" "2017.03.14.15:52:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.03.14.15:52:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1489503168632 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.14.15:52:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489503169036 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1489503169036 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info:" {  } {  } 0 0 "2017.03.14.15:52:49 Info:" 0 0 "Shell" 0 -1 1489503169037 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1489503169037 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.03.14.15:52:49 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2017.03.14.15:52:49 Info: qsys-generate /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1489503169037 ""}
{ "Info" "soc_system.qsys" "" "2017.03.14.15:52:49 Info: Loading fpga-rtl" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1489503169040 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Reading input file" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Reading input file" 0 0 "Shell" 0 -1 1489503169048 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1489503169049 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1489503169049 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503169049 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1489503169050 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1489503169050 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1489503169052 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1489503169056 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1489503169056 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1489503169057 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1489503169057 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1489503169057 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1489503169057 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1489503169058 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1489503169058 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding pio_led \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding pio_led \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1489503169058 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module pio_led" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1489503169058 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1489503169058 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1489503169059 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Building connections" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Building connections" 0 0 "Shell" 0 -1 1489503169059 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Parameterizing connections" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1489503169060 ""}
{ "Info" "" "" "2017.03.14.15:52:49 Info: Validating" {  } {  } 0 0 "2017.03.14.15:52:49 Info: Validating" 0 0 "Shell" 0 -1 1489503169061 ""}
{ "Info" "" "" "2017.03.14.15:52:54 Info: Done reading input file" {  } {  } 0 0 "2017.03.14.15:52:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1489503174111 ""}
{ "Info" "" "" "2017.03.14.15:52:55 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.03.14.15:52:55 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1489503175612 ""}
{ "Info" "" "" "2017.03.14.15:52:55 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.03.14.15:52:55 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1489503175612 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.03.14.15:52:55 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.03.14.15:52:55 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1489503175612 ""}
{ "Warning" "" "" "2017.03.14.15:52:55 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.03.14.15:52:55 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1489503175612 ""}
{ "Info" "" "" "2017.03.14.15:52:55 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.03.14.15:52:55 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1489503175614 ""}
{ "Info" "" "" "2017.03.14.15:52:55 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.03.14.15:52:55 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1489503175614 ""}
{ "Info" "" "" "2017.03.14.15:52:55 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.03.14.15:52:55 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1489503175614 ""}
{ "Info" "" "" "2017.03.14.15:53:11 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.03.14.15:53:11 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1489503191469 ""}
{ "Info" "" "" "2017.03.14.15:53:14 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.03.14.15:53:14 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1489503194048 ""}
{ "Warning" "" "" "2017.03.14.15:53:14 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.03.14.15:53:14 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1489503194215 ""}
{ "Warning" "" "" "2017.03.14.15:53:14 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.03.14.15:53:14 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1489503194215 ""}
{ "Warning" "" "" "2017.03.14.15:53:14 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.03.14.15:53:14 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1489503194215 ""}
{ "Warning" "" "" "2017.03.14.15:53:14 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.03.14.15:53:14 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1489503194215 ""}
{ "Info" "" "" "2017.03.14.15:53:16 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.03.14.15:53:16 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1489503196914 ""}
{ "Info" "" "" "2017.03.14.15:53:16 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.03.14.15:53:16 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1489503196915 ""}
{ "Info" "" "" "2017.03.14.15:53:17 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.03.14.15:53:17 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1489503197439 ""}
{ "Info" "" "" "2017.03.14.15:53:17 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.03.14.15:53:17 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1489503197838 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.03.14.15:53:17 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.03.14.15:53:17 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1489503197840 ""}
{ "Warning" "" "" "2017.03.14.15:53:17 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.03.14.15:53:17 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1489503197841 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1489503198238 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1489503198240 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1489503198244 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.14.15:53:18 Info: jtag_uart:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7239_1704594302114292043.dir/0059_jtag_uart_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0059_jtag_uart_gen/" {  } {  } 0 0 "2017.03.14.15:53:18 Info: jtag_uart:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7239_1704594302114292043.dir/0059_jtag_uart_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0059_jtag_uart_gen/" 0 0 "Shell" 0 -1 1489503198245 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1489503198378 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1489503198379 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1489503198383 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.14.15:53:18 Info: onchip_memory2_0:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7239_1704594302114292043.dir/0060_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0060_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.03.14.15:53:18 Info: onchip_memory2_0:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7239_1704594302114292043.dir/0060_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0060_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1489503198383 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1489503198593 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1489503198595 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1489503198599 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2017.03.14.15:53:18 Info: pio_led:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7239_1704594302114292043.dir/0061_pio_led_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0061_pio_led_gen/" {  } {  } 0 0 "2017.03.14.15:53:18 Info: pio_led:   Generation command is \[exec /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt7239_1704594302114292043.dir/0061_pio_led_gen/ --quartus_dir=/opt/altera/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7239_1704594302114292043.dir/0061_pio_led_gen/" 0 0 "Shell" 0 -1 1489503198599 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2017.03.14.15:53:18 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1489503198677 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1489503198677 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.03.14.15:53:18 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1489503198686 ""}
{ "Info" "" "" "2017.03.14.15:53:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:53:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503198997 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503199020 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503199043 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503199067 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1489503199091 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1489503199355 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1489503199474 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1489503199477 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1489503199479 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1489503199480 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1489503199483 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1489503199486 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1489503199486 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1489503199487 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1489503199487 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1489503199488 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1489503199490 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1489503199491 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1489503199561 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1489503199639 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1489503199640 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1489503199641 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1489503199642 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1489503199643 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1489503199643 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489503199648 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1489503199652 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1489503199657 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1489503199661 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1489503199665 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1489503199669 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1489503199674 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1489503199675 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199675 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199675 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1489503199677 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199677 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199677 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199677 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489503199679 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1489503199682 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1489503199684 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489503199691 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1489503199699 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199699 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1489503199706 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199706 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1489503199722 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199722 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489503199724 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1489503199726 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1489503199728 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1489503199730 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489503199737 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199738 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1489503199745 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199745 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1489503199753 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199754 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1489503199755 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199755 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199755 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1489503199772 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1489503199789 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1489503199790 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199791 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199791 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199791 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1489503199796 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1489503199800 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1489503199802 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1489503199808 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199809 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1489503199811 ""}
{ "Info" "" "" "2017.03.14.15:53:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.03.14.15:53:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1489503199819 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.03.14.15:53:19 Info: Reusing file /home/smart-t/workspace/quartus/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1489503199819 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.03.14.15:53:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1489503225215 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.03.14.15:53:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1489503225221 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.03.14.15:53:45 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1489503225223 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: soc_system: Done \"soc_system\" with 64 modules, 130 files" {  } {  } 0 0 "2017.03.14.15:53:45 Info: soc_system: Done \"soc_system\" with 64 modules, 130 files" 0 0 "Shell" 0 -1 1489503225223 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.03.14.15:53:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1489503225747 ""}
{ "Info" "" "" "2017.03.14.15:53:45 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.03.14.15:53:45 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1489503225747 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1489503231706 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489503237047 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489503237756 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1489503237760 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/altera/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/altera/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1489503243789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 18 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489503243789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 15:54:03 2017 " "Processing ended: Tue Mar 14 15:54:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489503243789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489503243789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:49 " "Total CPU time (on all processors): 00:04:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489503243789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1489503243789 ""}
