\begin{chisel}
  val regDelay = Reg(UInt(4.W))

  regDelay := delayIn
\end{chisel}
