module ff(q,d,clk,rst);
	input clk,d,rst;
	output reg q;
	always@(posedge clk rst)begin
		if(rst==0)
			q=0;
		else
			q<=d;
	end
endmodule
