// Seed: 1236883304
macromodule module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wire id_6,
    output wand id_7,
    output tri0 id_8,
    input wand id_9
    , id_22,
    input wor id_10,
    output tri0 id_11,
    input wire id_12,
    output supply0 id_13,
    output tri id_14,
    input tri1 id_15,
    input uwire id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri1 id_20
);
  if (1) assign id_22 = id_17;
  else wire id_23, id_24;
  always
  `define pp_25 0
  assign id_7 = id_12;
  final id_20 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
);
  tri id_3;
  assign id_0 = id_3;
  module_0(
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0
  );
endmodule
