<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element acl_iface
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element avs_genetic_algorithm_cra_cra_ring
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element cra_root
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element global_reset
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element single_kernel_system
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="5SGXEA7N2F45C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="config_clk"
   internal="acl_iface.config_clk"
   type="clock"
   dir="end" />
 <interface name="ddr3a" internal="acl_iface.ddr3a" type="conduit" dir="end" />
 <interface
   name="ddr3a_mem_oct"
   internal="acl_iface.octa"
   type="conduit"
   dir="end" />
 <interface
   name="ddr3a_pll_ref"
   internal="acl_iface.ddr3a_pll_ref"
   type="clock"
   dir="end" />
 <interface name="ddr3b" internal="acl_iface.ddr3b" type="conduit" dir="end" />
 <interface
   name="ddr3b_mem_oct"
   internal="acl_iface.octb"
   type="conduit"
   dir="end" />
 <interface
   name="ddr3b_pll_ref"
   internal="acl_iface.ddr3b_pll_ref"
   type="clock"
   dir="end" />
 <interface
   name="global_reset"
   internal="global_reset.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="kernel_pll_refclk"
   internal="acl_iface.kernel_pll_refclk"
   type="clock"
   dir="end" />
 <interface name="kernelpll_refclk" internal="acl_iface.kernelpll_refclk" />
 <interface
   name="pcie"
   internal="acl_iface.pcie_hip_serial"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_npor"
   internal="acl_iface.pcie_npor"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_npor_out"
   internal="acl_iface.pcie_npor_out"
   type="reset"
   dir="start" />
 <interface name="pcie_nreset_status" internal="acl_iface.pcie_nreset_status" />
 <interface
   name="pcie_refclk"
   internal="acl_iface.pcie_refclk"
   type="clock"
   dir="end" />
 <interface
   name="reconfig_from_xcvr"
   internal="acl_iface.reconfig_from_xcvr"
   type="conduit"
   dir="end" />
 <interface
   name="reconfig_to_xcvr"
   internal="acl_iface.reconfig_to_xcvr"
   type="conduit"
   dir="end" />
 <module name="acl_iface" kind="acl_iface_system" version="1.0" enabled="1">
  <parameter name="AUTO_CONFIG_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CONFIG_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CONFIG_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DDR3A_PLL_REF_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_DDR3A_PLL_REF_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DDR3A_PLL_REF_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DDR3B_PLL_REF_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DDR3B_PLL_REF_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DDR3B_PLL_REF_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_MAP" value="" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_KERNEL_IRQ_INTERRUPTS_USED" value="0" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_PCIE_REFCLK_CLOCK_DOMAIN" value="7" />
  <parameter name="AUTO_PCIE_REFCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_PCIE_REFCLK_RESET_DOMAIN" value="7" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_acl_iface</parameter>
 </module>
 <module
   name="avs_genetic_algorithm_cra_cra_ring"
   kind="cra_ring_node"
   version="1.0"
   enabled="1">
  <parameter name="CRA_ADDR_W" value="5" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID" value="0" />
  <parameter name="ID_W" value="0" />
  <parameter name="RING_ADDR_W" value="5" />
 </module>
 <module name="cra_root" kind="cra_ring_root" version="1.0" enabled="1">
  <parameter name="ADDR_W" value="5" />
  <parameter name="DATA_W" value="64" />
  <parameter name="ID_W" value="0" />
  <parameter name="ROM_ENABLE" value="0" />
  <parameter name="ROM_EXT_W" value="0" />
 </module>
 <module
   name="global_reset"
   kind="altera_reset_bridge"
   version="16.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="single_kernel_system"
   kind="single_kernel_system"
   version="14.0"
   enabled="1" />
 <connection
   kind="avalon"
   version="16.1"
   start="single_kernel_system.avm_memgmem0_port_0_0_rw"
   end="acl_iface.kernel_mem0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="single_kernel_system.avm_memgmem0_port_1_0_rw"
   end="acl_iface.kernel_mem1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="avs_genetic_algorithm_cra_cra_ring.cra_master"
   end="single_kernel_system.avs_genetic_algorithm_cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="16.1"
   start="acl_iface.kernel_cra"
   end="cra_root.cra_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="16.1"
   start="acl_iface.kernel_clk"
   end="cra_root.clock" />
 <connection
   kind="clock"
   version="16.1"
   start="acl_iface.kernel_clk"
   end="avs_genetic_algorithm_cra_cra_ring.clock" />
 <connection
   kind="clock"
   version="16.1"
   start="acl_iface.kernel_clk"
   end="single_kernel_system.clock_reset" />
 <connection
   kind="clock"
   version="16.1"
   start="acl_iface.kernel_clk2x"
   end="single_kernel_system.clock_reset2x" />
 <connection
   kind="conduit"
   version="16.1"
   start="cra_root.ring_out"
   end="avs_genetic_algorithm_cra_cra_ring.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="avs_genetic_algorithm_cra_cra_ring.ring_out"
   end="cra_root.ring_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="16.1"
   start="acl_iface.kernel_irq"
   end="single_kernel_system.kernel_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.1"
   start="acl_iface.kernel_reset"
   end="single_kernel_system.clock_reset_reset" />
 <connection
   kind="reset"
   version="16.1"
   start="acl_iface.kernel_reset"
   end="cra_root.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="acl_iface.kernel_reset"
   end="avs_genetic_algorithm_cra_cra_ring.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="global_reset.out_reset"
   end="acl_iface.global_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
