Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Memoria.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Memoria.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Memoria"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Memoria
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mvrb9\Desktop\Tec\Micros\proyecto\Proce\ProyectoMicrosFinal\MemoriaDatos.v" into library work
Parsing module <Memoria>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Memoria>.
WARNING:HDLCompiler:413 - "C:\Users\mvrb9\Desktop\Tec\Micros\proyecto\Proce\ProyectoMicrosFinal\MemoriaDatos.v" Line 58: Result of 30-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Memoria>.
    Related source file is "C:\Users\mvrb9\Desktop\Tec\Micros\proyecto\Proce\ProyectoMicrosFinal\MemoriaDatos.v".
    Found 32-bit register for signal <gpio>.
    Found 8192-bit register for signal <n0529[8191:0]>.
    Found 32-bit register for signal <d_o>.
    Found 24-bit 256-to-1 multiplexer for signal <ad[9]_memoria[255][31]_wide_mux_3_OUT> created at line 67.
    Found 8-bit 256-to-1 multiplexer for signal <ad[9]_memoria[255][7]_wide_mux_520_OUT> created at line 78.
    Found 32-bit 256-to-1 multiplexer for signal <ad[9]_memoria[255][31]_wide_mux_521_OUT> created at line 82.
    Summary:
	inferred 8256 D-type flip-flop(s).
	inferred 517 Multiplexer(s).
Unit <Memoria> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 32-bit register                                       : 2
 8192-bit register                                     : 1
# Multiplexers                                         : 517
 24-bit 256-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 513
 32-bit 256-to-1 multiplexer                           : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8256
 Flip-Flops                                            : 8256
# Multiplexers                                         : 517
 24-bit 256-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 513
 32-bit 256-to-1 multiplexer                           : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Memoria> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Memoria, actual ratio is 33.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8256
 Flip-Flops                                            : 8256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Memoria.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16089
#      LUT2                        : 2
#      LUT3                        : 8209
#      LUT4                        : 24
#      LUT5                        : 25
#      LUT6                        : 4613
#      MUXF7                       : 2176
#      MUXF8                       : 1040
# FlipFlops/Latches                : 8256
#      FD                          : 32
#      FDE                         : 8224
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 68
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8256  out of  126800     6%  
 Number of Slice LUTs:                12873  out of  63400    20%  
    Number used as Logic:             12873  out of  63400    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12899
   Number with an unused Flip Flop:    4643  out of  12899    35%  
   Number with an unused LUT:            26  out of  12899     0%  
   Number of fully used LUT-FF pairs:  8230  out of  12899    63%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    210    63%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8256  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.471ns (Maximum Frequency: 288.093MHz)
   Minimum input arrival time before clock: 5.375ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.471ns (frequency: 288.093MHz)
  Total number of paths / destination ports: 1591328 / 8256
-------------------------------------------------------------------------
Delay:               3.471ns (Levels of Logic = 7)
  Source:            memoria_0_7368 (FF)
  Destination:       memoria_0_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: memoria_0_7368 to memoria_0_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.361   0.566  memoria_0_7368 (memoria_0_7368)
     LUT6:I2->O            1   0.097   0.000  Mmux_ad[9]_memoria[255][31]_wide_mux_521_OUT_12454 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_124)
     MUXF7:I1->O           1   0.279   0.000  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_11_f7_0 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_11_f71)
     MUXF8:I0->O           1   0.218   0.556  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_9_f8_0 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_9_f81)
     LUT6:I2->O            1   0.097   0.000  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_4 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_4)
     MUXF7:I1->O           1   0.279   0.379  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_3_f7 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_3_f7)
     LUT5:I3->O          256   0.097   0.436  byte_s_memoria[255][31]_wide_mux_518_OUT<1015>11 (byte_s_memoria[255][31]_wide_mux_518_OUT<1015>1)
     LUT3:I2->O            1   0.097   0.000  byte_s_memoria[255][31]_wide_mux_518_OUT<23>1 (byte_s_memoria[255][31]_wide_mux_518_OUT<8168>)
     FDE:D                     0.008          memoria_0_8168
    ----------------------------------------
    Total                      3.471ns (1.533ns logic, 1.938ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11267448 / 16448
-------------------------------------------------------------------------
Offset:              5.375ns (Levels of Logic = 10)
  Source:            ad<2> (PAD)
  Destination:       memoria_0_8 (FF)
  Destination Clock: clk rising

  Data Path: ad<2> to memoria_0_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          4353   0.001   0.990  ad_2_IBUF (ad_2_IBUF)
     LUT6:I0->O            1   0.097   0.693  ad[31]_GND_1_o_equal_2_o<31>6 (ad[31]_GND_1_o_equal_2_o<31>6)
     LUT6:I0->O            2   0.097   0.384  ad[31]_GND_1_o_equal_2_o<31>7 (ad[31]_GND_1_o_equal_2_o)
     LUT2:I0->O         2304   0.097   0.513  Mmux_ad[9]_PWR_1_o_mux_2_OUT31 (ad[9]_PWR_1_o_mux_2_OUT<2>)
     MUXF7:S->O            1   0.335   0.000  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_11_f7_0 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_11_f71)
     MUXF8:I0->O           1   0.218   0.556  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_9_f8_0 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_9_f81)
     LUT6:I2->O            1   0.097   0.000  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_4 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_4)
     MUXF7:I1->O           1   0.279   0.379  Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_3_f7 (Mmux_ad[9]_memoria[255][31]_wide_mux_3_OUT_3_f7)
     LUT5:I3->O          256   0.097   0.436  byte_s_memoria[255][31]_wide_mux_518_OUT<1015>11 (byte_s_memoria[255][31]_wide_mux_518_OUT<1015>1)
     LUT3:I2->O            1   0.097   0.000  byte_s_memoria[255][31]_wide_mux_518_OUT<23>1 (byte_s_memoria[255][31]_wide_mux_518_OUT<8168>)
     FDE:D                     0.008          memoria_0_8168
    ----------------------------------------
    Total                      5.375ns (1.423ns logic, 3.952ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            d_o_31 (FF)
  Destination:       d_o<31> (PAD)
  Source Clock:      clk rising

  Data Path: d_o_31 to d_o<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  d_o_31 (d_o_31)
     OBUF:I->O                 0.000          d_o_31_OBUF (d_o<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 96.00 secs
Total CPU time to Xst completion: 96.03 secs
 
--> 

Total memory usage is 4964396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

