|In this project, I designed the following single-cycle mips processor with Verilog HDL.|
|:-:|
|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/single%20cycle%20processor.png"/>|

#

|Processor Design|
|:-:|
|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/processor.png"/>|

### Design of each block

|Name|Design|
|:--:|:--:|
|Instruction Block|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/instruction-block.png"/>|
|Control Unit|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/control-unit.png"/>|
|Memory Block|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/memory-block.png"/>|
|Register Block|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/register-block.png"/>|
|ALU Control|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/alu-control.png"/>|
|ALU|<img src="https://github.com/meteahmetyakar/32bit-Mips-Processor/blob/main/images/alu.png"/>|

