Classic Timing Analyzer report for lab6
Mon Jun 01 11:35:18 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.988 ns                                       ; D2               ; Count[3]    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.145 ns                                       ; CurState[0]~reg0 ; CurState[0] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.598 ns                                      ; nReset           ; Count[0]    ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; Count[3]    ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; Count[1]         ; Clk        ; Clk      ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; Count[1]         ; Clk        ; Clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; Count[1]         ; Clk        ; Clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; CurState[0]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.625 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; Count[0]         ; Clk        ; Clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]         ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; Count[0]         ; Clk        ; Clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; CurState[1]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[2]~reg0 ; CurState[2]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; Count[0]         ; Clk        ; Clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; CurState[0]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; CurState[1]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[0]~reg0 ; CurState[2]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]         ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]         ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]         ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]         ; Count[1]         ; Clk        ; Clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; CurState[0]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]         ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[2]         ; Count[2]         ; Clk        ; Clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; CurState[2]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[3]         ; Count[3]         ; Clk        ; Clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[1]         ; Count[1]         ; Clk        ; Clk      ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Count[0]         ; Count[0]         ; Clk        ; Clk      ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; CurState[1]~reg0 ; CurState[1]~reg0 ; Clk        ; Clk      ; None                        ; None                      ; 1.049 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+--------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To               ; To Clock ;
+-------+--------------+------------+--------+------------------+----------+
; N/A   ; None         ; 9.988 ns   ; D2     ; Count[3]         ; Clk      ;
; N/A   ; None         ; 9.908 ns   ; D2     ; Count[2]         ; Clk      ;
; N/A   ; None         ; 9.302 ns   ; D1     ; Count[3]         ; Clk      ;
; N/A   ; None         ; 9.296 ns   ; D2     ; Count[1]         ; Clk      ;
; N/A   ; None         ; 9.222 ns   ; D1     ; Count[2]         ; Clk      ;
; N/A   ; None         ; 8.610 ns   ; D1     ; Count[1]         ; Clk      ;
; N/A   ; None         ; 8.055 ns   ; D2     ; CurState[1]~reg0 ; Clk      ;
; N/A   ; None         ; 8.037 ns   ; D2     ; CurState[2]~reg0 ; Clk      ;
; N/A   ; None         ; 7.289 ns   ; D2     ; CurState[0]~reg0 ; Clk      ;
; N/A   ; None         ; 7.288 ns   ; D1     ; CurState[1]~reg0 ; Clk      ;
; N/A   ; None         ; 7.274 ns   ; D1     ; CurState[2]~reg0 ; Clk      ;
; N/A   ; None         ; 7.271 ns   ; D2     ; Count[0]         ; Clk      ;
; N/A   ; None         ; 7.176 ns   ; D1     ; CurState[0]~reg0 ; Clk      ;
; N/A   ; None         ; 6.585 ns   ; D1     ; Count[0]         ; Clk      ;
; N/A   ; None         ; 1.810 ns   ; nReset ; Count[1]         ; Clk      ;
; N/A   ; None         ; 1.810 ns   ; nReset ; Count[2]         ; Clk      ;
; N/A   ; None         ; 1.810 ns   ; nReset ; Count[3]         ; Clk      ;
; N/A   ; None         ; 0.650 ns   ; nReset ; Count[0]         ; Clk      ;
+-------+--------------+------------+--------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.145 ns   ; CurState[0]~reg0 ; CurState[0] ; Clk        ;
; N/A   ; None         ; 8.719 ns   ; Count[3]         ; COut[3]     ; Clk        ;
; N/A   ; None         ; 8.292 ns   ; CurState[2]~reg0 ; CurState[2] ; Clk        ;
; N/A   ; None         ; 8.051 ns   ; Count[2]         ; COut[2]     ; Clk        ;
; N/A   ; None         ; 7.639 ns   ; CurState[1]~reg0 ; CurState[1] ; Clk        ;
; N/A   ; None         ; 7.003 ns   ; Count[1]         ; COut[1]     ; Clk        ;
; N/A   ; None         ; 6.845 ns   ; Count[0]         ; COut[0]     ; Clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+--------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To               ; To Clock ;
+---------------+-------------+-----------+--------+------------------+----------+
; N/A           ; None        ; -0.598 ns ; nReset ; Count[0]         ; Clk      ;
; N/A           ; None        ; -1.758 ns ; nReset ; Count[1]         ; Clk      ;
; N/A           ; None        ; -1.758 ns ; nReset ; Count[2]         ; Clk      ;
; N/A           ; None        ; -1.758 ns ; nReset ; Count[3]         ; Clk      ;
; N/A           ; None        ; -6.091 ns ; D1     ; CurState[1]~reg0 ; Clk      ;
; N/A           ; None        ; -6.533 ns ; D1     ; Count[0]         ; Clk      ;
; N/A           ; None        ; -7.023 ns ; D1     ; CurState[2]~reg0 ; Clk      ;
; N/A           ; None        ; -7.124 ns ; D1     ; CurState[0]~reg0 ; Clk      ;
; N/A           ; None        ; -7.219 ns ; D2     ; Count[0]         ; Clk      ;
; N/A           ; None        ; -7.237 ns ; D2     ; CurState[0]~reg0 ; Clk      ;
; N/A           ; None        ; -7.247 ns ; D1     ; Count[1]         ; Clk      ;
; N/A           ; None        ; -7.247 ns ; D1     ; Count[2]         ; Clk      ;
; N/A           ; None        ; -7.247 ns ; D1     ; Count[3]         ; Clk      ;
; N/A           ; None        ; -7.709 ns ; D2     ; CurState[2]~reg0 ; Clk      ;
; N/A           ; None        ; -8.003 ns ; D2     ; CurState[1]~reg0 ; Clk      ;
; N/A           ; None        ; -8.086 ns ; D2     ; Count[1]         ; Clk      ;
; N/A           ; None        ; -8.086 ns ; D2     ; Count[2]         ; Clk      ;
; N/A           ; None        ; -8.086 ns ; D2     ; Count[3]         ; Clk      ;
+---------------+-------------+-----------+--------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Jun 01 11:35:18 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "CurState[2]~reg0" and destination register "Count[1]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.026 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y4_N8; Fanout = 7; REG Node = 'CurState[2]~reg0'
            Info: 2: + IC(0.512 ns) + CELL(0.442 ns) = 0.954 ns; Loc. = LC_X23_Y4_N7; Fanout = 2; COMB Node = 'Count[0]~18'
            Info: 3: + IC(0.456 ns) + CELL(0.292 ns) = 1.702 ns; Loc. = LC_X23_Y4_N6; Fanout = 3; COMB Node = 'Count[0]~23'
            Info: 4: + IC(0.457 ns) + CELL(0.867 ns) = 3.026 ns; Loc. = LC_X23_Y4_N2; Fanout = 4; REG Node = 'Count[1]'
            Info: Total cell delay = 1.601 ns ( 52.91 % )
            Info: Total interconnect delay = 1.425 ns ( 47.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X23_Y4_N2; Fanout = 4; REG Node = 'Count[1]'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.743 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X23_Y4_N8; Fanout = 7; REG Node = 'CurState[2]~reg0'
                Info: Total cell delay = 2.180 ns ( 79.48 % )
                Info: Total interconnect delay = 0.563 ns ( 20.52 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "Count[3]" (data pin = "D2", clock pin = "Clk") is 9.988 ns
    Info: + Longest pin to register delay is 12.694 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 5; PIN Node = 'D2'
        Info: 2: + IC(7.669 ns) + CELL(0.114 ns) = 9.252 ns; Loc. = LC_X24_Y4_N5; Fanout = 3; COMB Node = 'Equal6~0'
        Info: 3: + IC(1.132 ns) + CELL(0.590 ns) = 10.974 ns; Loc. = LC_X23_Y4_N0; Fanout = 7; COMB Node = 'always0~2'
        Info: 4: + IC(0.421 ns) + CELL(0.432 ns) = 11.827 ns; Loc. = LC_X23_Y4_N2; Fanout = 2; COMB Node = 'Count[1]~13COUT1_34'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 11.907 ns; Loc. = LC_X23_Y4_N3; Fanout = 1; COMB Node = 'Count[2]~15COUT1_36'
        Info: 6: + IC(0.000 ns) + CELL(0.787 ns) = 12.694 ns; Loc. = LC_X23_Y4_N4; Fanout = 2; REG Node = 'Count[3]'
        Info: Total cell delay = 3.472 ns ( 27.35 % )
        Info: Total interconnect delay = 9.222 ns ( 72.65 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X23_Y4_N4; Fanout = 2; REG Node = 'Count[3]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
Info: tco from clock "Clk" to destination pin "CurState[0]" through register "CurState[0]~reg0" is 9.145 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X23_Y4_N5; Fanout = 7; REG Node = 'CurState[0]~reg0'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y4_N5; Fanout = 7; REG Node = 'CurState[0]~reg0'
        Info: 2: + IC(4.054 ns) + CELL(2.124 ns) = 6.178 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'CurState[0]'
        Info: Total cell delay = 2.124 ns ( 34.38 % )
        Info: Total interconnect delay = 4.054 ns ( 65.62 % )
Info: th for register "Count[0]" (data pin = "nReset", clock pin = "Clk") is -0.598 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X24_Y4_N4; Fanout = 4; REG Node = 'Count[0]'
        Info: Total cell delay = 2.180 ns ( 79.48 % )
        Info: Total interconnect delay = 0.563 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 3.356 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 5; PIN Node = 'nReset'
        Info: 2: + IC(1.149 ns) + CELL(0.738 ns) = 3.356 ns; Loc. = LC_X24_Y4_N4; Fanout = 4; REG Node = 'Count[0]'
        Info: Total cell delay = 2.207 ns ( 65.76 % )
        Info: Total interconnect delay = 1.149 ns ( 34.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Mon Jun 01 11:35:19 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


