INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xadc_wiz_0_0/AXI_bd_0_xadc_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_xadc_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_0/AXI_bd_0_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_0/AXI_bd_0_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_0_0/sim/AXI_bd_0_axi_protocol_convert_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_1_0/sim/AXI_bd_0_axi_protocol_convert_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_2_0/sim/AXI_bd_0_axi_protocol_convert_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_lmb_bram_0/sim/AXI_bd_0_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xbar_0/sim/AXI_bd_0_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_microblaze_0_xlconcat_0/sim/AXI_bd_0_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_3_0/sim/AXI_bd_0_axi_protocol_convert_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0_mmcm_pll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_clk_wiz_1_0_pll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_4_0/sim/AXI_bd_0_axi_protocol_convert_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/sim/AXI_bd_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0
INFO: [VRFC 10-311] analyzing module AXI_bd_0_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_18SOORN
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_LOFYPU
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_19OOA1S
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_L2QEIP
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1BENCDH
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_JAKRK4
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1CKN9IE
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_HUX43R
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_1EJB6NJ
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_OTDKSU
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_X0XI5J
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_OI1H5T
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1ET5AKG
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_PYYBHE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_5_0/sim/AXI_bd_0_axi_protocol_convert_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xlconstant_0_0/sim/AXI_bd_0_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_6_0/sim/AXI_bd_0_axi_protocol_convert_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_7_0/sim/AXI_bd_0_axi_protocol_convert_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_axi_protocol_convert_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_auto_pc_1/sim/AXI_bd_0_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_auto_pc_0/sim/AXI_bd_0_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_bd_0_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.srcs/sources_1/imports/_USER-Input-Files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
