{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613732263066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613732263067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 19:57:42 2021 " "Processing started: Fri Feb 19 19:57:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613732263067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613732263067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFT_FLASH -c TFT_FLASH " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFT_FLASH -c TFT_FLASH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613732263067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613732263691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613732263691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TEST.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613732270535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613732270535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFT_FLASH.v 1 1 " "Found 1 design units, including 1 entities, in source file TFT_FLASH.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_FLASH " "Found entity 1: TFT_FLASH" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613732270537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613732270537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFT_FLASH " "Elaborating entity \"TFT_FLASH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613732270659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(147) " "Verilog HDL assignment warning at TFT_FLASH.v(147): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(148) " "Verilog HDL assignment warning at TFT_FLASH.v(148): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(149) " "Verilog HDL assignment warning at TFT_FLASH.v(149): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(150) " "Verilog HDL assignment warning at TFT_FLASH.v(150): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(151) " "Verilog HDL assignment warning at TFT_FLASH.v(151): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(152) " "Verilog HDL assignment warning at TFT_FLASH.v(152): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(153) " "Verilog HDL assignment warning at TFT_FLASH.v(153): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(154) " "Verilog HDL assignment warning at TFT_FLASH.v(154): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270663 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(155) " "Verilog HDL assignment warning at TFT_FLASH.v(155): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(156) " "Verilog HDL assignment warning at TFT_FLASH.v(156): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(157) " "Verilog HDL assignment warning at TFT_FLASH.v(157): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(158) " "Verilog HDL assignment warning at TFT_FLASH.v(158): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(159) " "Verilog HDL assignment warning at TFT_FLASH.v(159): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(160) " "Verilog HDL assignment warning at TFT_FLASH.v(160): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(161) " "Verilog HDL assignment warning at TFT_FLASH.v(161): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(162) " "Verilog HDL assignment warning at TFT_FLASH.v(162): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(163) " "Verilog HDL assignment warning at TFT_FLASH.v(163): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(164) " "Verilog HDL assignment warning at TFT_FLASH.v(164): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(165) " "Verilog HDL assignment warning at TFT_FLASH.v(165): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270664 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(166) " "Verilog HDL assignment warning at TFT_FLASH.v(166): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(167) " "Verilog HDL assignment warning at TFT_FLASH.v(167): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(168) " "Verilog HDL assignment warning at TFT_FLASH.v(168): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(169) " "Verilog HDL assignment warning at TFT_FLASH.v(169): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(170) " "Verilog HDL assignment warning at TFT_FLASH.v(170): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(171) " "Verilog HDL assignment warning at TFT_FLASH.v(171): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(172) " "Verilog HDL assignment warning at TFT_FLASH.v(172): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(173) " "Verilog HDL assignment warning at TFT_FLASH.v(173): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(174) " "Verilog HDL assignment warning at TFT_FLASH.v(174): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(175) " "Verilog HDL assignment warning at TFT_FLASH.v(175): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270665 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(176) " "Verilog HDL assignment warning at TFT_FLASH.v(176): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(177) " "Verilog HDL assignment warning at TFT_FLASH.v(177): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(178) " "Verilog HDL assignment warning at TFT_FLASH.v(178): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(179) " "Verilog HDL assignment warning at TFT_FLASH.v(179): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(180) " "Verilog HDL assignment warning at TFT_FLASH.v(180): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(181) " "Verilog HDL assignment warning at TFT_FLASH.v(181): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(182) " "Verilog HDL assignment warning at TFT_FLASH.v(182): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(183) " "Verilog HDL assignment warning at TFT_FLASH.v(183): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(184) " "Verilog HDL assignment warning at TFT_FLASH.v(184): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(185) " "Verilog HDL assignment warning at TFT_FLASH.v(185): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(186) " "Verilog HDL assignment warning at TFT_FLASH.v(186): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270666 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(187) " "Verilog HDL assignment warning at TFT_FLASH.v(187): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(188) " "Verilog HDL assignment warning at TFT_FLASH.v(188): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(189) " "Verilog HDL assignment warning at TFT_FLASH.v(189): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(190) " "Verilog HDL assignment warning at TFT_FLASH.v(190): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(191) " "Verilog HDL assignment warning at TFT_FLASH.v(191): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(192) " "Verilog HDL assignment warning at TFT_FLASH.v(192): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(193) " "Verilog HDL assignment warning at TFT_FLASH.v(193): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270667 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(194) " "Verilog HDL assignment warning at TFT_FLASH.v(194): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(195) " "Verilog HDL assignment warning at TFT_FLASH.v(195): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(196) " "Verilog HDL assignment warning at TFT_FLASH.v(196): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(197) " "Verilog HDL assignment warning at TFT_FLASH.v(197): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(198) " "Verilog HDL assignment warning at TFT_FLASH.v(198): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(199) " "Verilog HDL assignment warning at TFT_FLASH.v(199): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(200) " "Verilog HDL assignment warning at TFT_FLASH.v(200): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(201) " "Verilog HDL assignment warning at TFT_FLASH.v(201): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 TFT_FLASH.v(202) " "Verilog HDL assignment warning at TFT_FLASH.v(202): truncated value with size 64 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(203) " "Verilog HDL assignment warning at TFT_FLASH.v(203): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270668 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(204) " "Verilog HDL assignment warning at TFT_FLASH.v(204): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(205) " "Verilog HDL assignment warning at TFT_FLASH.v(205): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 TFT_FLASH.v(206) " "Verilog HDL assignment warning at TFT_FLASH.v(206): truncated value with size 64 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 9 TFT_FLASH.v(207) " "Verilog HDL assignment warning at TFT_FLASH.v(207): truncated value with size 64 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(208) " "Verilog HDL assignment warning at TFT_FLASH.v(208): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(209) " "Verilog HDL assignment warning at TFT_FLASH.v(209): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 9 TFT_FLASH.v(210) " "Verilog HDL assignment warning at TFT_FLASH.v(210): truncated value with size 40 to match size of target (9)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270669 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TFT_FLASH.v(251) " "Verilog HDL assignment warning at TFT_FLASH.v(251): truncated value with size 32 to match size of target (2)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270671 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TFT_FLASH.v(254) " "Verilog HDL assignment warning at TFT_FLASH.v(254): truncated value with size 32 to match size of target (2)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270671 "|TFT_FLASH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TFT_FLASH.v(256) " "Verilog HDL assignment warning at TFT_FLASH.v(256): truncated value with size 32 to match size of target (7)" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613732270671 "|TFT_FLASH"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1613732271683 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1613732271683 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1613732271683 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1613732271683 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] VCC pin " "The pin \"GPIO\[9\]\" is fed by VCC" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[17\] GND pin " "The pin \"GPIO\[17\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] VCC pin " "The pin \"GPIO\[27\]\" is fed by VCC" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] VCC pin " "The pin \"GPIO\[33\]\" is fed by VCC" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1613732271684 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1613732271684 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1613732271741 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1613732271741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613732271741 "|TFT_FLASH|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613732271741 "|TFT_FLASH|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TFT_FLASH.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613732271741 "|TFT_FLASH|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1613732271741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613732271828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613732273087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613732273087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613732273691 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613732273691 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1613732273691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613732273691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613732273691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613732273698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 19:57:53 2021 " "Processing ended: Fri Feb 19 19:57:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613732273698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613732273698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613732273698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613732273698 ""}
