static int cb_pcimdas_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int status;\r\nstatus = inb(devpriv->BADR3 + 2);\r\nif ((status & 0x80) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int cb_pcimdas_ai_rinsn(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nint n;\r\nunsigned int d;\r\nint chan = CR_CHAN(insn->chanspec);\r\nunsigned short chanlims;\r\nint maxchans;\r\nint ret;\r\nif ((inb(devpriv->BADR3 + 2) & 0x20) == 0)\r\nmaxchans = s->n_chan / 2;\r\nelse\r\nmaxchans = s->n_chan;\r\nif (chan > (maxchans - 1))\r\nreturn -ETIMEDOUT;\r\nd = inb(devpriv->BADR3 + 5);\r\nif ((d & 0x03) > 0) {\r\nd = d & 0xfd;\r\noutb(d, devpriv->BADR3 + 5);\r\n}\r\noutb(0x01, devpriv->BADR3 + 6);\r\noutb(0x00, devpriv->BADR3 + 7);\r\nchanlims = chan | (chan << 4);\r\noutb(chanlims, devpriv->BADR3 + 0);\r\nfor (n = 0; n < insn->n; n++) {\r\noutw(0, devpriv->daqio + 0);\r\nret = comedi_timeout(dev, s, insn, cb_pcimdas_ai_eoc, 0);\r\nif (ret)\r\nreturn ret;\r\ndata[n] = inw(devpriv->daqio + 0);\r\n}\r\nreturn n;\r\n}\r\nstatic int cb_pcimdas_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val = s->readback[chan];\r\nunsigned int reg = (chan) ? DAC1_OFFSET : DAC0_OFFSET;\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, devpriv->daqio + reg);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int cb_pcimdas_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct cb_pcimdas_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndevpriv->daqio = pci_resource_start(pcidev, 2);\r\ndevpriv->BADR3 = pci_resource_start(pcidev, 3);\r\ndev->iobase = pci_resource_start(pcidev, 4);\r\nret = comedi_alloc_subdevices(dev, 3);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_GROUND;\r\ns->n_chan = 16;\r\ns->maxdata = 0xffff;\r\ns->range_table = &range_unknown;\r\ns->len_chanlist = 1;\r\ns->insn_read = cb_pcimdas_ai_rinsn;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 2;\r\ns->maxdata = 0xfff;\r\ns->range_table = &range_unknown;\r\ns->insn_write = cb_pcimdas_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[2];\r\nret = subdev_8255_init(dev, s, NULL, 0x00);\r\nif (ret)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int cb_pcimdas_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &cb_pcimdas_driver,\r\nid->driver_data);\r\n}
