============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:45:03 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34099 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1046                  
             Slack:=   34099                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20950    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    67    72   21022    (-,-) 
  g17814__9945/Y          -       A1->Y R     AO22X1         1  4.3    27    49   21070    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   21070    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (34099 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1046                  
             Slack:=   34099                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20950    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    67    72   21022    (-,-) 
  g17812__6161/Y          -       A1->Y R     AO22X1         1  4.3    27    49   21070    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   21070    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (34099 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1046                  
             Slack:=   34099                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20950    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    67    72   21022    (-,-) 
  g17813__9315/Y          -       A1->Y R     AO22X1         1  4.3    27    49   21070    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   21070    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (34099 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1046                  
             Slack:=   34099                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20950    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    67    72   21022    (-,-) 
  g17811__4733/Y          -       A1->Y R     AO22X1         1  4.3    28    49   21070    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   21070    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (34135 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -174                  
       Uncertainty:-    5000                  
     Required Time:=   55174                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1015                  
             Slack:=   34135                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18214__5122/Y      -       B->Y  R     AND4X1         2  6.3    41    69   20927    (-,-) 
  g17841__5122/Y      -       C->Y  F     NAND3BXL       1  4.4   106    72   20999    (-,-) 
  g17798__5526/Y      -       B0->Y R     OAI2BB1X1      1  4.3    47    40   21039    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   21039    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (34136 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -174                  
       Uncertainty:-    5000                  
     Required Time:=   55174                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1014                  
             Slack:=   34136                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18217__7098/Y      -       C->Y  R     AND4X1         2  6.3    41    68   20927    (-,-) 
  g17842__8246/Y      -       C->Y  F     NAND3BXL       1  4.4   106    72   20998    (-,-) 
  g17799__6783/Y      -       B0->Y R     OAI2BB1X1      1  4.3    47    40   21039    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   21039    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (34146 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -154                  
       Uncertainty:-    5000                  
     Required Time:=   55154                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-     984                  
             Slack:=   34146                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y      -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g17894__5107/Y      -       B->Y  F     MXI2XL         1  4.3    92    54   20958    (-,-) 
  g17774__5122/Y      -       B->Y  R     NOR2X1         1  4.2    65    51   21008    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFX1          1    -     -     0   21008    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (34151 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -184                  
       Uncertainty:-    5000                  
     Required Time:=   55184                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-    1008                  
             Slack:=   34151                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.3    38    45   20904    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20950    (-,-) 
  g18269/Y                -       A->Y  F     INVX1          2  6.4    41    30   20980    (-,-) 
  g17797__8428/Y          -       C->Y  R     NOR3X1         1  4.3    87    52   21032    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   21032    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (34203 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -173                  
       Uncertainty:-    5000                  
     Required Time:=   55173                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     946                  
             Slack:=   34203                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                     (a)     A->Y   R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                     -       B->Y   R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                     -       B0->Y  F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y               -       A->Y   F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y               -       B->Y   R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y               -       B->Y   R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y               -       A->Y   R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y            -       A->Y   R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18309__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    37    40   20811    (-,-) 
  i4004_tio_board_g55__6161/Y  -       A->Y   R     TBUFX2         6 25.8    75    61   20872    (-,-) 
  g17892__5477/Y               -       B->Y   F     MXI2XL         1  4.4    94    63   20934    (-,-) 
  g17772__2802/Y               -       B->Y   R     NAND2X1        1  4.3    43    36   20971    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0   20971    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (34203 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -173                  
       Uncertainty:-    5000                  
     Required Time:=   55173                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     946                  
             Slack:=   34203                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                     (a)     A->Y   R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18928/Y                     -       B->Y   R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18894/Y                     -       B0->Y  F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18744__6131/Y               -       A->Y   F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18626__1705/Y               -       B->Y   R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18533__8246/Y               -       B->Y   R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18489__3680/Y               -       A->Y   R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g90__7482/Y            -       A->Y   R     TBUFX2         6 23.3    67    56   20768    (-,-) 
  g18308__7410/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    37    39   20806    (-,-) 
  i4004_tio_board_g3__7098/Y   -       A->Y   R     TBUFX2         7 27.9    81    64   20870    (-,-) 
  g17893__2398/Y               -       B->Y   F     MXI2XL         1  4.4    94    64   20934    (-,-) 
  g17773__1705/Y               -       B->Y   R     NAND2X1        1  4.3    43    36   20971    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0   20971    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (34206 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -173                  
       Uncertainty:-    5000                  
     Required Time:=   55173                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     943                  
             Slack:=   34206                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                     (a)     A->Y   R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                     -       B->Y   R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y               -       B0->Y  F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y               -       A->Y   F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y               -       B->Y   R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y               -       B->Y   R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y               -       A->Y   R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y            -       A->Y   R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18311__2398/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    37    38   20803    (-,-) 
  i4004_tio_board_g54__6131/Y  -       A->Y   R     TBUFX2         7 27.9    81    64   20867    (-,-) 
  g17890__7410/Y               -       B->Y   F     MXI2XL         1  4.4    94    64   20931    (-,-) 
  g17770__3680/Y               -       B->Y   R     NAND2X1        1  4.3    43    36   20967    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0   20967    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (34207 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -173                  
       Uncertainty:-    5000                  
     Required Time:=   55173                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     942                  
             Slack:=   34207                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                     (a)     A->Y   R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18934/Y                     -       B->Y   R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18770__8246/Y               -       B0->Y  F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18723__9945/Y               -       A->Y   F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18623__3680/Y               -       B->Y   R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18526__5526/Y               -       B->Y   R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18487__5526/Y               -       A->Y   R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g88__6417/Y            -       A->Y   R     TBUFX2         5 21.1    61    52   20764    (-,-) 
  g18304__9945/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    37    38   20802    (-,-) 
  i4004_tio_board_g53__4733/Y  -       A->Y   R     TBUFX2         7 27.9    81    64   20866    (-,-) 
  g17891__6417/Y               -       B->Y   F     MXI2XL         1  4.4    94    64   20930    (-,-) 
  g17771__1617/Y               -       B->Y   R     NAND2X1        1  4.3    43    36   20967    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0   20967    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (34227 ps) Setup Check with Pin rom_0_n0161_reg/CK->SI
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -197                  
       Uncertainty:-    5000                  
     Required Time:=   55197                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-     946                  
             Slack:=   34227                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y           (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y           -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y           -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y           -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y           -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y           -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g18975/Y           -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18913/Y           -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18763__5526/Y     -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18609__9945/Y     -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18550__6417/Y     -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18532__5122/Y     -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18488__6783/Y     -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g91__2346/Y  -       A->Y  F     TBUFX2         7 26.0    74    59   20810    (-,-) 
  g18422/Y           -       A->Y  R     INVX1          4 10.7    73    51   20861    (-,-) 
  g18277__5477/Y     -       B->Y  R     AND4X1         2  6.3    41    68   20929    (-,-) 
  g18059__5526/Y     -       A1->Y R     OA22X1         1  4.2    26    41   20970    (-,-) 
  rom_0_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   20970    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (34228 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[12][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram0_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (34228 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram2_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[17][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (34228 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[10][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[10][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram2_ram_array_reg[10][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[16][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[16][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[16][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[12][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[14][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[14][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[14][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[10][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (34228 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram1_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[15][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (34228 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (34228 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (34228 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[18][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram2_ram_array_reg[18][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (34228 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[18][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     929                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20953    (-,-) 
  ram_0_ram0_ram_array_reg[18][0]/D -       -     R     SDFFQX1       16    -     -     0   20953    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (34228 ps) Setup Check with Pin rom_1_n0161_reg/CK->SI
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -197                  
       Uncertainty:-    5000                  
     Required Time:=   55197                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-     944                  
             Slack:=   34228                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y           (a)     A->Y  F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y           -       S0->Y F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y           -       A->Y  R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y           -       B->Y  R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y           -       A->Y  R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y           -       B->Y  R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19015/Y           -       B->Y  F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18856__6131/Y     -       B0->Y R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18726__1666/Y     -       B->Y  R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18624__1617/Y     -       A->Y  F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18552__2398/Y     -       C->Y  F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18530__2802/Y     -       D->Y  F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18490__1617/Y     -       A->Y  F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g89__7410/Y  -       A->Y  F     TBUFX2         5 21.6    62    52   20803    (-,-) 
  g18421/Y           -       A->Y  R     INVX1          5 12.9    83    55   20858    (-,-) 
  g18278__2398/Y     -       B->Y  R     AND4X1         2  6.3    41    69   20927    (-,-) 
  g18058__8428/Y     -       A1->Y R     OA22X1         1  4.2    26    41   20969    (-,-) 
  rom_1_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   20969    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (34230 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[12][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[12][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram0_ram_array_reg[12][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (34230 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram2_ram_array_reg[12][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[19][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[17][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (34230 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[8][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[8][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram0_ram_array_reg[8][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[18][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[18][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[16][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (34230 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[14][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[14][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram1_ram_array_reg[14][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (34230 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram1_ram_array_reg[10][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[10][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (34230 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram1_ram_array_reg[9][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[15][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (34230 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[15][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[15][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram1_ram_array_reg[15][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (34230 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                         (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (34230 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[16][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram2_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (34230 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[16][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -181                  
       Uncertainty:-    5000                  
     Required Time:=   55181                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     927                  
             Slack:=   34230                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    62    53   20765    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.9    80    54   20819    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 20.4   111    87   20906    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 36.8    69    45   20951    (-,-) 
  ram_0_ram0_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   20951    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (34235 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -145                  
       Uncertainty:-    5000                  
     Required Time:=   55145                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     886                  
             Slack:=   34235                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                    (a)     A->Y   R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                    -       S0->Y  R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                    -       A->Y   F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                    -       B->Y   F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                    -       B->Y   R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                    -       B->Y   F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18928/Y                    -       B->Y   R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18894/Y                    -       B0->Y  F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18744__6131/Y              -       A->Y   F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18626__1705/Y              -       B->Y   R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18533__8246/Y              -       B->Y   R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18489__3680/Y              -       A->Y   R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g90__7482/Y           -       A->Y   R     TBUFX2         6 23.3    67    56   20768    (-,-) 
  g18308__7410/Y              -       A1N->Y R     OAI2BB1X1      1  4.5    37    39   20806    (-,-) 
  i4004_tio_board_g3__7098/Y  -       A->Y   R     TBUFX2         7 27.9    81    64   20870    (-,-) 
  g17809__5115/Y              -       A1N->Y R     OAI2BB1X1      1  4.2    31    40   20910    (-,-) 
  i4004_sp_board_row_reg[0]/D -       -      R     DFFX1          1    -     -     0   20910    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (34237 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -183                  
       Uncertainty:-    5000                  
     Required Time:=   55183                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-     922                  
             Slack:=   34237                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g19003/Y                      -       B->Y   F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18805__6161/Y                -       B0->Y  R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18713__8246/Y                -       B->Y   R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18615__5477/Y                -       A->Y   F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18548__1666/Y                -       C->Y   F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18533__8246/Y                -       D->Y   F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18489__3680/Y                -       A->Y   F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g90__7482/Y             -       A->Y   F     TBUFX2         6 23.7    68    56   20806    (-,-) 
  g18308__7410/Y                -       A1N->Y F     OAI2BB1X1      1  4.5    51    43   20849    (-,-) 
  i4004_tio_board_g3__7098/Y    -       A->Y   F     TBUFX2         7 28.4    81    65   20914    (-,-) 
  g18186/Y                      -       A->Y   R     INVX1          1  4.2    39    33   20946    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        1    -     -     0   20946    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (34237 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           25     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10025     
                                              
             Setup:-    -183                  
       Uncertainty:-    5000                  
     Required Time:=   55183                  
      Launch Clock:-   10025                  
       Input Delay:-   10000                  
         Data Path:-     921                  
             Slack:=   34237                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 16.2    47     0   20025    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 31.6   175   106   20130    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 18.1    99    94   20225    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 19.4   125    83   20308    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 16.6    50    54   20362    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.7    61    50   20412    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.5    66    51   20462    (-,-) 
  g18975/Y                      -       B->Y   F     NOR2BX1        1  4.3    36    30   20493    (-,-) 
  g18913/Y                      -       B0->Y  R     AOI21X1        1  4.2    54    39   20532    (-,-) 
  g18763__5526/Y                -       B->Y   R     AND2X1         1  4.4    27    37   20569    (-,-) 
  g18609__9945/Y                -       A->Y   F     NAND2X1        1  4.2    47    34   20602    (-,-) 
  g18550__6417/Y                -       C->Y   F     OR4X1          1  4.1    30    60   20663    (-,-) 
  g18532__5122/Y                -       D->Y   F     OR4X1          1  4.2    30    52   20715    (-,-) 
  g18488__6783/Y                -       A->Y   F     OR2X1          1  4.5    27    36   20751    (-,-) 
  ram_0_g91__2346/Y             -       A->Y   F     TBUFX2         7 26.0    74    59   20810    (-,-) 
  g18309__6417/Y                -       A1N->Y F     OAI2BB1X1      1  4.5    51    43   20853    (-,-) 
  i4004_tio_board_g55__6161/Y   -       A->Y   F     TBUFX2         6 26.3    75    61   20914    (-,-) 
  g18184/Y                      -       A->Y   R     INVX1          1  4.2    38    32   20946    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        1    -     -     0   20946    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (34238 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           24     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10024     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10024                  
       Input Delay:-   10000                  
         Data Path:-     920                  
             Slack:=   34238                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     F     (arrival)      6 15.9    47     0   20024    (-,-) 
  g19214/Y                          (a)     A->Y  R     INVX1         14 31.6   182   109   20133    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 18.1   103    95   20229    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 19.4   121    83   20311    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 16.5    53    69   20380    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 11.4   125    81   20461    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 11.1    79    61   20522    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.4    60    49   20571    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.2    52    29   20600    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.4    26    29   20629    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20651    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.2    26    32   20683    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20712    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.7    74    60   20771    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.7    70    50   20822    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 20.4   110    86   20908    (-,-) 
  g17907/Y                          -       A->Y  R     CLKINVX12     32 71.7    51    37   20945    (-,-) 
  ram_0_ram0_ram_array_reg[15][0]/D -       -     R     SDFFQX1       32    -     -     0   20945    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


