/*
 * arch/arm/mach-tz3000/include/mach/regs/dispif_offs_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef DISPIF_OFFS_DEF_H
#define DISPIF_OFFS_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

#define DISPIF_IRQ_HBLK_R_MODE_OFFS    0x00000000
#define DISPIF_IRQ_HBLK_R_MODE2_OFFS   0x00000004
#define DISPIF_IRQ_HBLK_R_MODE3_OFFS   0x00000008
#define DISPIF_IRQ_VBLK_R_MODE_OFFS    0x0000000C
#define DISPIF_IRQ_VBLK_F_MODE_OFFS    0x00000010
#define DISPIF_MDI_GO_OFFS             0x00000020
#define DISPIF_HV_MAX_OFFS             0x00000030
#define DISPIF_HV_DLY_OFFS             0x00000034
#define DISPIF_HBLK_OFFS               0x00000038
#define DISPIF_HBLK2_OFFS              0x0000003C
#define DISPIF_HD_OFFS                 0x00000040
#define DISPIF_HD2_OFFS                0x00000044
#define DISPIF_VBLK_OFFS               0x00000050
#define DISPIF_VD_R_OFFS               0x00000054
#define DISPIF_VD_F_OFFS               0x00000058
#define DISPIF_DTG_START_OFFS          0x00000060
#define DISPIF_DTG_STOP_OFFS           0x00000064
#define DISPIF_DTG_FORCE_STOP_OFFS     0x00000068
#define DISPIF_HS_0_OFFS               0x00000070
#define DISPIF_HS_0_SET1_OFFS          0x00000074
#define DISPIF_HS_0_SET2_OFFS          0x00000078
#define DISPIF_IRQ_EN_OFFS             0x00000080
#define DISPIF_IRQ_STAT_OFFS           0x00000084
#define DISPIF_DTG_STAT_OFFS           0x00000090
#define DISPIF_DATA_STAT_OFFS          0x00000094
#define DISPIF_DSI_PPI_STARTCNTRL_OFFS 0x00000304
#define DISPIF_DSI_PPI_STATUS_OFFS     0x00000308
#define DISPIF_DSI_PPI_LINEINTCNT_OFFS 0x00000310
#define DISPIF_DSI_PPI_LPTXTIMECNT_OFFS 0x00000314
#define DISPIF_DSI_PPI_TCLK_HEADERCNT_OFFS 0x00000318
#define DISPIF_DSI_PPI_TCLK_TRAILCNT_OFFS 0x0000031C
#define DISPIF_DSI_PPI_THS_HEADERCNT_OFFS 0x00000320
#define DISPIF_DSI_PPI_TWAKEUP_OFFS    0x00000324
#define DISPIF_DSI_PPI_TCLK_POSTCNT_OFFS 0x00000328
#define DISPIF_DSI_PPI_THS_TRAILCNT_OFFS 0x0000032C
#define DISPIF_DSI_PPI_HSTXVREGCNT_OFFS 0x00000330
#define DISPIF_DSI_PPI_HSTXVREGTN_OFFS 0x00000334
#define DISPIF_DSI_PPI_TXOPTIONCNTRL_OFFS 0x00000338
#define DISPIF_DSI_PPI_BTACNTRL1_OFFS  0x0000033C
#define DISPIF_DSI_DCS_OFFS            0x00000400
#define DISPIF_DSI_CONTROL_OFFS        0x0000040C
#define DISPIF_DSI_STATUS_OFFS         0x00000410
#define DISPIF_DSI_INT_OFFS            0x00000414
#define DISPIF_DSI_INT_ENA_OFFS        0x00000418
#define DISPIF_DSI_HTX_TO_OFFS         0x0000041C
#define DISPIF_DSI_LRXH_TO_OFFS        0x00000420
#define DISPIF_DSI_TA_TO_OFFS          0x00000424
#define DISPIF_DSI_PR_TO_OFFS          0x00000428
#define DISPIF_DSI_SYNC_TO_OFFS        0x0000042C
#define DISPIF_DSI_RXFIFO_OFFS         0x00000430
#define DISPIF_DSI_ACKERR_INTEN_OFFS   0x00000434
#define DISPIF_DSI_ACKERR_INTENA_OFFS  0x00000438
#define DISPIF_DSI_ACKERR_HALT_OFFS    0x0000043C
#define DISPIF_DSI_RXERR_OFFS          0x00000440
#define DISPIF_DSI_RXERR_INTENA_OFFS   0x00000444
#define DISPIF_DSI_RXERR_HALT_OFFS     0x00000448
#define DISPIF_DSI_ERR_OFFS            0x0000044C
#define DISPIF_DSI_ERR_INTENA_OFFS     0x00000450
#define DISPIF_DSI_ERR_HALT_OFFS       0x00000454
#define DISPIF_DSI_CQ0_OFFS            0x00000500
#define DISPIF_DSI_RESET_OFFS          0x00000504
#define DISPIF_DSI_CONTINUE_OFFS       0x00000508
#define DISPIF_DSI_INT_CLR_OFFS        0x0000050C
#define DISPIF_DSI_CQ1_OFFS            0x00000510
#define DISPIF_DSI_PAUSE_OFFS          0x00000514
#define DISPIF_DSI_START_OFFS          0x00000518
#define DISPIF_CQ1SKIP_OFFS            0x0000051C
#define DISPIF_LPFIFO_OFFS             0x00000520
#define DISPIF_DSI_DPHY_CLW_DPHYCONTTX_OFFS 0x00000800
#define DISPIF_DSI_DPHY_D0W_DPHYCONTTX_OFFS 0x00000804
#define DISPIF_DSI_DPHY_D1W_DPHYCONTTX_OFFS 0x00000808
#define DISPIF_DSI_DPHY_D2W_DPHYCONTTX_OFFS 0x0000080C
#define DISPIF_DSI_DPHY_D3W_DPHYCONTTX_OFFS 0x00000810
#define DISPIF_DSI_DPHY_CLWCNTRL_OFFS  0x00000840
#define DISPIF_DSI_DPHY_D0WCNTRL_OFFS  0x00000844
#define DISPIF_DSI_DPHY_D1WCNTRL_OFFS  0x00000848
#define DISPIF_DSI_DPHY_D2WCNTRL_OFFS  0x0000084C
#define DISPIF_DSI_DPHY_D3WCNTRL_OFFS  0x00000850
#define DISPIF_BYPCKEN_OFFS            0x00000900
#define DISPIF_CKEN_OFFS               0x00000904
#define DISPIF_CKTRISTATE_OFFS         0x00000908
#define DISPIF_ENABLE_OFFS             0x0000090C
#define DISPIF_EXTFBEN_OFFS            0x00000910
#define DISPIF_FBD_OFFS                0x00000914
#define DISPIF_FRS_OFFS                0x00000918
#define DISPIF_LBWS_OFFS               0x0000091C
#define DISPIF_LFBREN_OFFS             0x00000920
#define DISPIF_PRD_OFFS                0x00000924
#define DISPIF_TEST_OFFS               0x00000930
#define DISPIF_DISPIF_CGATE_OFFS       0x00000980
#define DISPIF_DISPIF_IRQMOD_OFFS      0x00000984
#define DISPIF_DISPIF_IRQSEL_OFFS      0x00000988
#define DISPIF_FCONVA_START_OFFS       0x00001000
#define DISPIF_FCONVA_ABORT_OFFS       0x00001004
#define DISPIF_FCONVA_SET_DUMMY_READ_OFFS 0x00001010
#define DISPIF_FCONVA_SET_BUSIF_OFFS   0x00001014
#define DISPIF_FCONVA_SET_SEL_ALPHA_OFFS 0x00001018
#define DISPIF_FCONVA_IRQ_OFFS         0x00001020
#define DISPIF_FCONVA_SET_IRQ_MASK_OFFS 0x00001024
#define DISPIF_FCONVA_SET_Y2RMTX_OFFSET_OFFS 0x00001040
#define DISPIF_FCONVA_SET_Y2RMTX_COEF00_OFFS 0x00001044
#define DISPIF_FCONVA_SET_Y2RMTX_COEF01_OFFS 0x00001048
#define DISPIF_FCONVA_SET_Y2RMTX_COEF02_OFFS 0x0000104C
#define DISPIF_FCONVA_SET_Y2RMTX_COEF10_OFFS 0x00001050
#define DISPIF_FCONVA_SET_Y2RMTX_COEF11_OFFS 0x00001054
#define DISPIF_FCONVA_SET_Y2RMTX_COEF12_OFFS 0x00001058
#define DISPIF_FCONVA_SET_Y2RMTX_COEF20_OFFS 0x0000105C
#define DISPIF_FCONVA_SET_Y2RMTX_COEF21_OFFS 0x00001060
#define DISPIF_FCONVA_SET_Y2RMTX_COEF22_OFFS 0x00001064
#define DISPIF_FCONVA_SET_RGBLIMIT_OFFS 0x00001068
#define DISPIF_FCONVA_SET_R2YMTX_OFFSET_OFFS 0x00001080
#define DISPIF_FCONVA_SET_R2YMTX_COEF00_OFFS 0x00001084
#define DISPIF_FCONVA_SET_R2YMTX_COEF01_OFFS 0x00001088
#define DISPIF_FCONVA_SET_R2YMTX_COEF02_OFFS 0x0000108C
#define DISPIF_FCONVA_SET_R2YMTX_COEF10_OFFS 0x00001090
#define DISPIF_FCONVA_SET_R2YMTX_COEF11_OFFS 0x00001094
#define DISPIF_FCONVA_SET_R2YMTX_COEF12_OFFS 0x00001098
#define DISPIF_FCONVA_SET_R2YMTX_COEF20_OFFS 0x0000109C
#define DISPIF_FCONVA_SET_R2YMTX_COEF21_OFFS 0x000010A0
#define DISPIF_FCONVA_SET_R2YMTX_COEF22_OFFS 0x000010A4
#define DISPIF_FCONVA_SET_YLIMIT_OFFS  0x000010A8
#define DISPIF_FCONVA_SET_CLIMIT_OFFS  0x000010AC
#define DISPIF_FCONVA_TRANS_IN_FORMAT_OFFS 0x00001100
#define DISPIF_FCONVA_TRANS_IN_HSIZE_OFFS 0x00001104
#define DISPIF_FCONVA_TRANS_IN_VSIZE_OFFS 0x00001108
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_GY_OFFS 0x00001110
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_BCB_OFFS 0x00001114
#define DISPIF_FCONVA_TRANS_IN_BASEADDR_RCR_OFFS 0x00001118
#define DISPIF_FCONVA_TRANS_IN_PITCH_GY_OFFS 0x0000111C
#define DISPIF_FCONVA_TRANS_IN_PITCH_BCB_OFFS 0x00001120
#define DISPIF_FCONVA_TRANS_IN_PITCH_RCR_OFFS 0x00001124
#define DISPIF_FCONVA_TRANS_OUT_FORMAT_OFFS 0x00001140
#define DISPIF_FCONVA_TRANS_OUT_HSIZE_OFFS 0x00001144
#define DISPIF_FCONVA_TRANS_OUT_VSIZE_OFFS 0x00001148
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_GY_OFFS 0x00001150
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_BCB_OFFS 0x00001154
#define DISPIF_FCONVA_TRANS_OUT_BASEADDR_RCR_OFFS 0x00001158
#define DISPIF_FCONVA_TRANS_OUT_PITCH_GY_OFFS 0x0000115C
#define DISPIF_FCONVA_TRANS_OUT_PITCH_BCB_OFFS 0x00001160
#define DISPIF_FCONVA_TRANS_OUT_PITCH_RCR_OFFS 0x00001164
#define DISPIF_FCONVA_TRANS_FORCE_MODE_OFFS 0x00001180
#define DISPIF_FCONVA_CH_FORCE_GY_OFFS 0x00001184
#define DISPIF_FCONVA_CH_FORCE_BCB_OFFS 0x00001188
#define DISPIF_FCONVA_CH_FORCE_R_OFFS  0x0000118C
#define DISPIF_FCONVA_CH_FORCE_A_OFFS  0x00001190
#define DISPIF_FCONVA_TRANS_CROP_OFFS  0x000011B0
#define DISPIF_FCONVA_TRANS_STATUS_OFFS 0x000011D0
#define DISPIF_FCONVA_TRANS_LINE_OFFS  0x000011D4
#define DISPIF_FCONVA_SET_IN_FORMAT0_OFFS 0x00001200
#define DISPIF_FCONVA_SET_IN_HSIZE0_OFFS 0x00001204
#define DISPIF_FCONVA_SET_IN_VSIZE0_OFFS 0x00001208
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY0_OFFS 0x00001210
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB0_OFFS 0x00001214
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR0_OFFS 0x00001218
#define DISPIF_FCONVA_SET_IN_PITCH_GY0_OFFS 0x0000121C
#define DISPIF_FCONVA_SET_IN_PITCH_BCB0_OFFS 0x00001220
#define DISPIF_FCONVA_SET_IN_PITCH_RCR0_OFFS 0x00001224
#define DISPIF_FCONVA_SET_OUT_FORMAT0_OFFS 0x00001240
#define DISPIF_FCONVA_SET_OUT_HSIZE0_OFFS 0x00001244
#define DISPIF_FCONVA_SET_OUT_VSIZE0_OFFS 0x00001248
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY0_OFFS 0x00001250
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB0_OFFS 0x00001254
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR0_OFFS 0x00001258
#define DISPIF_FCONVA_SET_OUT_PITCH_GY0_OFFS 0x0000125C
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB0_OFFS 0x00001260
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR0_OFFS 0x00001264
#define DISPIF_FCONVA_SET_FORCE_MODE0_OFFS 0x00001280
#define DISPIF_FCONVA_SET_FORCE_GY0_OFFS 0x00001284
#define DISPIF_FCONVA_SET_FORCE_BCB0_OFFS 0x00001288
#define DISPIF_FCONVA_SET_FORCE_RCR0_OFFS 0x0000128C
#define DISPIF_FCONVA_SET_FORCE_A0_OFFS 0x00001290
#define DISPIF_FCONVA_SET_CROP0_OFFS   0x000012B0
#define DISPIF_FCONVA_SET_IN_FORMAT1_OFFS 0x00001300
#define DISPIF_FCONVA_SET_IN_HSIZE1_OFFS 0x00001304
#define DISPIF_FCONVA_SET_IN_VSIZE1_OFFS 0x00001308
#define DISPIF_FCONVA_SET_IN_BASEADDR_GY1_OFFS 0x00001310
#define DISPIF_FCONVA_SET_IN_BASEADDR_BCB1_OFFS 0x00001314
#define DISPIF_FCONVA_SET_IN_BASEADDR_RCR1_OFFS 0x00001318
#define DISPIF_FCONVA_SET_IN_PITCH_GY1_OFFS 0x0000131C
#define DISPIF_FCONVA_SET_IN_PITCH_BCB1_OFFS 0x00001320
#define DISPIF_FCONVA_SET_IN_PITCH_RCR1_OFFS 0x00001324
#define DISPIF_FCONVA_SET_OUT_FORMAT1_OFFS 0x00001340
#define DISPIF_FCONVA_SET_OUT_HSIZE1_OFFS 0x00001344
#define DISPIF_FCONVA_SET_OUT_VSIZE1_OFFS 0x00001348
#define DISPIF_FCONVA_SET_OUT_BASEADDR_GY1_OFFS 0x00001350
#define DISPIF_FCONVA_SET_OUT_BASEADDR_BCB1_OFFS 0x00001354
#define DISPIF_FCONVA_SET_OUT_BASEADDR_RCR1_OFFS 0x00001358
#define DISPIF_FCONVA_SET_OUT_PITCH_GY1_OFFS 0x0000135C
#define DISPIF_FCONVA_SET_OUT_PITCH_BCB1_OFFS 0x00001360
#define DISPIF_FCONVA_SET_OUT_PITCH_RCR1_OFFS 0x00001364
#define DISPIF_FCONVA_SET_FORCE_MODE1_OFFS 0x00001380
#define DISPIF_FCONVA_SET_FORCE_GY1_OFFS 0x00001384
#define DISPIF_FCONVA_SET_FORCE_BCB1_OFFS 0x00001388
#define DISPIF_FCONVA_SET_FORCE_RCR1_OFFS 0x0000138C
#define DISPIF_FCONVA_SET_FORCE_A1_OFFS 0x00001390
#define DISPIF_FCONVA_SET_CROP1_OFFS   0x000013B0
#define DISPIF_FCONVB_START_OFFS       0x00002000
#define DISPIF_FCONVB_ABORT_OFFS       0x00002004
#define DISPIF_FCONVB_SET_DUMMY_READ_OFFS 0x00002010
#define DISPIF_FCONVB_SET_BUSIF_OFFS   0x00002014
#define DISPIF_FCONVB_SET_SEL_ALPHA_OFFS 0x00002018
#define DISPIF_FCONVB_IRQ_OFFS         0x00002020
#define DISPIF_FCONVB_SET_IRQ_MASK_OFFS 0x00002024
#define DISPIF_FCONVB_SET_Y2RMTX_OFFSET_OFFS 0x00002040
#define DISPIF_FCONVB_SET_Y2RMTX_COEF00_OFFS 0x00002044
#define DISPIF_FCONVB_SET_Y2RMTX_COEF01_OFFS 0x00002048
#define DISPIF_FCONVB_SET_Y2RMTX_COEF02_OFFS 0x0000204C
#define DISPIF_FCONVB_SET_Y2RMTX_COEF10_OFFS 0x00002050
#define DISPIF_FCONVB_SET_Y2RMTX_COEF11_OFFS 0x00002054
#define DISPIF_FCONVB_SET_Y2RMTX_COEF12_OFFS 0x00002058
#define DISPIF_FCONVB_SET_Y2RMTX_COEF20_OFFS 0x0000205C
#define DISPIF_FCONVB_SET_Y2RMTX_COEF21_OFFS 0x00002060
#define DISPIF_FCONVB_SET_Y2RMTX_COEF22_OFFS 0x00002064
#define DISPIF_FCONVB_SET_RGBLIMIT_OFFS 0x00002068
#define DISPIF_FCONVB_SET_R2YMTX_OFFSET_OFFS 0x00002080
#define DISPIF_FCONVB_SET_R2YMTX_COEF00_OFFS 0x00002084
#define DISPIF_FCONVB_SET_R2YMTX_COEF01_OFFS 0x00002088
#define DISPIF_FCONVB_SET_R2YMTX_COEF02_OFFS 0x0000208C
#define DISPIF_FCONVB_SET_R2YMTX_COEF10_OFFS 0x00002090
#define DISPIF_FCONVB_SET_R2YMTX_COEF11_OFFS 0x00002094
#define DISPIF_FCONVB_SET_R2YMTX_COEF12_OFFS 0x00002098
#define DISPIF_FCONVB_SET_R2YMTX_COEF20_OFFS 0x0000209C
#define DISPIF_FCONVB_SET_R2YMTX_COEF21_OFFS 0x000020A0
#define DISPIF_FCONVB_SET_R2YMTX_COEF22_OFFS 0x000020A4
#define DISPIF_FCONVB_SET_YLIMIT_OFFS  0x000020A8
#define DISPIF_FCONVB_SET_CLIMIT_OFFS  0x000020AC
#define DISPIF_FCONVB_TRANS_IN_FORMAT_OFFS 0x00002100
#define DISPIF_FCONVB_TRANS_IN_HSIZE_OFFS 0x00002104
#define DISPIF_FCONVB_TRANS_IN_VSIZE_OFFS 0x00002108
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_GY_OFFS 0x00002110
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_BCB_OFFS 0x00002114
#define DISPIF_FCONVB_TRANS_IN_BASEADDR_RCR_OFFS 0x00002118
#define DISPIF_FCONVB_TRANS_IN_PITCH_GY_OFFS 0x0000211C
#define DISPIF_FCONVB_TRANS_IN_PITCH_BCB_OFFS 0x00002120
#define DISPIF_FCONVB_TRANS_IN_PITCH_RCR_OFFS 0x00002124
#define DISPIF_FCONVB_TRANS_OUT_FORMAT_OFFS 0x00002140
#define DISPIF_FCONVB_TRANS_OUT_HSIZE_OFFS 0x00002144
#define DISPIF_FCONVB_TRANS_OUT_VSIZE_OFFS 0x00002148
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_GY_OFFS 0x00002150
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_BCB_OFFS 0x00002154
#define DISPIF_FCONVB_TRANS_OUT_BASEADDR_RCR_OFFS 0x00002158
#define DISPIF_FCONVB_TRANS_OUT_PITCH_GY_OFFS 0x0000215C
#define DISPIF_FCONVB_TRANS_OUT_PITCH_BCB_OFFS 0x00002160
#define DISPIF_FCONVB_TRANS_OUT_PITCH_RCR_OFFS 0x00002164
#define DISPIF_FCONVB_TRANS_FORCE_MODE_OFFS 0x00002180
#define DISPIF_FCONVB_CH_FORCE_GY_OFFS 0x00002184
#define DISPIF_FCONVB_CH_FORCE_BCB_OFFS 0x00002188
#define DISPIF_FCONVB_CH_FORCE_R_OFFS  0x0000218C
#define DISPIF_FCONVB_CH_FORCE_A_OFFS  0x00002190
#define DISPIF_FCONVB_TRANS_CROP_OFFS  0x000021B0
#define DISPIF_FCONVB_TRANS_STATUS_OFFS 0x000021D0
#define DISPIF_FCONVB_TRANS_LINE_OFFS  0x000021D4
#define DISPIF_FCONVB_SET_IN_FORMAT0_OFFS 0x00002200
#define DISPIF_FCONVB_SET_IN_HSIZE0_OFFS 0x00002204
#define DISPIF_FCONVB_SET_IN_VSIZE0_OFFS 0x00002208
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY0_OFFS 0x00002210
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB0_OFFS 0x00002214
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR0_OFFS 0x00002218
#define DISPIF_FCONVB_SET_IN_PITCH_GY0_OFFS 0x0000221C
#define DISPIF_FCONVB_SET_IN_PITCH_BCB0_OFFS 0x00002220
#define DISPIF_FCONVB_SET_IN_PITCH_RCR0_OFFS 0x00002224
#define DISPIF_FCONVB_SET_OUT_FORMAT0_OFFS 0x00002240
#define DISPIF_FCONVB_SET_OUT_HSIZE0_OFFS 0x00002244
#define DISPIF_FCONVB_SET_OUT_VSIZE0_OFFS 0x00002248
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY0_OFFS 0x00002250
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB0_OFFS 0x00002254
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR0_OFFS 0x00002258
#define DISPIF_FCONVB_SET_OUT_PITCH_GY0_OFFS 0x0000225C
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB0_OFFS 0x00002260
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR0_OFFS 0x00002264
#define DISPIF_FCONVB_SET_FORCE_MODE0_OFFS 0x00002280
#define DISPIF_FCONVB_SET_FORCE_GY0_OFFS 0x00002284
#define DISPIF_FCONVB_SET_FORCE_BCB0_OFFS 0x00002288
#define DISPIF_FCONVB_SET_FORCE_RCR0_OFFS 0x0000228C
#define DISPIF_FCONVB_SET_FORCE_A0_OFFS 0x00002290
#define DISPIF_FCONVB_SET_CROP0_OFFS   0x000022B0
#define DISPIF_FCONVB_SET_IN_FORMAT1_OFFS 0x00002300
#define DISPIF_FCONVB_SET_IN_HSIZE1_OFFS 0x00002304
#define DISPIF_FCONVB_SET_IN_VSIZE1_OFFS 0x00002308
#define DISPIF_FCONVB_SET_IN_BASEADDR_GY1_OFFS 0x00002310
#define DISPIF_FCONVB_SET_IN_BASEADDR_BCB1_OFFS 0x00002314
#define DISPIF_FCONVB_SET_IN_BASEADDR_RCR1_OFFS 0x00002318
#define DISPIF_FCONVB_SET_IN_PITCH_GY1_OFFS 0x0000231C
#define DISPIF_FCONVB_SET_IN_PITCH_BCB1_OFFS 0x00002320
#define DISPIF_FCONVB_SET_IN_PITCH_RCR1_OFFS 0x00002324
#define DISPIF_FCONVB_SET_OUT_FORMAT1_OFFS 0x00002340
#define DISPIF_FCONVB_SET_OUT_HSIZE1_OFFS 0x00002344
#define DISPIF_FCONVB_SET_OUT_VSIZE1_OFFS 0x00002348
#define DISPIF_FCONVB_SET_OUT_BASEADDR_GY1_OFFS 0x00002350
#define DISPIF_FCONVB_SET_OUT_BASEADDR_BCB1_OFFS 0x00002354
#define DISPIF_FCONVB_SET_OUT_BASEADDR_RCR1_OFFS 0x00002358
#define DISPIF_FCONVB_SET_OUT_PITCH_GY1_OFFS 0x0000235C
#define DISPIF_FCONVB_SET_OUT_PITCH_BCB1_OFFS 0x00002360
#define DISPIF_FCONVB_SET_OUT_PITCH_RCR1_OFFS 0x00002364
#define DISPIF_FCONVB_SET_FORCE_MODE1_OFFS 0x00002380
#define DISPIF_FCONVB_SET_FORCE_GY1_OFFS 0x00002384
#define DISPIF_FCONVB_SET_FORCE_BCB1_OFFS 0x00002388
#define DISPIF_FCONVB_SET_FORCE_RCR1_OFFS 0x0000238C
#define DISPIF_FCONVB_SET_FORCE_A1_OFFS 0x00002390
#define DISPIF_FCONVB_SET_CROP1_OFFS   0x000023B0
#define DISPIF_FCONVC_ACT_OFFS         0x00003000
#define DISPIF_FCONVC_SETTING_OFFS     0x00003004
#define DISPIF_FCONVC_KICKA_CHANNEL_OFFS 0x00003010
#define DISPIF_FCONVC_KICKA_TB_OFFS    0x00003014
#define DISPIF_FCONVC_KICKB_CHANNEL_OFFS 0x00003018
#define DISPIF_FCONVC_KICKB_TB_OFFS    0x0000301C
#define DISPIF_FCONVC_MGSETTING_OFFS   0x00003020
#define DISPIF_FCONVC_DSIERRFIXVAL_OFFS 0x00003024

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* DISPIF_OFFS_DEF_H */
