<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1717750850254" as="style"/><link rel="stylesheet" href="styles.css?v=1717750850254"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://spectrum.ieee.org/hybrid-bonding">Hybrid Bonding: 3D Chip Tech to Save Moore&#x27;s Law</a> <span class="domain">(<a href="https://spectrum.ieee.org">spectrum.ieee.org</a>)</span></div><div class="subtext"><span>rbanffy</span> | <span>14 comments</span></div><br/><div><div id="40604739" class="c"><input type="checkbox" id="c-40604739" checked=""/><div class="controls bullet"><span class="by">Taniwha</span><span>|</span><a href="#40606003">next</a><span>|</span><label class="collapse" for="c-40604739">[-]</label><label class="expand" for="c-40604739">[1 more]</label></div><br/><div class="children"><div class="content">These connections are big compared to other features - that means more capacitance (but far less than pins and PCB traces) that means that you are not going to be building designs where there&#x27;s a design block moves into 3D more it&#x27;s for connecting logical blocks together (CPU&#x27;s L1 to L2&#x2F;L3 to memory) the sorts of places where you can spend a clock to move data between layers.<p>As other&#x27;s have mentioned dealing with heat is an issue too - all those insulating layers don&#x27;t conduct heat well either - 3D chips tend to the &quot;hairy smoking golfball&quot; scenario where getting rid of heat becomes your biggest problem</div><br/></div></div><div id="40606003" class="c"><input type="checkbox" id="c-40606003" checked=""/><div class="controls bullet"><span class="by">gtsnexp</span><span>|</span><a href="#40604739">prev</a><span>|</span><a href="#40603112">next</a><span>|</span><label class="collapse" for="c-40606003">[-]</label><label class="expand" for="c-40606003">[1 more]</label></div><br/><div class="children"><div class="content">Could it be that by enabling dense, efficient connections between stacked chips, we are not only sustaining Moore’s Law but also paving the way for new chip architectures? What could integrating exotic materials and functions within a single package mean for the future of HPC?</div><br/></div></div><div id="40603112" class="c"><input type="checkbox" id="c-40603112" checked=""/><div class="controls bullet"><span class="by">causality0</span><span>|</span><a href="#40606003">prev</a><span>|</span><label class="collapse" for="c-40603112">[-]</label><label class="expand" for="c-40603112">[11 more]</label></div><br/><div class="children"><div class="content">How do they solve the problem of doubling the component count without reducing the node size also doubling the power consumption and heat generation?</div><br/><div id="40605612" class="c"><input type="checkbox" id="c-40605612" checked=""/><div class="controls bullet"><span class="by">dehrmann</span><span>|</span><a href="#40603112">parent</a><span>|</span><a href="#40603250">next</a><span>|</span><label class="collapse" for="c-40605612">[-]</label><label class="expand" for="c-40605612">[1 more]</label></div><br/><div class="children"><div class="content">I was thinking this, and figured it wasn&#x27;t viable for CPUs because they&#x27;re already near the limits be being reasonably air cooled.<p>It&#x27;s probably good news for RAM and SSDs, though.</div><br/></div></div><div id="40603250" class="c"><input type="checkbox" id="c-40603250" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#40603112">parent</a><span>|</span><a href="#40605612">prev</a><span>|</span><a href="#40605133">next</a><span>|</span><label class="collapse" for="c-40603250">[-]</label><label class="expand" for="c-40603250">[4 more]</label></div><br/><div class="children"><div class="content">They don&#x27;t. You get twice the transistors, twice the power, and more than twice the cost (because the bonding itself costs money). See GPUs where power is increasing from 700 W to 1500 W. Moore&#x27;s Law without Dennard scaling is kind of meh. You do save on networking because you need fewer servers.</div><br/><div id="40603623" class="c"><input type="checkbox" id="c-40603623" checked=""/><div class="controls bullet"><span class="by">kaibee</span><span>|</span><a href="#40603112">root</a><span>|</span><a href="#40603250">parent</a><span>|</span><a href="#40605133">next</a><span>|</span><label class="collapse" for="c-40603623">[-]</label><label class="expand" for="c-40603623">[3 more]</label></div><br/><div class="children"><div class="content">How do you get twice the power without the chip gaining a gooey caramel filling?</div><br/><div id="40603700" class="c"><input type="checkbox" id="c-40603700" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#40603112">root</a><span>|</span><a href="#40603623">parent</a><span>|</span><a href="#40605133">next</a><span>|</span><label class="collapse" for="c-40603700">[-]</label><label class="expand" for="c-40603700">[2 more]</label></div><br/><div class="children"><div class="content">That&#x27;s tricky. For example, AMD bonds more cache on top of their cache but they don&#x27;t put anything on top of the cores to prevent them from melting.</div><br/><div id="40604004" class="c"><input type="checkbox" id="c-40604004" checked=""/><div class="controls bullet"><span class="by">wtallis</span><span>|</span><a href="#40603112">root</a><span>|</span><a href="#40603700">parent</a><span>|</span><a href="#40605133">next</a><span>|</span><label class="collapse" for="c-40604004">[-]</label><label class="expand" for="c-40604004">[1 more]</label></div><br/><div class="children"><div class="content">I think the current version of their 3D cache does now extend over the cores and not just the cache of the underlying die.<p>The other big factor is that their cache chiplets are built with a fab process and standard cells that cannot tolerate high voltages, so the cores (which are on the same power rail) are constrained to not operate at the extreme end of the voltage&#x2F;frequency curve where high-end desktop processors sacrifice everything to win a benchmark.</div><br/></div></div></div></div></div></div></div></div><div id="40605133" class="c"><input type="checkbox" id="c-40605133" checked=""/><div class="controls bullet"><span class="by">_carbyau_</span><span>|</span><a href="#40603112">parent</a><span>|</span><a href="#40603250">prev</a><span>|</span><a href="#40604185">next</a><span>|</span><label class="collapse" for="c-40605133">[-]</label><label class="expand" for="c-40605133">[2 more]</label></div><br/><div class="children"><div class="content">You are right that geometry suggests a volume(heat generation) to surface area(heat dissipation) issue arising. You clearly don&#x27;t want to build a sphere of pure compute layers.<p>But with the ability to stack compute layers AND non-compute layers of varying thickness you now can have most any 3D shape you like. There will be adverse effects that distance will have on spacing things out of course.<p>Maybe stack a bunch of compute rings to form a hollow tube with liquid cooling though the middle and outside?<p>Or reverse that and have multiple compute sticks hanging off a baseboard dipping into your cooling vat like some reactor homage.<p>I think liquid cooling will become more commonplace.<p>Early days yet and brighter minds than mine will make things work but I am optimistic for the future!</div><br/></div></div><div id="40604185" class="c"><input type="checkbox" id="c-40604185" checked=""/><div class="controls bullet"><span class="by">Manabu-eo</span><span>|</span><a href="#40603112">parent</a><span>|</span><a href="#40605133">prev</a><span>|</span><a href="#40604725">next</a><span>|</span><label class="collapse" for="c-40604185">[-]</label><label class="expand" for="c-40604185">[1 more]</label></div><br/><div class="children"><div class="content">Dark Silicon. Having proportionally less transistors firing at any given time.</div><br/></div></div><div id="40604725" class="c"><input type="checkbox" id="c-40604725" checked=""/><div class="controls bullet"><span class="by">cma</span><span>|</span><a href="#40603112">parent</a><span>|</span><a href="#40604185">prev</a><span>|</span><a href="#40604356">next</a><span>|</span><label class="collapse" for="c-40604725">[-]</label><label class="expand" for="c-40604725">[1 more]</label></div><br/><div class="children"><div class="content">More component count often let&#x27;s you run same perf at lower clock (Nvidia 2000 series mobile chips had more cuda cores and lower clock than desktop and could match it at lower TDP).</div><br/></div></div></div></div></div></div></div></div></div></body></html>