# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:17:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:17:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:17:20 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:20 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:17:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:17:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:17:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:17:22 on Sep 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "RF_CU(BEHAVIOR)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# Causality operation skipped due to absence of debug database file
run 200 ns
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:20:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:20:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:20:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:20:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:20:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:20:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:20:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:20:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:20:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:20:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:08 on Sep 10,2022, Elapsed time: 0:02:46
# Errors: 6, Warnings: 179
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:20:08 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:42:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:42:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:42:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:42:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:42:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:42:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:42:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:42:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:42:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:42:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:42:07 on Sep 10,2022, Elapsed time: 0:21:59
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:42:07 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
run 200 ns
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:57 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:43:57 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:43:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:43:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:43:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:44:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:44:01 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:44:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:44:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:44:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:44:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:44:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:03 on Sep 10,2022, Elapsed time: 0:01:56
# Errors: 6, Warnings: 178
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:44:03 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
run 200 ns
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:34 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:45:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:45:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:45:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:45:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:45:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:45:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:45:41 on Sep 10,2022, Elapsed time: 0:01:38
# Errors: 6, Warnings: 193
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:45:41 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:47:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:47:21 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:21 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:47:22 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:22 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:23 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:47:23 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:47:24 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:24 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:47:25 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:25 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:47:26 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:26 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:47:26 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:26 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:47:26 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:47:26 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:47:26 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:47:28 on Sep 10,2022, Elapsed time: 0:01:47
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:47:28 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
add wave  \
sim:/dlx_testbench/UUT/CU_I/stall_forIram_1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:51 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:51:52 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:52 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:51:53 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:53 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:51:54 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:54 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:51:55 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:55 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:51:56 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:51:56 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:51:58 on Sep 10,2022, Elapsed time: 0:04:30
# Errors: 6, Warnings: 193
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:51:58 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 45 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 135 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 155 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 155 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 235 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 235 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 235 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 235 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 235 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:43 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 16:56:43 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:43 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 16:56:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 16:56:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 16:56:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 16:56:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 16:56:48 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 16:56:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 16:56:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 16:56:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:56:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 16:56:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:56:50 on Sep 10,2022, Elapsed time: 0:04:52
# Errors: 6, Warnings: 266
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 16:56:50 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:00:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:00:44 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:44 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:00:45 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:45 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:00:46 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:46 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:00:47 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:47 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:00:48 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:48 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:00:49 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:49 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:00:49 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:00:49 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:00:49 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:00:51 on Sep 10,2022, Elapsed time: 0:04:01
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:00:51 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:06:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:06:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:06:58 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:58 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:06:59 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:06:59 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:07:00 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:00 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:07:01 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:01 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:07:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:07:03 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:07:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:07:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:05 on Sep 10,2022, Elapsed time: 0:06:14
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:07:05 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# (vish-4014) No objects found matching ' '.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:07:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:07:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:07:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:07:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:07:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:07:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:41 on Sep 10,2022, Elapsed time: 0:00:36
# Errors: 1, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:07:41 on Sep 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# (vish-4014) No objects found matching ' '.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:08:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:08:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:08:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:08:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:08:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:08:08 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:08 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:08:08 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:08 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:08:08 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:08 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:08:08 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:08 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:08:08 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:08:10 on Sep 10,2022, Elapsed time: 0:00:29
# Errors: 1, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:08:10 on Sep 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# (vish-4014) No objects found matching ' '.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:08:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:08:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:08:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:08:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:08:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:08:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:08:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:08:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:34 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:08:34 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:08:34 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:08:34 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:08:36 on Sep 10,2022, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:08:36 on Sep 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 115 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:14:15 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:14:15 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:14:15 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:14:15 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:14:15 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:15 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:14:16 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:16 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:17 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:14:17 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:14:18 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:18 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:14:19 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:14:19 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:14:20 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:14:21 on Sep 10,2022, Elapsed time: 0:05:45
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:14:21 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:18:02 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:02 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:18:03 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:03 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:04 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:18:04 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:05 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:18:05 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:18:06 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:06 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:18:07 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:18:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:18:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:18:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:18:07 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:18:07 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:09 on Sep 10,2022, Elapsed time: 0:03:48
# Errors: 6, Warnings: 199
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:18:09 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 125 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:20:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:20:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:20:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:20:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:20:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:20:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:20:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:20:33 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:33 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:20:34 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:20:34 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:20:34 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:35 on Sep 10,2022, Elapsed time: 0:02:26
# Errors: 6, Warnings: 267
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:20:35 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
run 100 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:23:35 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:35 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:23:36 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:36 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:23:37 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:37 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:23:38 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:38 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:39 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:23:39 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:40 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:23:40 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:40 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:23:40 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:40 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:23:40 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:23:40 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:23:40 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:42 on Sep 10,2022, Elapsed time: 0:03:07
# Errors: 6, Warnings: 209
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:23:42 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 15 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 4  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 105 ns  Iteration: 7  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 125 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 125 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Physical_RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 145 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
add wave  \
sim:/dlx_testbench/UUT/CU_I/stall_forIram
add wave  \
sim:/dlx_testbench/UUT/CU_I/stall_forIram
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:27 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:38:27 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:27 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter_ar
# -- Compiling architecture BEHAVIOR of counter_ar
# End time: 17:38:27 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:27 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:38:27 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:27 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:38:27 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:27 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:28 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:38:28 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:38:29 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:29 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:38:30 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:30 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a.a-bubble_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity bubble_generator
# -- Compiling architecture structure of bubble_generator
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:38:31 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:31 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:38:32 on Sep 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:38:32 on Sep 10,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:38:32 on Sep 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:38:33 on Sep 10,2022, Elapsed time: 0:14:51
# Errors: 6, Warnings: 267
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:38:33 on Sep 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 25 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
