// Seed: 1616563398
module module_0 (
    input tri1 id_0
    , id_6,
    input supply0 id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4
);
  assign id_6[-1'b0] = 1;
  parameter id_7 = 1;
  logic [7:0] id_8;
  assign id_8[-1] = id_7;
endmodule
module module_1 #(
    parameter id_17 = 32'd54,
    parameter id_24 = 32'd26
) (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4
    , id_29,
    output tri1 id_5,
    output wand id_6,
    inout tri0 id_7,
    output tri0 id_8,
    input wand id_9,
    output wand id_10,
    input supply0 id_11,
    output wor id_12,
    input wor id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri _id_17,
    output tri0 id_18,
    input wor id_19,
    output tri id_20,
    input tri id_21,
    output uwire id_22,
    output tri1 id_23,
    input wor _id_24,
    inout tri id_25,
    input tri1 id_26,
    output uwire id_27
);
  wire id_30;
  always @(id_15, posedge id_30) begin : LABEL_0
    disable id_31;
  end
  wire [-1 'b0 ==  id_17 : -1] id_32;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_3,
      id_19
  );
  struct packed {
    logic [1 : -1  ==  id_24] id_33;
    id_34 id_35;
  } [-1 : 1  -  -1] id_36;
  ;
  assign id_3 = id_25;
  assign id_36.id_34 = id_17 == -1;
  logic [1  -  1 : ""] id_37;
endmodule
