Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto eabddc6aefd540faa455279a9cc4b94d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Attention_top.v" Line 10. Module Attention_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v" Line 4. Module Dff(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v" Line 4. Module Dff(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Dff.v" Line 4. Module Dff(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/QKMatMul.v" Line 8. Module QKMatMul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Transpose.v" Line 4. Module Transpose_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMatMul.v" Line 4. Module FPMatMul_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/Quantization.v" Line 5. Module Quantization_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/FPMac.v" Line 8. Module FPMac_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sources_1/new/AdderTree.v" Line 1. Module AdderTree(INPUT_DATA_WIDTH=32,DATA_LENGTH=2) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dff(DATA_WIDTH=512)
Compiling module xil_defaultlib.Transpose_default
Compiling module xil_defaultlib.AdderTree(INPUT_DATA_WIDTH=32,DA...
Compiling module xil_defaultlib.AdderTree(INPUT_DATA_WIDTH=32,DA...
Compiling module xil_defaultlib.AdderTree(INPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.Quantization_default
Compiling module xil_defaultlib.FPMac_default
Compiling module xil_defaultlib.FPMatMul_default
Compiling module xil_defaultlib.Dff(DATA_WIDTH=1024)
Compiling module xil_defaultlib.QKMatMul
Compiling module xil_defaultlib.Min(DATA_LENGTH=1)
Compiling module xil_defaultlib.Min(DATA_LENGTH=2)
Compiling module xil_defaultlib.Min(DATA_LENGTH=4)
Compiling module xil_defaultlib.Min_default
Compiling module xil_defaultlib.Quantization(INPUT_INTEGER_WIDTH...
Compiling module xil_defaultlib.Softmax(DATA_LENGTH=8)
Compiling module xil_defaultlib.MatSoftmax_default
Compiling module xil_defaultlib.AttnSoftmax
Compiling module xil_defaultlib.AdderTree_copy3
Compiling module xil_defaultlib.AdderTree_copy2
Compiling module xil_defaultlib.AdderTree_copy1
Compiling module xil_defaultlib.AdderTree(INPUT_DATA_WIDTH=32,DA...
Compiling module xil_defaultlib.Quantization(INPUT_INTEGER_WIDTH...
Compiling module xil_defaultlib.FPMac(DATA_LENGTH=8)
Compiling module xil_defaultlib.FPMatMul(COL_1=8,ROW_2=8,COL_2=4...
Compiling module xil_defaultlib.SVMatMul
Compiling module xil_defaultlib.Attention_top
Compiling module xil_defaultlib.top_tb
WARNING: [XSIM 43-3373] "E:/2025_vit_based_FPGA/source_code/Attention/Attention.srcs/sim_1/new/top_tb.v" Line 87. System function $value$plusargs is used as system task. This system function should have a LHS e.g. x=$value$plusargs().
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
