{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570480423482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570480423483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 22:33:43 2019 " "Processing started: Mon Oct 07 22:33:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570480423483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570480423483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570480423483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570480425557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resistor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file resistor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Display-test " "Found design unit 1: tb_Display-test" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426854 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Display " "Found entity 1: tb_Display" {  } { { "tb_Display.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_hd44780_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_hd44780_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_hd44780_module-hardware_driver " "Found design unit 1: lcd_driver_hd44780_module-hardware_driver" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426868 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_hd44780_module " "Found entity 1: lcd_driver_hd44780_module" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Found design unit 1: display-hardware" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426881 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-rtl " "Found design unit 1: division-rtl" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426890 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_RPM_counter-test " "Found design unit 1: tb_RPM_counter-test" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426902 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_RPM_counter " "Found entity 1: tb_RPM_counter" {  } { { "tb_RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PRODIG_RPM-test " "Found design unit 1: tb_PRODIG_RPM-test" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426915 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PRODIG_RPM " "Found entity 1: tb_PRODIG_RPM" {  } { { "tb_PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_PRODIG_RPM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426948 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RPM_counter-main " "Found design unit 1: RPM_counter-main" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426961 ""} { "Info" "ISGN_ENTITY_NAME" "1 RPM_counter " "Found entity 1: RPM_counter" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRODIG_RPM-code " "Found design unit 1: PRODIG_RPM-code" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426977 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRODIG_RPM " "Found entity 1: PRODIG_RPM" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_7_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_7_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prodig_7_seg_decoder-rtl " "Found design unit 1: prodig_7_seg_decoder-rtl" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426988 ""} { "Info" "ISGN_ENTITY_NAME" "1 prodig_7_seg_decoder " "Found entity 1: prodig_7_seg_decoder" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontdender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ontdender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ontdender-arch " "Found design unit 1: ontdender-arch" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426998 ""} { "Info" "ISGN_ENTITY_NAME" "1 ontdender " "Found entity 1: ontdender" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480426998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480426998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-rtl " "Found design unit 1: bin_bcd-rtl" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427010 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480427010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_rpm-rtl " "Found design unit 1: max_rpm-rtl" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427040 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_rpm " "Found entity 1: max_rpm" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480427040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427056 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570480427056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570480427056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRODIG_RPM " "Elaborating entity \"PRODIG_RPM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570480427242 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "weerstand PRODIG_RPM.vhd(77) " "VHDL Signal Declaration warning at PRODIG_RPM.vhd(77): used explicit default value for signal \"weerstand\" because signal was never assigned a value" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1570480427246 "|PRODIG_RPM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gemiddelde PRODIG_RPM.vhd(81) " "VHDL Signal Declaration warning at PRODIG_RPM.vhd(81): used implicit default value for signal \"gemiddelde\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570480427247 "|PRODIG_RPM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seconds_max PRODIG_RPM.vhd(83) " "Verilog HDL or VHDL warning at PRODIG_RPM.vhd(83): object \"seconds_max\" assigned a value but never read" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570480427247 "|PRODIG_RPM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minutes_max PRODIG_RPM.vhd(84) " "Verilog HDL or VHDL warning at PRODIG_RPM.vhd(84): object \"minutes_max\" assigned a value but never read" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570480427247 "|PRODIG_RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM_counter RPM_counter:u0 " "Elaborating entity \"RPM_counter\" for hierarchy \"RPM_counter:u0\"" {  } { { "PRODIG_RPM.vhd" "u0" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570480427324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hall_sens RPM_counter.vhd(36) " "VHDL Process Statement warning at RPM_counter.vhd(36): signal \"hall_sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1570480427325 "|PRODIG_RPM|RPM_counter:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "omwentel99 RPM_counter.vhd(21) " "VHDL Process Statement warning at RPM_counter.vhd(21): inferring latch(es) for signal or variable \"omwentel99\", which holds its previous value in one or more paths through the process" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570480427329 "|PRODIG_RPM|RPM_counter:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "omwentel255 RPM_counter.vhd(21) " "VHDL Process Statement warning at RPM_counter.vhd(21): inferring latch(es) for signal or variable \"omwentel255\", which holds its previous value in one or more paths through the process" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570480427329 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[0\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[0\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427336 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[1\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[1\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427336 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[2\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[2\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427337 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[3\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[3\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427337 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[4\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[4\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427337 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[5\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[5\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427337 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[6\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[6\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427337 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel255\[7\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel255\[7\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427338 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[0\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[0\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427338 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[1\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[1\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427338 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[2\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[2\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427338 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[3\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[3\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427338 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[4\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[4\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427339 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[5\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[5\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427339 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[6\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[6\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427339 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "omwentel99\[7\] RPM_counter.vhd(29) " "Inferred latch for \"omwentel99\[7\]\" at RPM_counter.vhd(29)" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570480427340 "|PRODIG_RPM|RPM_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u1 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u1\"" {  } { { "PRODIG_RPM.vhd" "u1" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570480427378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prodig_7_seg_decoder prodig_7_seg_decoder:u2 " "Elaborating entity \"prodig_7_seg_decoder\" for hierarchy \"prodig_7_seg_decoder:u2\"" {  } { { "PRODIG_RPM.vhd" "u2" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570480427393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u4 " "Elaborating entity \"display\" for hierarchy \"display:u4\"" {  } { { "PRODIG_RPM.vhd" "u4" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570480427414 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "13 12 Display.vhd(183) " "VHDL expression error at Display.vhd(183): expression has 13 elements, but must have 12 elements" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 183 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1570480427445 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "display:u4 " "Can't elaborate user hierarchy \"display:u4\"" {  } { { "PRODIG_RPM.vhd" "u4" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 193 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570480427446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570480427809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 22:33:47 2019 " "Processing ended: Mon Oct 07 22:33:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570480427809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570480427809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570480427809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570480427809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570480428537 ""}
