import axios from 'axios';
import * as _ from 'lodash';
import {priValues2} from '../../constants/companyConfig';

export const getCognitiveData =  () => {
    return async(dispatch, getState) => {
        let jsonData = {'amd_1_ansys': [1, 0.016830091214011907], 'amd_1_fluent': [127, 0.028510356287153215], 'amd_1_hfss': [2, 0.017878128316201957], 'amd_1_mechanical': [11, 0.021111398027127457], 'amd_1_power artist': [37, 0.024229357576771124], 'amd_1_redhawk': [18, 0.022275165200654153], 'amd_1_siwave': [2, 0.017878128316201957], 'amd_1_totem': [1, 0.016830091214011907], 'amd_2_cdc': [33, 0.029056975756777518], 'amd_2_clock domain crossing': [4, 0.02221278101276488], 'amd_2_functional verification': [6, 0.023265751463266555], 'amd_2_hardware description language': [1, 0.019236184298747332], 'amd_2_hdl': [35, 0.029308782420790668], 'amd_2_logic simulation': [10, 0.024743474771827347], 'amd_2_ovm': [24, 0.02776590153828145], 'amd_2_pss': [6, 0.023265751463266555], 'amd_2_rtl': [136, 0.03663151905788755], 'amd_2_static verification': [2, 0.020617602689859356], 'amd_2_sva': [13, 0.025577871212514255], 'amd_2_systemverilog': [23, 0.02760199637479784], 'amd_2_test bench': [2, 0.020617602689859356], 'amd_2_testbench': [28, 0.028376217035364325], 'amd_2_uvm': [43, 0.030225137832305512], 'amd_2_verification environment': [1, 0.019236184298747332], 'amd_2_verilog': [122, 0.03591336301979838], 'amd_2_vhdl': [9, 0.02442351933304259], 'apple_1_ansys': [15, 0.036783885157738165], 'apple_1_fluent': [48, 0.04216365946400041], 'apple_1_hfss': [57, 0.043094866297723494], 'apple_1_maxwell': [3, 0.031264232694654136], 'apple_1_mechanical': [199, 0.051344840248709826], 'apple_1_multiphysics': [1, 0.028359398330757655], 'apple_1_power artist': [12, 0.03590500617646544], 'apple_1_redhawk': [47, 0.04205233695186464], 'apple_1_totem': [47, 0.04205233695186464], 'apple_2_functional coverage': [10, 0.031001512236261755], 'apple_2_functional verification': [117, 0.04312750758215686], 'apple_2_hdl': [33, 0.03590142483028802], 'apple_2_logic simulation': [4, 0.02806213990288931], 'apple_2_ovm': [47, 0.03766472206795364], 'apple_2_rtl': [129, 0.04380771850780873], 'apple_2_sva': [47, 0.03766472206795364], 'apple_2_systemverilog': [41, 0.03696359057871021], 'apple_2_test bench': [51, 0.038096884621895644], 'apple_2_uvm': [56, 0.03860407722607531], 'apple_2_verilog': [128, 0.043752717281317], 'apple_2_vhdl': [86, 0.04111481898335891], 'apple_2_vmm': [47, 0.03766472206795364], 'arm holdings_1_ansys': [2, 0.02046178486404437], 'arm holdings_1_fluent': [105, 0.03176483637413809], 'arm holdings_1_mechanical': [88, 0.03100118574350083], 'arm holdings_1_power artist': [14, 0.02479670965350554], 'arm holdings_1_redhawk': [53, 0.028999756294352128], 'arm holdings_1_sow': [6, 0.02270247833869445], 'arm holdings_1_totem': [47, 0.028562818278719607], 'arm holdings_2_assertion based verification': [1, 0.02201610021835296], 'arm holdings_2_cdc': [15, 0.0298227818571486], 'arm holdings_2_clock domain crossing': [10, 0.02831927641503797], 'arm holdings_2_functional coverage': [2, 0.02359715419817882], 'arm holdings_2_functional verification': [39, 0.03408761308601116], 'arm holdings_2_hdl': [20, 0.03099014442539961], 'arm holdings_2_logic equivalence checking': [1, 0.02201610021835296], 'arm holdings_2_logic simulation': [2, 0.02359715419817882], 'arm holdings_2_ovm': [54, 0.03583281709289789], 'arm holdings_2_pss': [3, 0.02463189644419041], 'arm holdings_2_rdc': [5, 0.026072254000074662], 'arm holdings_2_rtl': [156, 0.043011598305914014], 'arm holdings_2_rtl development': [5, 0.026072254000074662], 'arm holdings_2_rtl simulation': [2, 0.02359715419817882], 'arm holdings_2_sva': [58, 0.03624024427218495], 'arm holdings_2_systemverilog': [31, 0.03295529978775001], 'arm holdings_2_test bench': [63, 0.036723433915238766], 'arm holdings_2_test suite': [1, 0.02201610021835296], 'arm holdings_2_testbench': [23, 0.03159089708106702], 'arm holdings_2_universal verification methodology': [1, 0.02201610021835296], 'arm holdings_2_uvm': [67, 0.03709158290306386], 'arm holdings_2_verification environment': [14, 0.029555778946978764], 'arm holdings_2_verilog': [177, 0.044062489117733535], 'arm holdings_2_vhdl': [111, 0.04041421624635593], 'arm holdings_2_vmm': [49, 0.03529330797075171], 'broadcom limited_1_fluent': [8, 0.015985010636019138], 'broadcom limited_1_hfss': [1, 0.013173829745746346], 'broadcom limited_1_redhawk': [11, 0.016525041948228725], 'broadcom limited_1_totem': [6, 0.015526636387510555], 'broadcom limited_2_cdc': [1, 0.015057209951335035], 'broadcom limited_2_ovm': [8, 0.018845202657385672], 'broadcom limited_2_rtl': [18, 0.0208951718927336], 'broadcom limited_2_rtl verification': [8, 0.018845202657385672], 'broadcom limited_2_test bench': [1, 0.015057209951335035], 'broadcom limited_2_uvm': [8, 0.018845202657385672], 'broadcom limited_2_verification environment': [8, 0.018845202657385672], 'broadcom limited_2_verilog': [20, 0.021194721426933325], 'cisco systems_1_fluent': [11, 0.025610093551628604], 'cisco systems_1_mechanical': [1, 0.02041646933658494], 'cisco systems_1_sow': [27, 0.028306558853740872], 'cisco systems_2_cdc': [3, 0.02610781682325586], 'cisco systems_2_pss': [33, 0.03524881992667021], 'cisco systems_2_vhdl': [3, 0.02610781682325586], 'ericsson_1_fluent': [8, 0.023438163876643485], 'ericsson_1_hfss': [17, 0.025403140200186133], 'ericsson_1_mechanical': [2, 0.020519098847514936], 'ericsson_1_sentinel': [2, 0.020519098847514936], 'ericsson_2_cdc': [2, 0.023663250431457245], 'ericsson_2_hdl': [1, 0.022077767878940002], 'ericsson_2_rtl': [13, 0.029356253542657366], 'ericsson_2_systemverilog': [3, 0.024700891017001687], 'ericsson_2_test bench': [4, 0.0254940696933063], 'ericsson_2_verification environment': [2, 0.023663250431457245], 'ericsson_2_verilog': [17, 0.030404609774792736], 'ericsson_2_vhdl': [8, 0.027631945841630146], 'globalfoundries_1_ansys': [7, 0.02798266075537245], 'globalfoundries_1_fluent': [112, 0.024108326839319648], 'globalfoundries_1_hfss': [6, 0.01707524602565657], 'globalfoundries_1_mechanical': [158, 0.02533519727724822], 'globalfoundries_1_power artist': [1, 0.014487773036900372], 'globalfoundries_1_sow': [5, 0.016770472111987296], 'globalfoundries_2_cdc': [246, 0.0353948430990386], 'globalfoundries_2_ovm': [1, 0.016558999512980344], 'globalfoundries_2_pss': [1, 0.016558999512980344], 'globalfoundries_2_rtl': [12, 0.021793871570125065], 'globalfoundries_2_rtl development': [1, 0.016558999512980344], 'globalfoundries_2_rtl lint': [1, 0.016558999512980344], 'globalfoundries_2_rtl simulation': [7, 0.02039532034847464], 'globalfoundries_2_systemverilog': [1, 0.016558999512980344], 'globalfoundries_2_test bench': [1, 0.016558999512980344], 'globalfoundries_2_uvm': [7, 0.02039532034847464], 'globalfoundries_2_verification environment': [6, 0.020027754005997992], 'globalfoundries_2_verilog': [10, 0.032050329661094945], 'globalfoundries_2_vhdl': [1, 0.016558999512980344], 'google_1_ansys': [184, 0.06286510513996545], 'google_1_fluent': [1044, 0.0639415833089829], 'google_1_hfss': [137, 0.049691540091569106], 'google_1_icepack': [1, 0.032269107930908175], 'google_1_maxwell': [13, 0.05026457512947298], 'google_1_mechanical': [1698, 0.08160057863150579], 'google_1_multiphysics': [3, 0.03501005159508539], 'google_1_power artist': [174, 0.051030353351769794], 'google_1_q3d': [12, 0.03921300178407335], 'google_1_redhawk': [257, 0.05337642774724299], 'google_1_seahawk': [17, 0.04043255004063776], 'google_1_sentinel': [13, 0.05023075989154081], 'google_1_siwave': [11, 0.03891974232216743], 'google_1_sow': [113, 0.048663053811955584], 'google_1_spaceclaim': [3, 0.03501005159508539], 'google_1_totem': [87, 0.04733297586275566], 'google_2_assertion based verification': [7, 0.022437589548566176], 'google_2_avm': [4, 0.021444693800406686], 'google_2_cdc': [1263, 0.052481146112418116], 'google_2_clock domain crossing': [37, 0.026022316304822643], 'google_2_fev': [34, 0.036604758544717154], 'google_2_formal equivalence verification': [17, 0.02421527665965389], 'google_2_fpv': [1, 0.019326146268830474], 'google_2_functional coverage': [35, 0.02588429719991671], 'google_2_functional verification': [237, 0.03166504026439182], 'google_2_hardware description language': [12, 0.02348488249943337], 'google_2_hdl': [255, 0.03193802414928934], 'google_2_ip-xact': [1, 0.019326146268830474], 'google_2_logic equivalence checking': [4, 0.021444693800406686], 'google_2_logic simulation': [19, 0.024458181481837666], 'google_2_metric driven verification': [9, 0.02291403461095786], 'google_2_ovm': [99, 0.02873610281861724], 'google_2_pss': [230, 0.03155458058347242], 'google_2_random verification': [7, 0.022437589548566176], 'google_2_rdc': [48, 0.026688877255000253], 'google_2_register transfer level': [24, 0.024984579566816083], 'google_2_reset domain crossing': [1, 0.019326146268830474], 'google_2_rtl': [975, 0.03792874794844373], 'google_2_rtl design entry': [1, 0.019326146268830474], 'google_2_rtl development': [10, 0.02311985203884558], 'google_2_rtl lint': [1, 0.019326146268830474], 'google_2_rtl modeling': [2, 0.020330377709810877], 'google_2_rtl simulation': [36, 0.025954081874680818], 'google_2_rtl verification': [37, 0.026022316304822643], 'google_2_simulation performance': [4, 0.021444693800406686], 'google_2_simulation regression': [2, 0.020330377709810877], 'google_2_static verification': [23, 0.02488699976809158], 'google_2_sva': [102, 0.028827290628312244], 'google_2_systemverilog': [211, 0.03124116455035916], 'google_2_systemverilog assertions': [1, 0.019326146268830474], 'google_2_test bench': [193, 0.030923519182921532], 'google_2_test suite': [17, 0.02421527665965389], 'google_2_testbench': [68, 0.02763617771093455], 'google_2_universal verification methodology': [6, 0.022155028945240067], 'google_2_uvm': [261, 0.042876244911891404], 'google_2_verification environment': [92, 0.02851453786064282], 'google_2_verilog': [909, 0.04841983531942607], 'google_2_vhdl': [424, 0.03397233016119537], 'google_2_vmm': [56, 0.027099991521131593], 'htc corporation_1_mechanical': [1, 0.009280845651352891], 'htc corporation_2_cdc': [1, 0.010607670221597983], 'huawei technologies_1_fluent': [3, 0.012600632607228691], 'huawei technologies_1_sow': [1, 0.011429877803750942], 'huawei technologies_2_pss': [1, 0.013063936086220605], 'huawei technologies_2_vhdl': [1, 0.013063936086220605], 'huawei technologies_2_vmm': [1, 0.013063936086220605], 'ibm_1_fluent': [19, 0.038608301799944664], 'ibm_1_mechanical': [17, 0.038130685167618146], 'ibm_2_cdc': [9, 0.030408334823311654], 'ibm_2_functional verification': [4, 0.02787384449465117], 'ibm_2_rtl': [6, 0.029085981551312437], 'ibm_2_verification environment': [6, 0.029085981551312437], 'ibm_2_verilog': [12, 0.03142190926631222], 'ibm_2_vhdl': [13, 0.031716047202647674], 'infineon technologies_1_ansys': [3, 0.02655466181573355], 'infineon technologies_1_fluent': [95, 0.0234556739972658], 'infineon technologies_1_hfss': [3, 0.015899374964662864], 'infineon technologies_1_mechanical': [28, 0.020081292431126434], 'infineon technologies_1_redhawk': [3, 0.015899374964662864], 'infineon technologies_2_cdc': [3, 0.018442475114489584], 'infineon technologies_2_clock domain crossing': [2, 0.017667739471815155], 'infineon technologies_2_functional verification': [5, 0.019520904395830103], 'infineon technologies_2_hdl': [13, 0.02191831764459253], 'infineon technologies_2_ovm': [2, 0.017667739471815155], 'infineon technologies_2_pss': [89, 0.02911777297982181], 'infineon technologies_2_random verification': [2, 0.017667739471815155], 'infineon technologies_2_rtl': [11, 0.021457589124005187], 'infineon technologies_2_rtl verification': [1, 0.016483967497794846], 'infineon technologies_2_simulation regression': [2, 0.017667739471815155], 'infineon technologies_2_systemverilog': [7, 0.020302905224909944], 'infineon technologies_2_test bench': [4, 0.019034687678361188], 'infineon technologies_2_testbench': [4, 0.019034687678361188], 'infineon technologies_2_uvm': [5, 0.019520904395830103], 'infineon technologies_2_verilog': [17, 0.03387583897409939], 'infineon technologies_2_vhdl': [12, 0.021695119341687677], 'intel_1_ansys': [21, 0.03031501709243116], 'intel_1_fluent': [44, 0.03310395542001702], 'intel_1_hfss': [12, 0.02849851912821194], 'intel_1_mechanical': [64, 0.03472213711167231], 'intel_1_power artist': [12, 0.02849851912821194], 'intel_1_redhawk': [79, 0.03570289180790991], 'intel_1_seahawk': [2, 0.023911117879029654], 'intel_1_sow': [2, 0.023911117879029654], 'intel_1_totem': [13, 0.028744878671919296], 'intel_2_cdc': [9, 0.0326652566456803], 'intel_2_clock domain crossing': [2, 0.02757503020343894], 'intel_2_fev': [30, 0.038328870256570356], 'intel_2_formal equivalence verification': [14, 0.0345381265174766], 'intel_2_functional verification': [6, 0.031116799026339924], 'intel_2_hardware description language': [9, 0.0326652566456803], 'intel_2_hdl': [21, 0.03645630846799716], 'intel_2_logic simulation': [2, 0.02757503020343894], 'intel_2_ovm': [1, 0.02572745100465868], 'intel_2_pss': [2, 0.02757503020343894], 'intel_2_register transfer level': [23, 0.0369163134608573], 'intel_2_rtl': [129, 0.04852089146330447], 'intel_2_rtl development': [3, 0.02878420349810453], 'intel_2_rtl simulation': [5, 0.03046736845832355], 'intel_2_simulation performance': [3, 0.02878420349810453], 'intel_2_systemverilog': [12, 0.033860787457762276], 'intel_2_test bench': [7, 0.031687880936187], 'intel_2_uvm': [6, 0.031116799026339924], 'intel_2_verification environment': [1, 0.02572745100465868], 'intel_2_verilog': [83, 0.04491051517074084], 'intel_2_vhdl': [26, 0.03755494295785424], 'marvell technology group_1_ansys': [3, 0.01466113746409266], 'marvell technology group_1_mechanical': [2, 0.014127082593744525], 'marvell technology group_1_redhawk': [17, 0.017489669620260363], 'marvell technology group_1_sow': [2, 0.014127082593744525], 'marvell technology group_2_hdl': [7, 0.018721722400057976], 'marvell technology group_2_rtl': [13, 0.020211327091991294], 'marvell technology group_2_test bench': [2, 0.016291782390928117], 'marvell technology group_2_verilog': [9, 0.01929917208028564], 'mediatek_1_power artist': [1, 0.010133793898720852], 'mediatek_2_rtl': [1, 0.011582559155652216], 'mediatek_2_systemverilog': [1, 0.011582559155652216], 'mediatek_2_vhdl': [1, 0.011582559155652216], 'micron technology_1_ansys': [5, 0.021729817240776047], 'micron technology_1_fluent': [31, 0.02645523257454621], 'micron technology_1_hfss': [35, 0.02684351372639429], 'micron technology_1_mechanical': [9, 0.023056561025194065], 'micron technology_1_power artist': [12, 0.02376678359513135], 'micron technology_1_redhawk': [10, 0.02331169185420391], 'micron technology_1_totem': [1, 0.018772080965607497], 'micron technology_2_functional coverage': [5, 0.025408736138337686], 'micron technology_2_hdl': [15, 0.029063816082695544], 'micron technology_2_logic equivalence checking': [2, 0.022996625632577684], 'micron technology_2_rtl': [56, 0.03512185388911381], 'micron technology_2_systemverilog': [36, 0.03282686061510511], 'micron technology_2_testbench': [2, 0.022996625632577684], 'micron technology_2_uvm': [2, 0.022996625632577684], 'micron technology_2_verilog': [37, 0.03296041960138547], 'micron technology_2_vhdl': [2, 0.022996625632577684], 'microsoft corporation_1_ansys': [26, 0.05129291516773802], 'microsoft corporation_1_fluent': [44, 0.054543320363671224], 'microsoft corporation_1_hfss': [14, 0.04793185908191499], 'microsoft corporation_1_maxwell': [1, 0.037465783548960074], 'microsoft corporation_1_mechanical': [221, 0.0677058738836385], 'microsoft corporation_1_power artist': [8, 0.045251324152999546], 'microsoft corporation_1_redhawk': [4, 0.04231990839229713], 'microsoft corporation_1_sentinel': [8, 0.045251324152999546], 'microsoft corporation_1_siwave': [1, 0.037465783548960074], 'microsoft corporation_1_sow': [8, 0.045251324152999546], 'microsoft corporation_1_spaceclaim': [2, 0.03974518460791177], 'microsoft corporation_1_totem': [5, 0.04322127736343824], 'microsoft corporation_2_avm': [4, 0.025345625959794622], 'microsoft corporation_2_cdc': [208, 0.040185155733023406], 'microsoft corporation_2_functional verification': [1, 0.02243846388607517], 'microsoft corporation_2_hdl': [15, 0.028917842633835653], 'microsoft corporation_2_logic simulation': [1, 0.02243846388607517], 'microsoft corporation_2_pss': [10, 0.027719390486849824], 'microsoft corporation_2_rdc': [16, 0.029118228689141667], 'microsoft corporation_2_rtl': [14, 0.028706654102042567], 'microsoft corporation_2_rtl modeling': [1, 0.02243846388607517], 'microsoft corporation_2_systemverilog': [4, 0.025345625959794622], 'microsoft corporation_2_test bench': [4, 0.025345625959794622], 'microsoft corporation_2_test suite': [3, 0.024682014217334573], 'microsoft corporation_2_uvm': [3, 0.024682014217334573], 'microsoft corporation_2_verification environment': [12, 0.028245762319544433], 'microsoft corporation_2_verilog': [14, 0.028706654102042567], 'microsoft corporation_2_vhdl': [6, 0.0263439106180733], 'microsoft corporation_2_vmm': [3, 0.024682014217334573], 'nokia corporation_1_ansys': [1, 0.017139801325546794], 'nokia corporation_1_fluent': [63, 0.026384968955201534], 'nokia corporation_1_mechanical': [1, 0.017139801325546794], 'nokia corporation_1_power artist': [5, 0.019840354994723405], 'nokia corporation_1_sentinel': [5, 0.019840354994723405], 'nokia corporation_1_sow': [12, 0.02170020200286481], 'nokia corporation_2_cdc': [5, 0.02319938264395055], 'nokia corporation_2_fpv': [1, 0.019590171731668115], 'nokia corporation_2_functional verification': [2, 0.020997011211623163], 'nokia corporation_2_hdl': [3, 0.021917736412559567], 'nokia corporation_2_logic equivalence checking': [2, 0.020997011211623163], 'nokia corporation_2_ovm': [5, 0.02319938264395055], 'nokia corporation_2_pss': [31, 0.02932399361865397], 'nokia corporation_2_rdc': [8, 0.02451853680525591], 'nokia corporation_2_rtl': [30, 0.02918552446066551], 'nokia corporation_2_rtl design entry': [1, 0.019590171731668115], 'nokia corporation_2_rtl development': [3, 0.021917736412559567], 'nokia corporation_2_rtl verification': [12, 0.025783302090322143], 'nokia corporation_2_systemverilog': [16, 0.0267628064002481], 'nokia corporation_2_test bench': [1, 0.019590171731668115], 'nokia corporation_2_testbench': [1, 0.019590171731668115], 'nokia corporation_2_uvm': [24, 0.028276854233245365], 'nokia corporation_2_verification environment': [15, 0.02653664419689511], 'nokia corporation_2_verilog': [25, 0.028438833884904213], 'nokia corporation_2_vhdl': [34, 0.02972124000726929], 'nokia corporation_2_vmm': [1, 0.019590171731668115], 'nvidia corporation_1_ansys': [2, 0.01718142800892654], 'nvidia corporation_1_fluent': [30, 0.022705385329082676], 'nvidia corporation_1_mechanical': [14, 0.020821393861813375], 'nvidia corporation_1_power artist': [5, 0.01872265054984858], 'nvidia corporation_1_redhawk': [2, 0.01718142800892654], 'nvidia corporation_1_sow': [6, 0.019062901882323645], 'nvidia corporation_2_functional coverage': [3, 0.02068300289007835], 'nvidia corporation_2_hdl': [16, 0.025255126337122357], 'nvidia corporation_2_ovm': [1, 0.01848656133628104], 'nvidia corporation_2_rtl': [28, 0.027270412290136267], 'nvidia corporation_2_rtl simulation': [1, 0.01848656133628104], 'nvidia corporation_2_sva': [2, 0.019814146652669496], 'nvidia corporation_2_systemverilog': [8, 0.02313728744876255], 'nvidia corporation_2_testbench': [4, 0.02134716180009763], 'nvidia corporation_2_uvm': [13, 0.02458111638348328], 'nvidia corporation_2_verification environment': [2, 0.019814146652669496], 'nvidia corporation_2_verilog': [22, 0.026363815015938503], 'nvidia corporation_2_vhdl': [3, 0.02068300289007835], 'nvidia corporation_2_vmm': [1, 0.01848656133628104], 'nxp semiconductors_1_ansys': [2, 0.013946437829973143], 'nxp semiconductors_1_fluent': [18, 0.017376494962382118], 'nxp semiconductors_1_mechanical': [5, 0.015197472629755505], 'nxp semiconductors_1_redhawk': [1, 0.013128881090772836], 'nxp semiconductors_2_cdc': [10, 0.01930198321096449], 'nxp semiconductors_2_functional coverage': [2, 0.016083457341372086], 'nxp semiconductors_2_functional verification': [1, 0.015005835267736684], 'nxp semiconductors_2_rdc': [1, 0.015005835267736684], 'nxp semiconductors_2_rtl': [18, 0.02082387828334701], 'nxp semiconductors_2_rtl development': [1, 0.015005835267736684], 'nxp semiconductors_2_sva': [2, 0.016083457341372086], 'nxp semiconductors_2_systemverilog': [3, 0.016788721740344712], 'nxp semiconductors_2_systemverilog assertions': [1, 0.015005835267736684], 'nxp semiconductors_2_testbench': [1, 0.015005835267736684], 'nxp semiconductors_2_uvm': [9, 0.019052391164389372], 'nxp semiconductors_2_verification environment': [5, 0.017770447295546415], 'nxp semiconductors_2_verilog': [18, 0.02082387828334701], 'nxp semiconductors_2_vhdl': [10, 0.01930198321096449], 'on semiconductor_1_ansys': [2, 0.01206476019901938], 'on semiconductor_1_fluent': [4, 0.012865943380119146], 'on semiconductor_1_hfss': [1, 0.011357509635987048], 'on semiconductor_1_mechanical': [2, 0.01206476019901938], 'on semiconductor_2_cdc': [1, 0.01298122189324523], 'on semiconductor_2_pss': [1, 0.01298122189324523], 'on semiconductor_2_rtl': [1, 0.01298122189324523], 'on semiconductor_2_testbench': [2, 0.013913449323796661], 'on semiconductor_2_verilog': [2, 0.013913449323796661], 'qualcomm_1_ansys': [35, 0.02668833274742683], 'qualcomm_1_fluent': [14, 0.02402595296257993], 'qualcomm_1_hfss': [24, 0.025523723364940836], 'qualcomm_1_mechanical': [18, 0.024701820606305238], 'qualcomm_1_power artist': [76, 0.029449912928675062], 'qualcomm_1_q3d': [6, 0.02199681668742497], 'qualcomm_1_redhawk': [41, 0.02720897651069892], 'qualcomm_1_seahawk': [15, 0.02420778674596296], 'qualcomm_1_siwave': [6, 0.02199681668742497], 'qualcomm_1_totem': [12, 0.023629389035581802], 'qualcomm_2_cdc': [30, 0.03178017013839364], 'qualcomm_2_clock domain crossing': [10, 0.027439027701234256], 'qualcomm_2_functional coverage': [1, 0.02133177327383089], 'qualcomm_2_functional verification': [23, 0.03060895650758724], 'qualcomm_2_hdl': [38, 0.03290016437671728], 'qualcomm_2_ovm': [1, 0.02133177327383089], 'qualcomm_2_random verification': [2, 0.022863683316792], 'qualcomm_2_rtl': [103, 0.03864508996272143], 'qualcomm_2_rtl development': [1, 0.02133177327383089], 'qualcomm_2_rtl simulation': [22, 0.030421391751720678], 'qualcomm_2_rtl verification': [4, 0.024632640288043645], 'qualcomm_2_static verification': [10, 0.027439027701234256], 'qualcomm_2_sva': [10, 0.027439027701234256], 'qualcomm_2_systemverilog': [20, 0.030026877060398582], 'qualcomm_2_test bench': [1, 0.02133177327383089], 'qualcomm_2_test suite': [1, 0.02133177327383089], 'qualcomm_2_testbench': [1, 0.02133177327383089], 'qualcomm_2_universal verification methodology': [2, 0.022863683316792], 'qualcomm_2_uvm': [6, 0.025800321287835687], 'qualcomm_2_verilog': [102, 0.038579178412884656], 'qualcomm_2_vhdl': [18, 0.029602500780298715], 'qualcomm_2_vmm': [1, 0.02133177327383089], 'renesas electronics_1_fluent': [1, 0.009035776760177163], 'renesas electronics_2_cdc': [1, 0.010327565360810231], 'samsung electronics_1_fluent': [4, 0.017669447797780832], 'samsung electronics_1_mechanical': [2, 0.016569142598491887], 'samsung electronics_1_power artist': [2, 0.016569142598491887], 'samsung electronics_2_cdc': [2, 0.019108040448380822], 'samsung electronics_2_rtl': [6, 0.021562299298779692], 'samsung electronics_2_verilog': [6, 0.021562299298779692], 'sk hynix_1_fluent': [4, 0.013580961727607874], 'sk hynix_2_cdc': [2, 0.014686682288488686], 'sk hynix_2_rtl': [4, 0.015822986910049783], 'sk hynix_2_uvm': [2, 0.014686682288488686], 'sk hynix_2_verilog': [2, 0.014686682288488686], 'sony corporation_1_fluent': [1, 0.013209106257283259], 'sony corporation_1_mechanical': [1, 0.013209106257283259], 'sony corporation_2_test suite': [1, 0.01509752972552473], 'sony corporation_2_verilog': [1, 0.01509752972552473], 'stmicroelectonics_1_fluent': [12, 0.011232298775512862], 'stmicroelectonics_2_cdc': [2, 0.010868318335958763], 'stmicroelectonics_2_hdl': [2, 0.010868318335958763], 'stmicroelectonics_2_rdc': [1, 0.010140120443332875], 'stmicroelectonics_2_rtl': [9, 0.01287456097534106], 'stmicroelectonics_2_sva': [1, 0.010140120443332875], 'stmicroelectonics_2_systemverilog': [1, 0.010140120443332875], 'stmicroelectonics_2_test bench': [1, 0.010140120443332875], 'stmicroelectonics_2_test suite': [1, 0.010140120443332875], 'stmicroelectonics_2_uvm': [1, 0.010140120443332875], 'stmicroelectonics_2_verification environment': [1, 0.010140120443332875], 'stmicroelectonics_2_verilog': [3, 0.011344897334886814], 'stmicroelectonics_2_vhdl': [5, 0.012008293620027068], 'texas instruments_1_mechanical': [1, 0.012919814662829182], 'texas instruments_2_cdc': [1, 0.014766879917616141], 'texas instruments_2_hdl': [1, 0.014766879917616141], 'texas instruments_2_verilog': [1, 0.014766879917616141], 'tsmc_1_ansys': [3, 0.012156560333001389], 'tsmc_1_fluent': [2, 0.011713738603212627], 'tsmc_1_redhawk': [3, 0.012156560333001389], 'tsmc_2_rtl': [5, 0.014925558556238037]};
        let trace = []
        let companyArr = []
        // 'amd_1_ansys': [1, 0.016830091214011907], 'amd_1_fluent': [127, 0.028510356287153215]
        Object.keys(jsonData).map((val)=> {
            let compareVal = val && val.split("_") && val.split("_")[0];
            let companyVal = val && val.split("_") && val.split("_")[2];
            let dummyData = [];
            let dummyValue = [];
            if(compareVal && dummyValue.indexOf(compareVal) === -1) {
                dummyValue.push(compareVal)
                // dummyData.push(jsonData[value][1]);
                // dummyValue.push(value.split("_")[2])
            }
            // Object.keys(jsonData).map((value) => {
            //     if(value && compareVal && value.includes("_1_") && value.split("_")[0] == compareVal.split("_")[0]) {
            //         dummyData.push(jsonData[value][1]);
            //         dummyValue.push(value.split("_")[2])
            //     }
            // })
            Object.keys(jsonData).map((value) => {
                if(value && value.includes("_1_") && value.includes(compareVal)) {
                    dummyData.push(jsonData[value][1])
                }
            })
            // if(companyArr.indexOf(compareVal) === -1) {
            if(val && val.includes("_1_")) {
                let traces = {
                    x: dummyValue,
                    y: dummyData,
                    name: companyVal,
                    type: 'bar'
                }
                // companyArr.push(compareVal)
                trace.push(traces)
            }
            // }
        })
        dispatch({type: 'GET_DASHBOARD_DATA', payload: {trace}})
        // dispatch({type: 'GET_DASHBOARD_DATA', payload: {trace1: trace1, trace2: trace2}})
        // let data = {'data': {'ndarray': '{"criteria1": ["alinks", "ansys", "ansys hpc", "ansys rf", "designer rf", "designmodeler", "designspace", "designxplorer", "exalto", "fluent", "geometry interface", "hfss", "human body model", "icepack", "maxwell", "mechanical", "multiphysics", "optimetrics", "path fx", "pathfinder", "power artist", "q3d", "raptorx", "redhawk", "redhawk sc", "seahawk", "sentinel", "siwave", "sow", "spaceclaim", "totem", "variance fx", "velocerf"], "criteria2": ["assertion based verification", "avm", "cdc", "clock domain crossing", "directed random verification", "fev", "formal equivalence verification", "formal property verification", "fpv", "functional coverage", "functional verification", "hardware description language", "hdl", "ip-xact", "logic equivalence checking", "logic simulation", "metric driven verification", "open verification library", "ovm", "portable stimulus", "pss", "random verification", "rdc", "register transfer level", "reset domain crossing", "rtl", "rtl coverage ", "rtl debug", "rtl design entry", "rtl development", "rtl lint", "rtl modeling", "rtl simulation", "rtl simulator", "rtl simulator performance", "rtl validation", "rtl verification", "silicon verification ip", "simulation performance", "simulation regression", "static verification", "sva", "systemrdl", "systemverilog", "systemverilog assertions", "test bench", "test suite", "testbench", "universal verification methodology", "uvm", "verification environment", "verilog", "vhdl", "vmm"], "grouping": ["amd", "apple", "applied micro circuits corporation", "arm holdings", "broadcom limited", "cisco systems", "ericsson", "globalfoundries", "google", "htc corporation", "huawei technologies", "ibm", "infineon technologies", "intel", "marvell technology group", "mediatek", "micron technology", "microsoft corporation", "nokia corporation", "nvidia corporation", "nxp semiconductors", "oculus", "on semiconductor", "qualcomm", "renesas electronics", "samsung electronics", "sk hynix", "sony corporation", "stmicroelectonics", "texas instruments", "toshiba corporation", "tsmc", "umc"], "start_time": "2021-09-02", "end_time": "2022-09-02", "datasrc": ["news", "jobs", "twitter"]}'}};
        // try {
        //     const response = await axios({
        //         method: 'POST',
        //         url :  'https://kubeflow.mlops.intel.com/seldon/rbadigix/supplier-intelligence-pred/api/v1.0/predictions',
        //         responseType: 'json',
        //         withCredentials: true,
        //         crossDomain: true,
        //         data: data,
        //         headers: {
        //             Cookie: 'MTYzODI3MzI4OXxOd3dBTkZwQ1JWbE5ORlZCVVZOSFEwVlhSRU5LU2tOV00wNUZTMVl6U2paT1VWaE9SRXRQVkZJMldGVk5TRlJQVEZJMVZVbEdTVkU9fLNC2xKre5pgHZpDwa7cULBQWeLtcVRu8do1bMm1OnKs',
        //           }
        //         })
        //     dispatch({type: 'GET_DASHBOARD_DATA', payload: {cognitiveData: response}})
        // }
        // catch(error) {

        // }
    }
}

export const getDrilldownData = (selectCompany) => {
    return async(dispatch, getState) => {
        let inputData = {'meta': {}, 'response': {'jobs': [{'_id': '1ecaf9ee-61a1-4c71-a276-6c1716185ccf', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Hsinchu City', 'company': '"MediaTek, Inc."', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-09-28T02:56:18', 'jobkey': '1ecaf9ee-61a1-4c71-a276-6c1716185ccf', 'jobtitle': 'Mixed Signal /Analog Verification Engineer', 'partition_nm': '2021-4', 'source': '"MediaTek, Inc."', 'state': ' Taiwan', 'text_content': '<strong><u>Job Description<br></u></strong><ul><li> Perform PMIC circuit verification</li><li> Analog circuit verification methodology / flow development.</li><li> Serdes/Analog/RF macro IR/EM Analysis</li><li> Ananlog circuit verilog-A behavior model creation</li><li> Package-aware(WLCSP/CoWoS/3DIC/InFO 3D..) IR/EM analysis flow development</li><li> Analog/RF Chip Power Model(CPM) modeling and delivery<br></li></ul>Requirement<br><br>Familiar with full custom design flow.<br><br>Familiar with circuit verification/analysis tool (e.g. Spectre)<br><br>Familiar with PMIC or Serdes or RF deisgn is a plus<br><br>Familiar with Perl/TCL/C/Python is a plus<br><br>Familiar with verilog/ verilog-A / verilog-AMS is a plus<br><br>Familiar with Cadence/Synopsys AMS platform is a plus.<br><br>Familiar with ANSYS Redhawk/Totem or Cadence Voltus/Voltus-Fi is a plus<br><br>Familiar with Mixed-signal design flow is a plus', 'year_half': 2}, '_type': 'doc'}, {'_id': '617db17d0cdd74a7ee7c6c65', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'San Francisco Bay Area', 'company': 'Microsoft', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-30T06:23:11', 'jobkey': '617db17d0cdd74a7ee7c6c65', 'jobtitle': 'Senior EMIR CAD Engineer', 'partition_nm': '2021-4', 'source': 'Microsoft', 'state': ' United States', 'text_content': 'Microsofts hardware teams incubate advanced technologies and build deep partnerships with internal research, product planning, and marketing teams. Microsoft ships tens of millions of hardware products every year, including the Xbox, Surface devices, HoloLens, accessories, and much more. Our opportunities represent a variety of disciplines including, but not limited to, design, verification, and performance modeling, and DevOps supporting the development of custom silicon. Microsofts hardware teams are also expanding into new technologies such as quantum computing! We are looking for the best and brightest to join us in designing for the future!.Responsibilities.Responsibilities:..Work cross-functionally among multiple projects with different design teams such as the custom IP designers, digital designers, IP vendors, and EDA tool vendors..Technical support to custom design as well as digital design teams in the areas of transistor level and gate level power integrity signoff in various analysis types. Such as the static analysis, vectored and vector-less dynamic analysis, power EM, signal EM, ESD, and package co-simulation flows..Technical Support on IP model generation and validation such as Cadence PGV, DDV, Ansys APL, AVM, and CMM..Collaborate with EDA vendors to guarantee high quality deliverables, ongoing issue tracking, new build qualification, and help maintain new release updates..Work with design teams to develop the flow for EMIR signoff, including result post-processing, and tool performance tracking..Evaluate new EMIR signoff criteria and methodologies..Documentation and presentation of flows and results...We will only achieve our mission if we live our culture. We start with becoming learners in all things--having a growth mindset. Then we apply that mindset to learning about our customers, being diverse and inclusive, working together as one, and--ultimately--making a difference in the world...Growth Mindset.We fundamentally believe that we need a culture founded in a growth mindset. It starts with a belief that everyone can grow and develop; that potential is nurtured, not pre-determined; and that anyone can change their mindset..We need to be always learning and insatiably curious. We need to be willing to lean into uncertainty, take risks and move quickly when we make mistakes, recognizing failure happens along the way to mastery. And we need to be open to the ideas of others, where the success of others does not diminish our own...Customer obsessed.We will learn about our customers and their businesses with a beginners mind and then bring solutions that meet their needs. We will be insatiable in our desire to learn from the outside and bring it into Microsoft, while still innovating to surprise and delight our users...Diverse & inclusive.The world is diverse. We will better serve everyone on the planet by representing everyone on the planet. We will be open to learning our own biases and changing our behaviors, so we can tap into the collective power of everyone at Microsoft. We dont just value differences, we seek them out, we invite them in. And as a result, our ideas are better, our products are better, and our customers are better served...In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positively impact our culture every day...One Microsoft.We are a family of individuals united by a single, shared mission. Its our ability to work together that makes our dreams believable and ultimately achievable. We will build on the ideas of others and collaborate across boundaries to bring the best of Microsoft to our customers as one. We are proud to be part of team Microsoft...Making a difference.If we commit to being customer obsessed, becoming more diverse and inclusive, and operating as One Microsoft, we will achieve our mission to empower every person and organization on the planet. Beyond that, we will make a difference and find deep meaning in our work. We stand in awe of what humans dare to achieve and are motivated every day to empower others to do more and achieve more through our technology and innovation..Qualifications.Qualifications:..MSEE with 7+ years of experience or BSEE with 10+ years of experience, advanced node project experience is required..In-depth knowledge of custom design and semiconductor physics principles.Experience in advanced nodes custom design power integrity signoff including the library models generation..User experience in industrial leading tools such as Cadence Voltus-Fi, Ansys Totem, Cadence Voltus, or Ansys Redhawk..Experience with Cadence Virtuoso, or Cadence Innovus platforms..Experience in transistor or gate level extraction a plus.Good scripting and programming skills on Python, Perl or TCL languages, and strong understanding of general CAD flows.Ability to work aligning to key milestones and project schedules.Team player with good communication skills and a growth mind set..#OCP2021..Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter...Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form...Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.', 'year_half': 2}, '_type': 'doc'}, {'_id': '8a2f6081-4fd1-4baf-957e-1473dacc1691', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-11-08T05:09:06.904-0800', 'TheMonth': 11, 'TheQuarter': 4, 'city': 'Austin, Texas Area, United States', 'company': 'Microsoft', 'create_date': '2021-11-08T05:09:06', 'date_posted': '2021-10-30T16:10:48', 'jobkey': '8a2f6081-4fd1-4baf-957e-1473dacc1691', 'jobtitle': 'Senior EMIR CAD Engineer', 'partition_nm': '2021-4', 'source': 'Microsoft', 'state': 'Austin, Texas Area, United States', 'text_content': 'Microsofts hardware teams incubate advanced technologies and build deep partnerships with internal research, product planning, and marketing teams. Microsoft ships tens of millions of hardware products every year, including the Xbox, Surface devices, HoloLens, accessories, and much more. Our opportunities represent a variety of disciplines including, but not limited to, design, verification, and performance modeling, and DevOps supporting the development of custom silicon. Microsofts hardware teams are also expanding into new technologies such as quantum computing! We are looking for the best and brightest to join us in designing for the future!<br><br><strong><u>Responsibilities<br><br></u></strong><strong>Responsibilities:<br></strong><ul><li>Work cross-functionally among multiple projects with different design teams such as the custom IP designers, digital designers, IP vendors, and EDA tool vendors. </li><li>Technical support to custom design as well as digital design teams in the areas of transistor level and gate level power integrity signoff in various analysis types. Such as the static analysis, vectored and vector-less dynamic analysis, power EM, signal EM, ESD, and package co-simulation flows. </li><li>Technical Support on IP model generation and validation such as Cadence PGV, DDV, Ansys APL, AVM, and CMM. </li><li>Collaborate with EDA vendors to guarantee high quality deliverables, ongoing issue tracking, new build qualification, and help maintain new release updates. </li><li>Work with design teams to develop the flow for EMIR signoff, including result post-processing, and tool performance tracking. </li><li>Evaluate new EMIR signoff criteria and methodologies. </li><li>Documentation and presentation of flows and results. <br></li></ul>We will only achieve our mission if we live our culture. We start with becoming learners in all thingshaving a growth mindset. Then we apply that mindset to learning about our customers, being diverse and inclusive, working together as one, andultimatelymaking a difference in the world.<br><br><strong>Growth Mindset<br><br></strong>We fundamentally believe that we need a culture founded in a growth mindset. It starts with a belief that everyone can grow and develop; that potential is nurtured, not pre-determined; and that anyone can change their mindset.<br><br>We need to be always learning and insatiably curious. We need to be willing to lean into uncertainty, take risks and move quickly when we make mistakes, recognizing failure happens along the way to mastery. And we need to be open to the ideas of others, where the success of others does not diminish our own.<br><br><strong>Customer obsessed<br><br></strong>We will learn about our customers and their businesses with a beginners mind and then bring solutions that meet their needs. We will be insatiable in our desire to learn from the outside and bring it into Microsoft, while still innovating to surprise and delight our users.<br><br><strong>Diverse & inclusive<br><br></strong>The world is diverse. We will better serve everyone on the planet by representing everyone on the planet. We will be open to learning our own biases and changing our behaviors, so we can tap into the collective power of everyone at Microsoft. We dont just value differences, we seek them out, we invite them in. And as a result, our ideas are better, our products are better, and our customers are better served.<br><br>In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positively impact our culture every day.<br><br><strong>One Microsoft<br><br></strong>We are a family of individuals united by a single, shared mission. Its our ability to work together that makes our dreams believable and ultimately achievable. We will build on the ideas of others and collaborate across boundaries to bring the best of Microsoft to our customers as one. We are proud to be part of team Microsoft.<br><br><strong>Making a difference<br><br></strong>If we commit to being customer obsessed, becoming more diverse and inclusive, and operating as One Microsoft, we will achieve our mission to empower every person and organization on the planet. Beyond that, we will make a difference and find deep meaning in our work. We stand in awe of what humans dare to achieve and are motivated every day to empower others to do more and achieve more through our technology and innovation.<br><br><strong><u>Qualifications<br><br></u></strong><strong>Qualifications:<br></strong><ul><li>MSEE with 7+ years of experience or BSEE with 10+ years of experience, advanced node project experience is required. </li><li>In-depth knowledge of custom design and semiconductor physics principles </li><li>Experience in advanced nodes custom design power integrity signoff including the library models generation. </li><li>User experience in industrial leading tools such as Cadence Voltus-Fi, Ansys Totem, Cadence Voltus, or Ansys Redhawk. </li><li>Experience with Cadence Virtuoso, or Cadence Innovus platforms. </li><li>Experience in transistor or gate level extraction a plus </li><li>Good scripting and programming skills on Python, Perl or TCL languages, and strong understanding of general CAD flows </li><li>Ability to work aligning to key milestones and project schedules </li><li>Team player with good communication skills and a growth mind set <br></li></ul>#OCP2021<br><br>Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.<br><br>Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.<br><br>Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.', 'year_half': 2}, '_type': 'doc'}, {'_id': '94719bce-ee7e-45f2-a6ed-2a7c479091a1', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Sacramento, California Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-15T10:38:25', 'jobkey': '94719bce-ee7e-45f2-a6ed-2a7c479091a1', 'jobtitle': 'Component Design Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Sacramento, California Area, United States', 'text_content': '<strong><u>Job Description<br><br></u></strong>Component Design Engineers are responsible for the design and development of electronic components.<br><br><strong><u>Responsibilities Of The Role Include, Although Not Limited To<br></u></strong><ul><li>The design of chip layout circuit design, circuit checking, device evaluation and characterization</li><li>Documentation of specifications, prototype construction and checkout</li><li>Modification and evaluation of semiconductor devices and components</li><li>Performing developmental and/or test work</li><li>Reviewing product requirements and logic diagrams</li><li>Planning and organizing design projects or phases of design projects</li><li>Responds to customer/client requests or events as they occur</li><li>Develops solutions to problems utilizing formal education and judgement<br></li></ul>Candidate will be working on Analog Circuit Design Tools and Flows support and development across various Intel business units and vendors. Candidate will also help define and improve analog design methodology aspects working with various stakeholders.<br><br><strong><u>Qualifications<br><br></u></strong>Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.<br><br><strong><u>Minimum Qualifications<br><br></u></strong>The candidate must have Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 4+ years experience <strong>-OR- </strong>a Masters degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 3+ years experience in the following:<br><ul><li>Comprehensive understanding and experience in Analog IC Front to back EDA Design tools, flows and methodology</li><li>Analog design tools and flows expertise in the following areas:</li><li>Cadence tools - (two or more of the following) Virtuoso, ADE, Spectre, Variation, Mixed-Signal sims (AMS/Xcelium), Reliability, Liberate-AMS, EAD</li><li>OR-</li><li>Synopsys tools - (two or more of the following) HSpice, Finesim, CustomSim, VCS-XA, SAE, CustomCompiler, SiliconSmart</li><li>Automation skills - scripting/ programming languages: one or more of Python/Perl/TCL/Sh/Cadence Skill/ C/C++<br></li></ul><strong><u>Experience In<br><br></u></strong><strong>Preferred Qualifications:<br></strong><ul><li>Verification flows</li><li>Layout Verification (ICV/Caliber or equivalent) and Extraction flows (QRC/Starrc or equivalent) / EM/SH (Totem) /HV flows (VDR)</li><li>Analog Design: (PLL, DDR, etc) and interoperability with tools/flows</li><li>ML Programming</li><li>PDK development - pcells insight</li><li>Matlab/HDLs insight - Verilog/SystemVerilog<br></li></ul><strong>Inside this Business Group<br><br></strong>The Design Engineering Group is a worldwide team responsible for the design, development, validation, and manufacturing of IPs and SOCs. Our mission is to deliver leadership products through groundbreaking innovations.<br><br><strong>Other Locations<br><br></strong>US, California, Santa Clara;US, Oregon, Hillsboro<br><br><strong>Posting Statement<br><br></strong>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'af5ecf8b-3562-426a-bf2c-ae5fbf1e0b5f', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-09-29T10:33:48', 'jobkey': 'af5ecf8b-3562-426a-bf2c-ae5fbf1e0b5f', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': '<strong><u>Job Description<br><br></u></strong>Technology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly.<br><br><strong><u>This Role Will Be Responsible But Not Limited To<br></u></strong><ul><li>Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement.</li><li>Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows.</li><li>Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc. </li><li>Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity.</li><li>Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization.<br></li></ul><strong><u>The Ideal Candidate Should Exhibit The Following Behavioral Traits<br></u></strong><ul><li>Self-motivated, excellent communication skills and skills to excel in a team environment.</li><li>A can-do attitude to collaborate.</li><li>Problem-solving, communication, and data analysis skills.<br></li></ul><strong><u>Qualifications<br><br></u></strong><strong>This is an entry-level position and will be compensated accordingly.</strong> You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. <strong>Position not eligible for Intel immigration sponsorship.<br><br></strong><strong><u>Minimum Qualifications<br></u></strong><ul><li>The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent.</li><li>2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design. <br></li></ul><strong><u>Preferred Qualifications<br></u></strong><ul><li>Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability.</li><li>Experience in device physics/circuit operations. </li><li>Knowledge in design methodology (timing noise, physical circuit design, layout). </li><li>Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification.</li><li>Experience in the area of digital/analog / mixed-signal design tools and flows. </li><li>Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar.</li><li>Experience with scripting languages such as C/C++, TCL, Perl, or Python. <br></li></ul><strong>Inside this Business Group<br><br></strong>As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.<br><br><strong>Other Locations<br><br></strong>US, Arizona, Phoenix;US, California, Santa Clara<br><br><strong>Posting Statement<br><br></strong>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '4b3aae7e-f11d-42c4-bd4e-d57f6dc8ba50', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-09-25T13:18:27', 'jobkey': '4b3aae7e-f11d-42c4-bd4e-d57f6dc8ba50', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li> Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li> Frequently transports and installs equipment up to 5 lbs.</li><li> Performs required tasks at various heights (e.g., standing or sitting).</li><li> Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li> Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Certifications<br><br></u></strong><u>Work Experiences:<br><br></u><strong><u>Skills<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Education<br><br></u></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>6+ months experience with design verification methods. ,6+ months experience with scripting tools and programming languages. ,6+ months experience with architecture and design tools.<br><br><strong><u>Skills<br><br></u></strong><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '53b24198-e88f-4f89-943b-ee9b0352a5ed', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Hsinchu City', 'company': '"MediaTek, Inc."', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-03T08:20:18', 'jobkey': '53b24198-e88f-4f89-943b-ee9b0352a5ed', 'jobtitle': 'Mixed Signal /Analog Verification Engineer', 'partition_nm': '2021-4', 'source': '"MediaTek, Inc."', 'state': ' Taiwan', 'text_content': '<strong><u>Job Description<br></u></strong><ul><li> Perform PMIC circuit verification</li><li> Analog circuit verification methodology / flow development.</li><li> Serdes/Analog/RF macro IR/EM Analysis</li><li> Ananlog circuit verilog-A behavior model creation</li><li> Package-aware(WLCSP/CoWoS/3DIC/InFO 3D..) IR/EM analysis flow development</li><li> Analog/RF Chip Power Model(CPM) modeling and delivery<br></li></ul>Requirement<br><br>Familiar with full custom design flow.<br><br>Familiar with circuit verification/analysis tool (e.g. Spectre)<br><br>Familiar with PMIC or Serdes or RF deisgn is a plus<br><br>Familiar with Perl/TCL/C/Python is a plus<br><br>Familiar with verilog/ verilog-A / verilog-AMS is a plus<br><br>Familiar with Cadence/Synopsys AMS platform is a plus.<br><br>Familiar with ANSYS Redhawk/Totem or Cadence Voltus/Voltus-Fi is a plus<br><br>Familiar with Mixed-signal design flow is a plus', 'year_half': 2}, '_type': 'doc'}, {'_id': '42b90f58-d31f-43e5-bdb3-502c548adad9', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-10-01T07:09:22', 'jobkey': '42b90f58-d31f-43e5-bdb3-502c548adad9', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li> Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li> Frequently transports and installs equipment up to 5 lbs.</li><li> Performs required tasks at various heights (e.g., standing or sitting).</li><li> Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li> Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Certifications<br><br></u></strong><u>Work Experiences:<br><br></u><strong><u>Skills<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Education<br><br></u></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>6+ months experience with design verification methods. ,6+ months experience with scripting tools and programming languages. ,6+ months experience with architecture and design tools.<br><br><strong><u>Skills<br><br></u></strong><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '520941a2-92c8-4bda-a9e3-80578d1aaa3a', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-11-08T05:09:06.904-0800', 'TheMonth': 11, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-11-08T05:09:06', 'date_posted': '2021-10-04T16:07:46', 'jobkey': '520941a2-92c8-4bda-a9e3-80578d1aaa3a', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': '<strong><u>Job Description<br><br></u></strong>Technology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly.<br><br><strong><u>This Role Will Be Responsible But Not Limited To<br></u></strong><ul><li>Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement.</li><li>Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows.</li><li>Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc. </li><li>Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity.</li><li>Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization.<br></li></ul><strong><u>The Ideal Candidate Should Exhibit The Following Behavioral Traits<br></u></strong><ul><li>Self-motivated, excellent communication skills and skills to excel in a team environment.</li><li>A can-do attitude to collaborate.</li><li>Problem-solving, communication, and data analysis skills.<br></li></ul><strong><u>Qualifications<br><br></u></strong><strong>This is an entry-level position and will be compensated accordingly.</strong> You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. <strong>Position not eligible for Intel immigration sponsorship.<br><br></strong><strong><u>Minimum Qualifications<br></u></strong><ul><li>The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent.</li><li>2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design. <br></li></ul><strong><u>Preferred Qualifications<br></u></strong><ul><li>Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability.</li><li>Experience in device physics/circuit operations. </li><li>Knowledge in design methodology (timing noise, physical circuit design, layout). </li><li>Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification.</li><li>Experience in the area of digital/analog / mixed-signal design tools and flows. </li><li>Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar.</li><li>Experience with scripting languages such as C/C++, TCL, Perl, or Python. <br></li></ul><strong>Inside this Business Group<br><br></strong>As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moores Law to bring smart, connected devices to every person on Earth.<br><br><strong>Other Locations<br><br></strong>US, Arizona, Phoenix;US, California, Santa Clara<br><br><strong>Posting Statement<br><br></strong>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'ed6a34cc-50ac-40d4-89aa-997df1d3c184', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-24T15:00:05.307-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-10-24T15:00:05', 'date_posted': '2021-10-09T13:01:31', 'jobkey': 'ed6a34cc-50ac-40d4-89aa-997df1d3c184', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br>This position is scoped as a Staff Engineer role, but this team is open to considering candidates at Engineer, Sr. Engineer, and Staff Engineer level.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> MS 6+ years or PhD and 3+ years of industry experience</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li>Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li>Frequently transports and installs equipment up to 5 lbs.</li><li>Performs required tasks at various heights (e.g., standing or sitting).</li><li>Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li>Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Work Experiences<br><br></u></strong>5+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong><u>Certifications:<br><br></u><strong><u>Education<br><br></u></strong><strong>Preferred Qualifications<br><br></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>1+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above). ,2+ years experience with design verification methods. ,2+ years experience with scripting tools and programming languages. ,2+ years experience with architecture and design tools. ,8+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong>ASIC Verification, Matlab C, Multicore System-On-Chip (SoC), Perl Programming, Simulation Software<br><br><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '40d4fd5b-16bb-4cb1-a92f-3dd9593730c0', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-09-29T01:42:15', 'jobkey': '40d4fd5b-16bb-4cb1-a92f-3dd9593730c0', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> MS 6+ years or PhD and 3+ years of industry experience</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li> Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li> Frequently transports and installs equipment up to 5 lbs.</li><li> Performs required tasks at various heights (e.g., standing or sitting).</li><li> Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li> Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Certifications<br><br></u></strong><u>Work Experiences:<br><br></u><strong><u>Skills<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Education<br><br></u></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>6+ months experience with architecture and design tools. ,6+ months experience with scripting tools and programming languages. ,6+ months experience with design verification methods.<br><br><strong><u>Skills<br><br></u></strong>ASIC Verification, Matlab C, Multicore System-On-Chip (SoC), Perl Programming, Simulation Software<br><br><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '615596f38ab3f23f79ab1907', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-07T16:25:24.022-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-10-07T16:25:24', 'date_posted': '2021-09-29T06:52:34', 'jobkey': '615596f38ab3f23f79ab1907', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Job DescriptionTechnology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly.This role will be responsible but not limited to:Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement.Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows.Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc.Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity.Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization.The ideal candidate should exhibit the following behavioral traits:Self-motivated, excellent communication skills and skills to excel in a team environment.A can-do attitude to collaborate.Problem-solving, communication, and data analysis skills.QualificationsThis is an entry-level position and will be compensated accordingly. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. Position not eligible for Intel immigration sponsorship.Minimum Qualifications:The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent.2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design.Preferred Qualifications:Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability.Experience in device physics/circuit operations.Knowledge in design methodology (timing noise, physical circuit design, layout).Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification.Experience in the area of digital/analog / mixed-signal design tools and flows.Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar.Experience with scripting languages such as C/C++, TCL, Perl, or Python.Inside this Business GroupAs the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.Other LocationsUS, Arizona, Phoenix;US, California, Santa ClaraPosting StatementAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 2}, '_type': 'doc'}, {'_id': '0c2e29dc-aa9a-4206-9c3c-591f8f7dd9b1', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-10-24T15:00:05.307-0700', 'TheMonth': 10, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-10-24T15:00:05', 'date_posted': '2021-10-05T15:43:31', 'jobkey': '0c2e29dc-aa9a-4206-9c3c-591f8f7dd9b1', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li> Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li> Frequently transports and installs equipment up to 5 lbs.</li><li> Performs required tasks at various heights (e.g., standing or sitting).</li><li> Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li> Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Certifications<br><br></u></strong><u>Work Experiences:<br><br></u><strong><u>Skills<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Education<br><br></u></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>6+ months experience with design verification methods. ,6+ months experience with scripting tools and programming languages. ,6+ months experience with architecture and design tools.<br><br><strong><u>Skills<br><br></u></strong><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '3d3bd812-d17c-43c2-a714-1d94afdd7b89', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Raleigh-Durham, North Carolina Area, United States', 'company': 'Microsoft', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-30T16:10:24', 'jobkey': '3d3bd812-d17c-43c2-a714-1d94afdd7b89', 'jobtitle': 'Senior EMIR CAD Engineer', 'partition_nm': '2021-4', 'source': 'Microsoft', 'state': 'Raleigh-Durham, North Carolina Area, United States', 'text_content': 'Microsofts hardware teams incubate advanced technologies and build deep partnerships with internal research, product planning, and marketing teams. Microsoft ships tens of millions of hardware products every year, including the Xbox, Surface devices, HoloLens, accessories, and much more. Our opportunities represent a variety of disciplines including, but not limited to, design, verification, and performance modeling, and DevOps supporting the development of custom silicon. Microsofts hardware teams are also expanding into new technologies such as quantum computing! We are looking for the best and brightest to join us in designing for the future!<br><br><strong><u>Responsibilities<br><br></u></strong><strong>Responsibilities:<br></strong><ul><li>Work cross-functionally among multiple projects with different design teams such as the custom IP designers, digital designers, IP vendors, and EDA tool vendors. </li><li>Technical support to custom design as well as digital design teams in the areas of transistor level and gate level power integrity signoff in various analysis types. Such as the static analysis, vectored and vector-less dynamic analysis, power EM, signal EM, ESD, and package co-simulation flows. </li><li>Technical Support on IP model generation and validation such as Cadence PGV, DDV, Ansys APL, AVM, and CMM. </li><li>Collaborate with EDA vendors to guarantee high quality deliverables, ongoing issue tracking, new build qualification, and help maintain new release updates. </li><li>Work with design teams to develop the flow for EMIR signoff, including result post-processing, and tool performance tracking. </li><li>Evaluate new EMIR signoff criteria and methodologies. </li><li>Documentation and presentation of flows and results. <br></li></ul>We will only achieve our mission if we live our culture. We start with becoming learners in all thingshaving a growth mindset. Then we apply that mindset to learning about our customers, being diverse and inclusive, working together as one, andultimatelymaking a difference in the world.<br><br><strong>Growth Mindset<br><br></strong>We fundamentally believe that we need a culture founded in a growth mindset. It starts with a belief that everyone can grow and develop; that potential is nurtured, not pre-determined; and that anyone can change their mindset.<br><br>We need to be always learning and insatiably curious. We need to be willing to lean into uncertainty, take risks and move quickly when we make mistakes, recognizing failure happens along the way to mastery. And we need to be open to the ideas of others, where the success of others does not diminish our own.<br><br><strong>Customer obsessed<br><br></strong>We will learn about our customers and their businesses with a beginners mind and then bring solutions that meet their needs. We will be insatiable in our desire to learn from the outside and bring it into Microsoft, while still innovating to surprise and delight our users.<br><br><strong>Diverse & inclusive<br><br></strong>The world is diverse. We will better serve everyone on the planet by representing everyone on the planet. We will be open to learning our own biases and changing our behaviors, so we can tap into the collective power of everyone at Microsoft. We dont just value differences, we seek them out, we invite them in. And as a result, our ideas are better, our products are better, and our customers are better served.<br><br>In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positively impact our culture every day.<br><br><strong>One Microsoft<br><br></strong>We are a family of individuals united by a single, shared mission. Its our ability to work together that makes our dreams believable and ultimately achievable. We will build on the ideas of others and collaborate across boundaries to bring the best of Microsoft to our customers as one. We are proud to be part of team Microsoft.<br><br><strong>Making a difference<br><br></strong>If we commit to being customer obsessed, becoming more diverse and inclusive, and operating as One Microsoft, we will achieve our mission to empower every person and organization on the planet. Beyond that, we will make a difference and find deep meaning in our work. We stand in awe of what humans dare to achieve and are motivated every day to empower others to do more and achieve more through our technology and innovation.<br><br><strong><u>Qualifications<br><br></u></strong><strong>Qualifications:<br></strong><ul><li>MSEE with 7+ years of experience or BSEE with 10+ years of experience, advanced node project experience is required. </li><li>In-depth knowledge of custom design and semiconductor physics principles </li><li>Experience in advanced nodes custom design power integrity signoff including the library models generation. </li><li>User experience in industrial leading tools such as Cadence Voltus-Fi, Ansys Totem, Cadence Voltus, or Ansys Redhawk. </li><li>Experience with Cadence Virtuoso, or Cadence Innovus platforms. </li><li>Experience in transistor or gate level extraction a plus </li><li>Good scripting and programming skills on Python, Perl or TCL languages, and strong understanding of general CAD flows </li><li>Ability to work aligning to key milestones and project schedules </li><li>Team player with good communication skills and a growth mind set <br></li></ul>#OCP2021<br><br>Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.<br><br>Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.<br><br>Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'd9b26925-ecae-4ec2-ad62-1aa1dc0efe0c', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-28T13:37:43', 'jobkey': 'd9b26925-ecae-4ec2-ad62-1aa1dc0efe0c', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br>This position is scoped as a Staff Engineer role, but this team is open to considering candidates at Engineer, Sr. Engineer, and Staff Engineer level.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> MS 6+ years or PhD and 3+ years of industry experience</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li>Frequently transports between offices, buildings, and campuses up to  1/2  mile.</li><li>Frequently transports and installs equipment up to 5 lbs.</li><li>Performs required tasks at various heights (e.g., standing or sitting).</li><li>Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li>Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Work Experiences<br><br></u></strong>5+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong><u>Certifications:<br><br></u><strong><u>Education<br><br></u></strong><strong>Preferred Qualifications<br><br></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>1+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above). ,2+ years experience with design verification methods. ,2+ years experience with scripting tools and programming languages. ,2+ years experience with architecture and design tools. ,8+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong>ASIC Verification, Matlab C, Multicore System-On-Chip (SoC), Perl Programming, Simulation Software<br><br><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomms toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '618d5f1b0cdd74a7eecb224b', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T06:38:08', 'jobkey': '618d5f1b0cdd74a7eecb224b', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'SummaryPosted: Nov 11, 2021Role Number: 200311990Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.Key QualificationsPrevious internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit designStrong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fieldsExperience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficialCurrently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fieldsWill be graduating with a minimum of a Bachelors degree by August 2022DescriptionAs a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.Education & ExperiencePursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.Apple participates in the E-Verify program in certain locations as required by law.Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'a275add9-6472-46cf-8cc5-9f00d0194e17', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Seattle Area', 'company': 'Microsoft', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-30T16:10:50', 'jobkey': 'a275add9-6472-46cf-8cc5-9f00d0194e17', 'jobtitle': 'Senior EMIR CAD Engineer', 'partition_nm': '2021-4', 'source': 'Microsoft', 'state': ' United States', 'text_content': 'Microsofts hardware teams incubate advanced technologies and build deep partnerships with internal research, product planning, and marketing teams. Microsoft ships tens of millions of hardware products every year, including the Xbox, Surface devices, HoloLens, accessories, and much more. Our opportunities represent a variety of disciplines including, but not limited to, design, verification, and performance modeling, and DevOps supporting the development of custom silicon. Microsofts hardware teams are also expanding into new technologies such as quantum computing! We are looking for the best and brightest to join us in designing for the future!<br><br><strong><u>Responsibilities<br><br></u></strong><strong>Responsibilities:<br></strong><ul><li>Work cross-functionally among multiple projects with different design teams such as the custom IP designers, digital designers, IP vendors, and EDA tool vendors. </li><li>Technical support to custom design as well as digital design teams in the areas of transistor level and gate level power integrity signoff in various analysis types. Such as the static analysis, vectored and vector-less dynamic analysis, power EM, signal EM, ESD, and package co-simulation flows. </li><li>Technical Support on IP model generation and validation such as Cadence PGV, DDV, Ansys APL, AVM, and CMM. </li><li>Collaborate with EDA vendors to guarantee high quality deliverables, ongoing issue tracking, new build qualification, and help maintain new release updates. </li><li>Work with design teams to develop the flow for EMIR signoff, including result post-processing, and tool performance tracking. </li><li>Evaluate new EMIR signoff criteria and methodologies. </li><li>Documentation and presentation of flows and results. <br></li></ul>We will only achieve our mission if we live our culture. We start with becoming learners in all thingshaving a growth mindset. Then we apply that mindset to learning about our customers, being diverse and inclusive, working together as one, andultimatelymaking a difference in the world.<br><br><strong>Growth Mindset<br><br></strong>We fundamentally believe that we need a culture founded in a growth mindset. It starts with a belief that everyone can grow and develop; that potential is nurtured, not pre-determined; and that anyone can change their mindset.<br><br>We need to be always learning and insatiably curious. We need to be willing to lean into uncertainty, take risks and move quickly when we make mistakes, recognizing failure happens along the way to mastery. And we need to be open to the ideas of others, where the success of others does not diminish our own.<br><br><strong>Customer obsessed<br><br></strong>We will learn about our customers and their businesses with a beginners mind and then bring solutions that meet their needs. We will be insatiable in our desire to learn from the outside and bring it into Microsoft, while still innovating to surprise and delight our users.<br><br><strong>Diverse & inclusive<br><br></strong>The world is diverse. We will better serve everyone on the planet by representing everyone on the planet. We will be open to learning our own biases and changing our behaviors, so we can tap into the collective power of everyone at Microsoft. We dont just value differences, we seek them out, we invite them in. And as a result, our ideas are better, our products are better, and our customers are better served.<br><br>In alignment with our Microsoft values, we are committed to cultivating an inclusive work environment for all employees to positively impact our culture every day.<br><br><strong>One Microsoft<br><br></strong>We are a family of individuals united by a single, shared mission. Its our ability to work together that makes our dreams believable and ultimately achievable. We will build on the ideas of others and collaborate across boundaries to bring the best of Microsoft to our customers as one. We are proud to be part of team Microsoft.<br><br><strong>Making a difference<br><br></strong>If we commit to being customer obsessed, becoming more diverse and inclusive, and operating as One Microsoft, we will achieve our mission to empower every person and organization on the planet. Beyond that, we will make a difference and find deep meaning in our work. We stand in awe of what humans dare to achieve and are motivated every day to empower others to do more and achieve more through our technology and innovation.<br><br><strong><u>Qualifications<br><br></u></strong><strong>Qualifications:<br></strong><ul><li>MSEE with 7+ years of experience or BSEE with 10+ years of experience, advanced node project experience is required. </li><li>In-depth knowledge of custom design and semiconductor physics principles </li><li>Experience in advanced nodes custom design power integrity signoff including the library models generation. </li><li>User experience in industrial leading tools such as Cadence Voltus-Fi, Ansys Totem, Cadence Voltus, or Ansys Redhawk. </li><li>Experience with Cadence Virtuoso, or Cadence Innovus platforms. </li><li>Experience in transistor or gate level extraction a plus </li><li>Good scripting and programming skills on Python, Perl or TCL languages, and strong understanding of general CAD flows </li><li>Ability to work aligning to key milestones and project schedules </li><li>Team player with good communication skills and a growth mind set <br></li></ul>#OCP2021<br><br>Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.<br><br>Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.<br><br>Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'd1b39c15-a9ff-425c-961f-ed0e72220b01', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-11-08T05:09:06.904-0800', 'TheMonth': 11, 'TheQuarter': 4, 'city': 'Bengaluru Area', 'company': 'Broadcom Limited', 'create_date': '2021-11-08T05:09:06', 'date_posted': '2021-10-21T16:10:10', 'jobkey': 'd1b39c15-a9ff-425c-961f-ed0e72220b01', 'jobtitle': 'IO and Mixed Signal Circuit Design Engineer', 'partition_nm': '2021-4', 'source': 'Broadcom Limited', 'state': ' India', 'text_content': '<strong>Please Note:<br><br></strong><ul><li> If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)</li><li> If you already have a Candidate Account, please Sign-In before you apply.<br><br></li></ul><strong>Job Description:<br><br></strong><strong>IO and Mixed Signal Circuit Design Engineer<br><br></strong>Job Description:<br><br>Work as part of Mixed Signal and IO Library Development team in Central Engineering. Primary responsibilities include:<br><br><ul><li>Design and verification of IO interfaces and mixed signal blocks such as POR, process monitors, voltage/temperature sensors, crystal oscillators etc.</li><li>RTL coding, synthesis and verification of digital wrappers that interface with analog circuitry</li><li>Interface with both custom and P&R layout engineers and oversee physical design and verification.</li><li>Develop functional models and perform timing characterization of these cells.</li><li>Directly interface with end customers to understand their requirements, come up with specifications and implement circuit designs that support them.</li><li>Create necessary infrastructure and generate test vectors to support silicon validation of these blocks on test chips.</li><li>Work with test engineers to support silicon validation either on ATE or on the bench.</li><li>Develop accurate documentation in the form of datasheets, application notes and integration guides<br><br></li></ul>Skills and Qualifications Required:<br><br><ul><li>Educational requirements: MSEE with a minimum of 5-10 years of hands-on experience in independently designing mixed signal circuits especially in newer CMOS technologies such as 7nm or 5nm</li><li>Must have experience in designing analog circuits such as PLLs, LDOs, Bandgap references, ADCs or DACs--knowledge of AMS methodology and analog circuit modeling will be a plus</li><li>Must be proficient with Cadence Virtuoso Schematic Capture and ADE along with an excellent knowledge of spice based simulators such as Spectre and/or Hspice</li><li>Working knowledge of LVS, DRC along with EM/ESD verification tools such as Totem/Pathfinder/PER</li><li>Strong written and oral communication skills in English to be able to work effectively across geographies as well as to be able to interface with end customers</li><li>Require proficiency in automation using shell scripting or any other languages such as SED, AWK, TCL or PERLV<br><br></li></ul><strong>Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.<br><br></strong><strong>If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.<br><br></strong>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'ca7569e4-5cf9-47f6-b351-e3ad598f2fc8', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T03:40:47', 'jobkey': 'ca7569e4-5cf9-47f6-b351-e3ad598f2fc8', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312243<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '30e0092c-4659-469c-a099-37099978a767', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T03:41:13', 'jobkey': '30e0092c-4659-469c-a099-37099978a767', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312001<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '6174548c0cdd74a7eea74752', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-21T06:10:48', 'jobkey': '6174548c0cdd74a7eea74752', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Job Description..Technology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly..This role will be responsible but not limited to:.Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement..Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows..Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc..Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity..Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization..The ideal candidate should exhibit the following behavioral traits:.Self-motivated, excellent communication skills and skills to excel in a team environment..A can-do attitude to collaborate..Problem-solving, communication, and data analysis skills...Qualifications..This is an entry-level position and will be compensated accordingly. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. Position not eligible for Intel immigration sponsorship..Minimum Qualifications:.The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent..2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design..Preferred Qualifications:.Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability..Experience in device physics/circuit operations..Knowledge in design methodology (timing noise, physical circuit design, layout)..Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification..Experience in the area of digital/analog / mixed-signal design tools and flows..Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar..Experience with scripting languages such as C/C++, TCL, Perl, or Python..Inside this Business Group..As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moores Law to bring smart, connected devices to every person on Earth...Other Locations..US, Arizona, Phoenix;US, California, Santa Clara..Posting Statement..All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 2}, '_type': 'doc'}, {'_id': '0d3827e7-da42-4c62-9bc7-3fcfc35f623a', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Phoenix, Arizona Area, United States', 'company': 'Broadcom Limited', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-25T22:10:05', 'jobkey': '0d3827e7-da42-4c62-9bc7-3fcfc35f623a', 'jobtitle': 'R&amp;D Engineer Hardware 5', 'partition_nm': '2021-4', 'source': 'Broadcom Limited', 'state': 'Phoenix, Arizona Area, United States', 'text_content': '<strong>Please Note:<br><br></strong><ul><li> If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)</li><li> If you already have a Candidate Account, please Sign-In before you apply.<br><br></li></ul><strong>Job Description:<br><br></strong><ul><li>Must have strong CAD tool knowledge and software flow development skills.</li><li>Engineer should be proficient in coding and development of IO design automation, verification and qualification flows.</li><li>Excelent problem solving skills</li><li>Self-motivated and organized. Works well with other highly motivated driven engineers.</li><li>Software development proficiency:<br><br></li></ul><ul><li> Skill (Cadence)</li><li> Verilog and shell scri[ting</li><li> Perl and/or Python</li><li> Familiarity with TCL would be helpful, but not mandatory</li><li> MySQL/SQLite</li><li>Must have experience using industry standard EDA tools and automating flows to develop, verify and distribute models for use by designers and customers.</li><li>EDA tools and models experience include (75% coverage preferred):</li><ul><li>Cadence Virtuoso</li><li>Synopsys Liberty,</li><li>Hspice, Finesim, Spectre</li><li>Calibre LVS/DRC</li><li>Apache Redhawk, Totem, Pathfinder</li><li>IBIS</li><li>Synchronicity</li><li>Must be familiar with common software development tools and environments like:</li><li>gvim/emacs</li><li>make</li><li>rcs/svn/cvs</li><li>Linux</li><li>Object-Oriented design</li><li>Multi-threaded software development</li><li>Database design</li><li>TCP/IP<br><br><br></li></ul></ul>Bachelors + 12+ years of related experience required<br><br><strong>Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.<br><br></strong><strong>If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.<br><br></strong>', 'year_half': 2}, '_type': 'doc'}, {'_id': '9ff32fc6-ab94-4e75-be73-571faaa0fd84', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Sacramento, California Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-24T10:13:33', 'jobkey': '9ff32fc6-ab94-4e75-be73-571faaa0fd84', 'jobtitle': 'Component Design Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Sacramento, California Area, United States', 'text_content': '<strong><u>Job Description<br><br></u></strong>Component Design Engineers are responsible for the design and development of electronic components.<br><br><strong><u>Responsibilities Of The Role Include, Although Not Limited To<br></u></strong><ul><li>The design of chip layout circuit design, circuit checking, device evaluation and characterization</li><li>Documentation of specifications, prototype construction and checkout</li><li>Modification and evaluation of semiconductor devices and components</li><li>Performing developmental and/or test work</li><li>Reviewing product requirements and logic diagrams</li><li>Planning and organizing design projects or phases of design projects</li><li>Responds to customer/client requests or events as they occur</li><li>Develops solutions to problems utilizing formal education and judgement<br></li></ul>Candidate will be working on Analog Circuit Design Tools and Flows support and development across various Intel business units and vendors. Candidate will also help define and improve analog design methodology aspects working with various stakeholders.<br><br><strong><u>Qualifications<br><br></u></strong>Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.<br><br><strong><u>Minimum Qualifications<br><br></u></strong>The candidate must have Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 4+ years experience <strong>-OR- </strong>a Masters degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 3+ years experience in the following:<br><ul><li>Comprehensive understanding and experience in Analog IC Front to back EDA Design tools, flows and methodology</li><li>Analog design tools and flows expertise in the following areas:</li><li>Cadence tools - (two or more of the following) Virtuoso, ADE, Spectre, Variation, Mixed-Signal sims (AMS/Xcelium), Reliability, Liberate-AMS, EAD</li><li>OR-</li><li>Synopsys tools - (two or more of the following) HSpice, Finesim, CustomSim, VCS-XA, SAE, CustomCompiler, SiliconSmart</li><li>Automation skills - scripting/ programming languages: one or more of Python/Perl/TCL/Sh/Cadence Skill/ C/C++<br></li></ul><strong><u>Experience In<br><br></u></strong><strong>Preferred Qualifications:<br></strong><ul><li>Verification flows</li><li>Layout Verification (ICV/Caliber or equivalent) and Extraction flows (QRC/Starrc or equivalent) / EM/SH (Totem) /HV flows (VDR)</li><li>Analog Design: (PLL, DDR, etc) and interoperability with tools/flows</li><li>ML Programming</li><li>PDK development - pcells insight</li><li>Matlab/HDLs insight - Verilog/SystemVerilog<br></li></ul><strong>Inside this Business Group<br><br></strong>In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.<br><br><strong>Other Locations<br><br></strong>US, California, Santa Clara;US, Oregon, Hillsboro<br><br><strong>Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.<br><br></strong><strong>Posting Statement<br><br></strong>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '61744f2d0cdd74a7ee94db7c', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Bengaluru Area', 'company': 'Broadcom Limited', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-10-21T06:10:48', 'jobkey': '61744f2d0cdd74a7ee94db7c', 'jobtitle': 'IO and Mixed Signal Circuit Design Engineer', 'partition_nm': '2021-4', 'source': 'Broadcom Limited', 'state': ' India', 'text_content': 'Job Description:.Work as part of Mixed Signal and IO Library Development team in Central Engineering. Primary responsibilities include:..Design and verification of IO interfaces and mixed signal blocks such as POR, process monitors, voltage/temperature sensors, crystal oscillators etc..RTL coding, synthesis and verification of digital wrappers that interface with analog circuitry.Interface with both custom and P&R layout engineers and oversee physical design and verification..Develop functional models and perform timing characterization of these cells..Directly interface with end customers to understand their requirements, come up with specifications and implement circuit designs that support them..Create necessary infrastructure and generate test vectors to support silicon validation of these blocks on test chips..Work with test engineers to support silicon validation either on ATE or on the bench..Develop accurate documentation in the form of datasheets, application notes and integration guides..Skills and Qualifications Required:.Educational requirements: MSEE with a minimum of 5-10 years of hands-on experience in independently designing mixed signal circuits especially in newer CMOS technologies such as 7nm or 5nm.Must have experience in designing analog circuits such as PLLs, LDOs, Bandgap references, ADCs or DACs-knowledge of AMS methodology and analog circuit modeling will be a plus.Must be proficient with Cadence Virtuoso Schematic Capture and ADE along with an excellent knowledge of spice based simulators such as Spectre and/or Hspice.Working knowledge of LVS, DRC along with EM/ESD verification tools such as Totem/Pathfinder/PER.Strong written and oral communication skills in English to be able to work effectively across geographies as well as to be able to interface with end customers.Require proficiency in automation using shell scripting or any other languages such as SED, AWK, TCL or PERL..Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law...If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.', 'year_half': 2}, '_type': 'doc'}, {'_id': '618d5f1b0cdd74a7eecb21f8', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T06:38:08', 'jobkey': '618d5f1b0cdd74a7eecb21f8', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': 'SummaryPosted: Nov 11, 2021Role Number: 200311993Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.Key QualificationsPrevious internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit designStrong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fieldsExperience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficialCurrently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fieldsWill be graduating with a minimum of a Bachelors degree by August 2022DescriptionAs a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.Education & ExperiencePursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.Apple participates in the E-Verify program in certain locations as required by law.Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '518198b4-efb9-4828-86fe-390baa069a0b', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-12T16:36:50', 'jobkey': '518198b4-efb9-4828-86fe-390baa069a0b', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311990<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '618d5f1b0cdd74a7eecb227c', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T06:38:08', 'jobkey': '618d5f1b0cdd74a7eecb227c', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': 'SummaryPosted: Nov 10, 2021Role Number: 200312001Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.Key QualificationsPrevious internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit designStrong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fieldsExperience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficialCurrently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fieldsWill be graduating with a minimum of a Bachelors degree by August 2022DescriptionAs a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.Education & ExperiencePursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.Apple participates in the E-Verify program in certain locations as required by law.Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '39c3ed8a-9971-4f07-acd1-b208defb4754', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T16:18:42', 'jobkey': '39c3ed8a-9971-4f07-acd1-b208defb4754', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311993<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '618d5f1b0cdd74a7eecb2184', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T06:38:08', 'jobkey': '618d5f1b0cdd74a7eecb2184', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'SummaryPosted: Nov 10, 2021Role Number: 200312243Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.Key QualificationsPrevious internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit designStrong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fieldsExperience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficialCurrently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fieldsWill be graduating with a minimum of a Bachelors degree by August 2022DescriptionAs a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.Education & ExperiencePursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.Apple participates in the E-Verify program in certain locations as required by law.Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '34aeda5a-d4f0-4995-8cb8-933db073c50c', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Bengaluru Area', 'company': 'Broadcom Limited', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T00:05:30', 'jobkey': '34aeda5a-d4f0-4995-8cb8-933db073c50c', 'jobtitle': 'IO and Mixed Signal Circuit Design Engineer', 'partition_nm': '2021-4', 'source': 'Broadcom Limited', 'state': ' India', 'text_content': '<strong>Please Note:<br><br></strong><ul><li> If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)</li><li> If you already have a Candidate Account, please Sign-In before you apply.<br><br></li></ul><strong>Job Description:<br><br></strong>Job Description:<br><br>Work as part of Mixed Signal and IO Library Development team in Central Engineering. Primary responsibilities include:<br><br><ul><li>Design and verification of IO interfaces and mixed signal blocks such as POR, process monitors, voltage/temperature sensors, crystal oscillators etc.</li><li>RTL coding, synthesis and verification of digital wrappers that interface with analog circuitry</li><li>Interface with both custom and P&R layout engineers and oversee physical design and verification.</li><li>Develop functional models and perform timing characterization of these cells.</li><li>Directly interface with end customers to understand their requirements, come up with specifications and implement circuit designs that support them.</li><li>Create necessary infrastructure and generate test vectors to support silicon validation of these blocks on test chips.</li><li>Work with test engineers to support silicon validation either on ATE or on the bench.</li><li>Develop accurate documentation in the form of datasheets, application notes and integration guides<br><br></li></ul>Skills and Qualifications Required:<br><br><ul><li>Educational requirements: MSEE with a minimum of 5-10 years of hands-on experience in independently designing mixed signal circuits especially in newer CMOS technologies such as 7nm or 5nm</li><li>Must have experience in designing analog circuits such as PLLs, LDOs, Bandgap references, ADCs or DACs--knowledge of AMS methodology and analog circuit modeling will be a plus</li><li>Must be proficient with Cadence Virtuoso Schematic Capture and ADE along with an excellent knowledge of spice based simulators such as Spectre and/or Hspice</li><li>Working knowledge of LVS, DRC along with EM/ESD verification tools such as Totem/Pathfinder/PER</li><li>Strong written and oral communication skills in English to be able to work effectively across geographies as well as to be able to interface with end customers</li><li>Require proficiency in automation using shell scripting or any other languages such as SED, AWK, TCL or PERL<br><br></li></ul><strong>Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.<br><br></strong><strong>If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.<br><br></strong>', 'year_half': 2}, '_type': 'doc'}, {'_id': '204ffe2d-33a1-4100-82cf-5e59debfee71', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-11T03:41:17', 'jobkey': '204ffe2d-33a1-4100-82cf-5e59debfee71', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development  team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311996<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '61974d3b0cdd74a7ee27bd25', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Sacramento, California Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-19T07:01:22', 'jobkey': '61974d3b0cdd74a7ee27bd25', 'jobtitle': 'Component Design Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Sacramento, California Area, United States', 'text_content': 'Job DescriptionComponent Design Engineers are responsible for the design and development of electronic components.Responsibilities of the role include, although not limited to:The design of chip layout circuit design, circuit checking, device evaluation and characterizationDocumentation of specifications, prototype construction and checkoutModification and evaluation of semiconductor devices and componentsPerforming developmental and/or test workReviewing product requirements and logic diagramsPlanning and organizing design projects or phases of design projectsResponds to customer/client requests or events as they occurDevelops solutions to problems utilizing formal education and judgementCandidate will be working on Analog Circuit Design Tools and Flows support and development across various Intel business units and vendors. Candidate will also help define and improve analog design methodology aspects working with various stakeholders.QualificationsMinimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.Minimum Qualifications:The candidate must have Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 4+ years experience -OR- a Masters degree in Electrical Engineering, Computer Engineering, Computer Science or other related disciplines with 3+ years experience in the following:Comprehensive understanding and experience in Analog IC Front to back EDA Design tools, flows and methodologyAnalog design tools and flows expertise in the following areas:Cadence tools - (two or more of the following) Virtuoso, ADE, Spectre, Variation, Mixed-Signal sims (AMS/Xcelium), Reliability, Liberate-AMS, EAD-OR-Synopsys tools - (two or more of the following) HSpice, Finesim, CustomSim, VCS-XA, SAE, CustomCompiler, SiliconSmartAutomation skills - scripting/ programming languages: one or more of Python/Perl/TCL/Sh/Cadence Skill/ C/C++Preferred Qualifications:Experience in:Verification flowsLayout Verification (ICV/Caliber or equivalent) and Extraction flows (QRC/Starrc or equivalent) / EM/SH (Totem) /HV flows (VDR)Analog Design: (PLL, DDR, etc) and interoperability with tools/flowsML ProgrammingPDK development - pcells insightMatlab/HDLs insight - Verilog/SystemVerilogInside this Business GroupIn the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.Other LocationsUS, California, Santa Clara;US, Oregon, HillsboroIntel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.Posting StatementAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'f8e939ed-e95a-46d9-a76e-b26ae70c92c8', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-27T06:05:06', 'jobkey': 'f8e939ed-e95a-46d9-a76e-b26ae70c92c8', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311990<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '546cc9c2-f941-4711-a91e-3dbeda81c4ab', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-25T05:11:46', 'jobkey': '546cc9c2-f941-4711-a91e-3dbeda81c4ab', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312243<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '6375bd00-1db3-4726-921f-0da450a28ae9', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-24T14:27:30', 'jobkey': '6375bd00-1db3-4726-921f-0da450a28ae9', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br>This position is scoped as a Staff Engineer role, but this team is open to considering candidates at Engineer, Sr. Engineer, and Staff Engineer level.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> MS 6+ years or PhD and 3+ years of industry experience</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li>Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li>Frequently transports and installs equipment up to 5 lbs.</li><li>Performs required tasks at various heights (e.g., standing or sitting).</li><li>Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li>Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Work Experiences<br><br></u></strong>5+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong><u>Certifications:<br><br></u><strong><u>Education<br><br></u></strong><strong>Preferred Qualifications<br><br></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>1+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above). ,2+ years experience with design verification methods. ,2+ years experience with scripting tools and programming languages. ,2+ years experience with architecture and design tools. ,8+ years ASIC design, verification, or related work experience.<br><br><strong><u>Skills<br><br></u></strong>ASIC Verification, Matlab C, Multicore System-On-Chip (SoC), Perl Programming, Simulation Software<br><br><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '00f1b401-2434-4b2c-b2aa-32e9dbe9a8d8', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-23T15:57:21', 'jobkey': '00f1b401-2434-4b2c-b2aa-32e9dbe9a8d8', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development  team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311996<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '4d09566b-3c93-4225-9ce0-6e339135b37e', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-18T01:43:46', 'jobkey': '4d09566b-3c93-4225-9ce0-6e339135b37e', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311998<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'c69b8ba8-f23d-4f1f-a9db-c095f436529c', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-17T03:11:39', 'jobkey': 'c69b8ba8-f23d-4f1f-a9db-c095f436529c', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312243<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '6197ef770cdd74a7ee24d869', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-17T05:26:27', 'jobkey': '6197ef770cdd74a7ee24d869', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': 'SummaryPosted: Nov 16, 2021Role Number: 200311998Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.Key QualificationsPrevious internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit designStrong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fieldsExperience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficialCurrently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fieldsWill be graduating with a minimum of a Bachelors degree by August 2022DescriptionAs a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.Education & ExperiencePursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.Additional RequirementsApple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.Apple participates in the E-Verify program in certain locations as required by law.Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '67145a50-8a89-444d-bcb1-8ede7d5703c9', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-25T05:11:31', 'jobkey': '67145a50-8a89-444d-bcb1-8ede7d5703c9', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311990<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '74aeaed9-2ce7-45aa-8f33-a51c20c69cc6', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-25T05:11:16', 'jobkey': '74aeaed9-2ce7-45aa-8f33-a51c20c69cc6', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311998<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'ccaa9f5f-e1bf-4f6f-904b-d4fcfe58e9ae', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-23T15:56:57', 'jobkey': 'ccaa9f5f-e1bf-4f6f-904b-d4fcfe58e9ae', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311993<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'a1dda9cd-b9bc-4ee3-ac14-ec1978611e6b', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-18T12:00:50', 'jobkey': 'a1dda9cd-b9bc-4ee3-ac14-ec1978611e6b', 'jobtitle': 'IP library Characterization and Modeling and sign-off for 4G, 5G SoCs', 'partition_nm': '2021-4', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><strong>Company:</strong></strong>Qualcomm Technologies, Inc.<br><br><strong><strong>Job Area:</strong></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>The Ideal Candidate Would Possess The Following Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel,</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC)</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python</li><li> CAD automation for data mining and processing</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic</li><li> Experience in STA, physical design is a plus</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner<br><br></li></ul><strong><u>Physical Requirements<br></u></strong><ul><li> Frequently transports between offices, buildings, and campuses up to ½ mile.</li><li> Frequently transports and installs equipment up to 5 lbs.</li><li> Performs required tasks at various heights (e.g., standing or sitting).</li><li> Monitors and utilizes computers and test equipment for more than 6 hours a day.</li><li> Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Engineering, Bachelors - Science<br><br><strong><u>Certifications<br><br></u></strong><u>Work Experiences:<br><br></u><strong><u>Skills<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Education<br><br></u></strong>Bachelors - Computer Engineering, Bachelors - Computer Science, Bachelors - Electrical Engineering<br><br><strong><u>Work Experiences<br><br></u></strong>6+ months experience with design verification methods. ,6+ months experience with scripting tools and programming languages. ,6+ months experience with architecture and design tools.<br><br><strong><u>Skills<br><br></u></strong><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomm’s toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong> EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. <br><br></strong>If you would like more information about this role, please contact Qualcomm Careers .', 'year_half': 2}, '_type': 'doc'}, {'_id': '3b893be6-66f8-4fcf-8b92-aa365d655408', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-23T15:57:18', 'jobkey': '3b893be6-66f8-4fcf-8b92-aa365d655408', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312001<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '619975430cdd74a7ee977e52', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-20T22:21:00', 'jobkey': '619975430cdd74a7ee977e52', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Job DescriptionTechnology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly.This role will be responsible but not limited to:Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement.Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows.Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc.Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity.Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization.The ideal candidate should exhibit the following behavioral traits:Self-motivated, excellent communication skills and skills to excel in a team environment.A can-do attitude to collaborate.Problem-solving, communication, and data analysis skills.QualificationsThis is an entry-level position and will be compensated accordingly. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. Position not eligible for Intel immigration sponsorship.Minimum Qualifications:The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent.2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design.Preferred Qualifications:Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability.Experience in device physics/circuit operations.Knowledge in design methodology (timing noise, physical circuit design, layout).Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification.Experience in the area of digital/analog / mixed-signal design tools and flows.Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar.Experience with scripting languages such as C/C++, TCL, Perl, or Python.Inside this Business GroupAs the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.Other LocationsUS, Arizona, Phoenix;US, California, Santa ClaraIntel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.Posting StatementAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 2}, '_type': 'doc'}, {'_id': '6e2f1d4b-5e6f-44f0-b6a1-f2a2fd021d41', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-11-19T08:15:50', 'jobkey': '6e2f1d4b-5e6f-44f0-b6a1-f2a2fd021d41', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311998<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '61b4071c0cdd74a7ee7369cd', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Phoenix, Arizona Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-12-10T05:58:03', 'jobkey': '61b4071c0cdd74a7ee7369cd', 'jobtitle': 'Physical Design Engineer (RTL2GDS)', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Phoenix, Arizona Area, United States', 'text_content': 'Job DescriptionAbout the team:The position offered is for a Design Automation Engineer in the Custom Layout Team of the Process Design Kit (PDK) group, within the Design Enablement (DE) organization. Responsibilities are focused on development and support of PDK components relating to Custom Layout, primarily EDA technology files and parameterized cell development. The team plans, executes, deploys, and supports these solutions in a timely manner. Development and automated QA flows involve writing efficient code in scripting languages to automatically translate Intel process technology rules and requirements into vendor specific technology library file formats.QualificationsYou must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.Minimum requirements:Bachelor’s in Electrical Engineering, Computer Science, or Computer Engineering or related field.3+ years experience in the following:Backend designer with experience in RTL to GDS (Graphic Data Stream) flows using APR tools such as Synopsys ICC2 or Cadence INNOVUS tools.At least one of the following Programming languages: Python, Ruby, or Tcl.UNIX/Linux operating systemPreferred:Reliability Verification (RV) flows using Apache Software (totem)Modeling layout design rule conceptsExperience with Cadence-virtuoso tool.Semiconductor devices physicsInside this Business GroupAs the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.Other LocationsUS, California, Folsom;US, California, Santa Clara;US, Oregon, PortlandIntel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.Posting StatementAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'a1eceb0c-6bd0-47aa-9837-90b61334069e', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-12-09T02:20:42', 'jobkey': 'a1eceb0c-6bd0-47aa-9837-90b61334069e', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311993<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '42c9b8e0-7159-487f-9cc8-02fc8525b25a', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-12-07T18:35:28', 'jobkey': '42c9b8e0-7159-487f-9cc8-02fc8525b25a', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312243<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '660082f7-11d0-4603-ade9-03ba69afc11f', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Phoenix, Arizona Area, United States', 'company': 'Intel Corporation', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-12-09T10:10:21', 'jobkey': '660082f7-11d0-4603-ade9-03ba69afc11f', 'jobtitle': 'Physical Design Engineer (RTL2GDS)', 'partition_nm': '2021-4', 'source': 'Intel Corporation', 'state': 'Phoenix, Arizona Area, United States', 'text_content': '<strong><u>About The Team<br><br></u></strong><strong>Job Description<br><br></strong>The position offered is for a Design Automation Engineer in the Custom Layout Team of the Process Design Kit (PDK) group, within the Design Enablement (DE) organization. Responsibilities are focused on development and support of PDK components relating to Custom Layout, primarily EDA technology files and parameterized cell development. The team plans, executes, deploys, and supports these solutions in a timely manner. Development and automated QA flows involve writing efficient code in scripting languages to automatically translate Intel process technology rules and requirements into vendor specific technology library file formats.<br><br><strong><u>Qualifications<br><br></u></strong>You must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.<br><br><strong><u>Minimum Requirements<br><br></u></strong>Bachelor’s in Electrical Engineering, Computer Science, or Computer Engineering or related field.<br><br>3+ years experience in the following:<br><ul><li>Backend designer with experience in RTL to GDS (Graphic Data Stream) flows using APR tools such as Synopsys ICC2 or Cadence INNOVUS tools.</li><li>At least one of the following Programming languages: Python, Ruby, or Tcl.</li><li>UNIX/Linux operating system<br></li></ul><strong><u>Preferred<br></u></strong><ul><li>Reliability Verification (RV) flows using Apache Software (totem)</li><li>Modeling layout design rule concepts</li><li>Experience with Cadence-virtuoso tool.</li><li>Semiconductor devices physics<br></li></ul><strong>Inside this Business Group<br><br></strong>As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.<br><br><strong>Other Locations<br><br></strong>US, California, Folsom;US, California, Santa Clara;US, Oregon, Portland<br><br><strong>Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.<br><br></strong><strong>Posting Statement<br><br></strong>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '63599aa5-c976-49ee-8c52-efb6ba93b362', '_index': 'gsimsc-indeedjob-draup-2021-4', '_score': 0.0, '_source': {'@timestamp': '2021-12-15T18:19:18.902-0800', 'TheMonth': 12, 'TheQuarter': 4, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2021-12-15T18:19:18', 'date_posted': '2021-12-09T02:11:15', 'jobkey': '63599aa5-c976-49ee-8c52-efb6ba93b362', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2021-4', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311998<br><br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '61ec45dbedfde80c493bfa15', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-01-25T19:47:20.812-0800', 'TheMonth': 1, 'TheQuarter': 1, 'city': 'Austin, Texas Area, United States', 'company': '"Advanced Micro Devices, Inc."', 'create_date': '2022-01-25T19:47:20', 'date_posted': '2022-01-22T17:50:19', 'jobkey': '61ec45dbedfde80c493bfa15', 'jobtitle': 'Analog Mixed Signal Power Design Engineer - 134348', 'partition_nm': '2022-1', 'source': '"Advanced Micro Devices, Inc."', 'state': 'Austin, Texas Area, United States', 'text_content': 'What you do at AMD changes everything<br/><br/>At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies  building blocks for gaming, immersive platforms, and the data center.<br/><br/>Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the extra mile to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.<br/><br/>Title : Analog Mixed-Signal Power Design Engineer<br/><br/><br/>The Role:<br/>We are seeking a senior Analog Mixed Signal design engineer to join the LDO (low drop out regulators) /Power Management design team. This is an excellent opportunity to be part of a team responsible for defining, specifying, and implementing innovative power management solutions for AMDs compute, graphics and gaming products.<br/><br/><br/>The Person:<br/>We are looking for a candidate with validated knowledge and experience in the following areas.<br/>Has extensive knowledge of voltage regulators, supply monitors, temperature monitors, and other power management, analog and mixed-signal circuits<br/>Has excellent detailed oriented analytical and problem-solving skills<br/>Is a self-starter, able to drive tasks independently and efficiently to completion<br/>Has strong and effective communication skills<br/>Has ability to provide mentorship and guidance to junior engineers<br/><br/><br/>Key Responsibilities:<br/>In this role you will:<br/>Design/Implement various voltage regulators, supply monitors, temperature monitors, frequency monitors and other power management, analog and mixed-signal circuits<br/>Deliver detailed specifications and documentation<br/>Develop circuit schematics and working with layout designers to drive designs to completion (including physical verification and backend/reliability flows)<br/>Drive design and layout reviews to ensure quality of work youre doing and mitigate overall risk<br/>Work closely with various fields (e.g. Layout, Logical Design, Physical Design, Firmware, and Design Verification) to ensure successful cross-team engagement and high-quality execution<br/>Document and summarize design and simulation results and hosting well organized design reviews<br/>Performing pre-Tapeout electrical check tools including EMIR/SigEM (signal electro migration), Logical Equivalence, Electrical Static Discharge compliance, etc.<br/><br/><br/>Preferred Experience:<br/>Experience with Cadence Spectre simulator and/or HSPICE<br/>Experience with voltage regulators and voltage reference designs<br/>Experience with Cadence schematic entry and layout tools<br/>Familiarity with package resonance on silicon design<br/>Experience with integration of power management systems in large SOCs<br/>Experience with High Current (>1 A) designs<br/>Familiarity with deep sub-micron FINFET CMOS processes and second order effects that affect sub-micron silicon processes (e.g. NBTI/PBTI, hot-electron, etc.)<br/>Familiarity with Logical Equivalence Check, Totem, Electrical Static Discharge Perc, Spicecheck, and System Verilog<br/>Familiarity with Unix/Linux environments, Perl, Python, and/or MATLAB<br/><br/><br/>Academic Credentials:<br/>Masters or PHD in Electrical or Computer Engineering<br/><br/><br/>Location:<br/>Austin, TX or Ft. Collins, CO<br/>LI-AP1<br/><br/>Requisition Number: 134348<br/>Country: United States State: Texas City: Austin<br/>Job Function: Design<br/><br/><br/>AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers. We consider candidates regardless of age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status. Please click here for more information.', 'year_half': 1}, '_type': 'doc'}, {'_id': '61eb1e40edfde80c49e74795', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-01-25T19:47:20.812-0800', 'TheMonth': 1, 'TheQuarter': 1, 'city': 'Portland, Oregon Area, United States', 'company': 'Intel Corporation', 'create_date': '2022-01-25T19:47:20', 'date_posted': '2022-01-19T06:14:28', 'jobkey': '61eb1e40edfde80c49e74795', 'jobtitle': 'Technology Design Enablement Quality and Reliability Engineer', 'partition_nm': '2022-1', 'source': 'Intel Corporation', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Job ID: JR0187607<br/>Job Category: Engineering<br/>Primary Location: Hillsboro, OR US<br/>Other Locations: US, Arizona, Phoenix;US, California, Santa Clara<br/>Job Type: College Grad<br/>Technology Design Enablement Quality and Reliability Engineer<br/>Job Description<br/><br/>Technology Design Enablement Quality and Reliability Engineer will work with technology development, design enablement, and design teams to enable competitive reliability design rules, models, and methodologies in PDK (Process Design Kits) and EDA (Electronic Design Automation) tool/flow to support IP (Intellectual Property) and SOC (Silicon on Chip) design on Intel advanced technology nodes for different market segments. This is an entry-level position and will be compensated accordingly.<br/>This role will be responsible but not limited to:<br/>Development and delivery of quality and reliability components and design collaterals with automation in PDK (Process Design Kits) for internal and external IP and product design enablement.<br/>Reliability modeling and collateral development for advanced technology features, define technical specifications, and drive the implementation in broad industry EDA tools and flows.<br/>Pre-Si reliability verification and Design for Reliability on integrated circuits for multiple reliability mechanisms including device aging, interconnect reliability (Electromigration, High voltage), Self-Heat, ESD (Electro Static Discharge), LU (Latch-Up), SER (Soft Error Reliability), etc.<br/>Conduct circuit level, IP, and SOC level reliability analysis and evaluation for design-technology co-optimization to optimize technology and design flow. Benchmarking EDA tools and flows and drive improvement for design productivity.<br/>Pathfinding and development of novel methods and capabilities such as AI (Artificial Intelligence) and ML (Machine Learning) for reliability verification, risk assessment, and PPA (Power Performance Area) optimization.<br/>The ideal candidate should exhibit the following behavioral traits:<br/>Self-motivated, excellent communication skills and skills to excel in a team environment.<br/>A can-do attitude to collaborate.<br/>Problem-solving, communication, and data analysis skills.<br/><br/>Qualifications<br/><br/>This is an entry-level position and will be compensated accordingly. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience. Position not eligible for Intel immigration sponsorship.<br/>Minimum Qualifications:<br/>The candidate must possess a Ph.D. in Electrical Engineering, Electronics, Computer Science or Engineering, Mechanical, Material, and Physics or equivalent.<br/>2+ years of relevant experience in Education on design and circuit simulations, PV Performance Verification, RV Reliability Verification/Physical Design.<br/>Preferred Qualifications:<br/>Device physics of advanced semiconductor technology nodes with an understanding of circuits or interconnect reliability.<br/>Experience in device physics/circuit operations.<br/>Knowledge in design methodology (timing noise, physical circuit design, layout).<br/>Familiar with RTL to GDS flow including circuit simulation, extraction, P&R, LVS, and verification.<br/>Experience in the area of digital/analog / mixed-signal design tools and flows.<br/>Experience with industry-standard tools such as Virtuoso, Spectre, Hspice, StarRC, QRC, Totem, Redhawk, Voltus, CSRA, PERC, Pathfinder, or similar.<br/>Experience with scripting languages such as C/C++, TCL, Perl, or Python.<br/>Inside this Business Group<br/><br/>As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moores Law to bring smart, connected devices to every person on Earth.<br/><br/>Other Locations<br/><br/>US, Arizona, Phoenix;US, California, Santa Clara<br/><br/>Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved accommodation in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.<br/><br/>Posting Statement<br/><br/>All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.', 'year_half': 1}, '_type': 'doc'}, {'_id': 'a4227f51-174b-406b-87e4-e29ac68ca176', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-03T15:18:48', 'jobkey': 'a4227f51-174b-406b-87e4-e29ac68ca176', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2022-1', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311998<br><br>', 'year_half': 1}, '_type': 'doc'}, {'_id': 'c6ccb6fe-85c0-49dd-8318-c233d01a4e87', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-01T02:06:21', 'jobkey': 'c6ccb6fe-85c0-49dd-8318-c233d01a4e87', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2022-1', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development  team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311996<br><br>', 'year_half': 1}, '_type': 'doc'}, {'_id': '656b9ac7-b596-4140-8c4b-15d823d54ff0', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-01T02:06:19', 'jobkey': '656b9ac7-b596-4140-8c4b-15d823d54ff0', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2022-1', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200312001<br><br>', 'year_half': 1}, '_type': 'doc'}, {'_id': '6e09acef-e26c-419d-bb22-c8d35ea9471c', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-02T15:49:38', 'jobkey': '6e09acef-e26c-419d-bb22-c8d35ea9471c', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2022-1', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311990<br><br>', 'year_half': 1}, '_type': 'doc'}, {'_id': '46f9d0ff-b953-40bd-a2f5-a2ad04364c6e', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-01T02:06:08', 'jobkey': '46f9d0ff-b953-40bd-a2f5-a2ad04364c6e', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-1', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apple’s breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apple’s entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br><br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br><br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apple’s mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apple’s SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoC’s Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apple’s SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br><br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br><br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br><br> <br>Role Number: 200311993<br><br>', 'year_half': 1}, '_type': 'doc'}, {'_id': 'a3c08d2f-e9dc-4b3f-86fe-c32b77c76fd7', '_index': 'gsimsc-indeedjob-draup-2022-1', '_score': 0.0, '_source': {'@timestamp': '2022-03-13T03:22:04.597-0700', 'TheMonth': 3, 'TheQuarter': 1, 'city': 'Bengaluru Area', 'company': 'Qualcomm', 'create_date': '2022-03-13T03:22:04', 'date_posted': '2022-03-01T13:16:01', 'jobkey': 'a3c08d2f-e9dc-4b3f-86fe-c32b77c76fd7', 'jobtitle': 'Senior Engineer IO Design', 'partition_nm': '2022-1', 'source': 'Qualcomm', 'state': ' India', 'text_content': '<strong><u>Company<br><br></u></strong>Qualcomm India Private Limited<br><br><strong><u>Job Area<br><br></u></strong>Engineering Group, Engineering Group > Hardware Engineering<br><br><strong><u>General Summary<br><br></u></strong>This is a design position in the I/O Pad design team working on delivering quality low power I/O IP in state of art CMOS/FinFET technology nodes for Qualcomms advanced mobile baseband, Auto, IOE/IOT & consumer products. Join QCTs IP team in designing and implementing I/Os for Qualcomms next generation chipsets.<br><br><strong><u>Key Responsibilities<br></u></strong><ul><li>Mixed-signal transistor level circuit design for General Purpose I/O (GPIO) and Custom I/Os</li><li>Work closely with all the stakeholders(layout/front-end engineers etc.) to ensure high quality on time deliverables</li><li>Improve circuit design flows for better quality/productivity<br><br></li></ul><strong><u>Skill & Experience Requirements<br></u></strong><ul><li>Hands on experience in I/O circuit designs for wireless devices including high voltage I/O design using low voltage transistors, low power I/O design</li><li>Hands on experience in Cadence Virtuoso (Schematic/Layout editors), ADE Assembler/Explorer, SPICE simulators(Spectre/Hspice/Finesim), Totem(EM/IR)</li><li>Solid understanding of semiconductor fundamentals, advanced process node effects on design/layout</li><li>Experience in the following areas are highly valued: Verilog, .lib generation, Python/SKILL/PERL scripting</li><li>Familiar with Power & Signal Integrity and understanding of signal switching noise & design issues</li><li>Excellent communication skills and ability to work across multiple teams in multiple locations</li><li>Possess accountability and ownership<br><br></li></ul><strong><u>Education<br><br></u></strong><strong>Minimum Qualifications<br><br></strong>Bachelors - Computer Science, Bachelors - Engineering, Bachelors - Information Systems<br><br><strong><u>Work Experiences<br><br></u></strong>2+ years Hardware Engineering experience or related work experience.<br><br><strong><u>Skills<br><br></u></strong><u>Certifications:<br><br></u><strong><u>Education<br><br></u></strong><strong>Preferred Qualifications<br><br></strong><strong><u>Work Experiences<br><br></u></strong>2+ years experience with circuit design (e.g., digital, analog, RF). ,2+ years experience utilizing schematic capture and circuit simulation software. ,2+ years experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc. ,4+ years Hardware Engineering experience or related work experience.<br><br><strong><u>Skills<br><br></u></strong>Computer Science, DSP Architectures, Electrical Engineering, Optical Systems, Packaging Systems<br><br><strong>Applicants</strong>: If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to <u>accommodationsupport<br><br></u><strong>To all Staffing and Recruiting Agencies</strong>: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br>If you would like more information about this role, please contact Qualcomm Careers.', 'year_half': 1}, '_type': 'doc'}, {'_id': '62a0091ff567005a62120c28', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-10T09:00:17.417-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Phoenix, Arizona Area, United States', 'company': 'Broadcom Limited', 'create_date': '2022-06-10T09:00:17', 'date_posted': '2022-06-08T15:25:22', 'jobkey': '62a0091ff567005a62120c28', 'jobtitle': 'R&D Engineer Hardware', 'partition_nm': '2022-2', 'source': 'Broadcom Limited', 'state': 'Phoenix, Arizona Area, United States', 'text_content': 'IO and Mixed Signal Circuit Design and Verification Engineer<br/><br/>Job Description:<br/>Work as part of Mixed Signal and IO Library Development team in Central Engineering. Primary responsibilities include:<br/>Design and verification of IO interfaces and mixed signal blocks such as POR, process monitors, voltage/temperature sensors, crystal oscillators etc.<br/>RTL coding, synthesis and verification of digital wrappers that interface with analog circuitry<br/>Interface with both custom and P&R layout engineers and oversee physical design and verification.<br/>Develop functional models and perform timing characterization of these cells.<br/>Directly interface with end customers to understand their requirements, come up with specifications and implement circuit designs that support them.<br/>Create necessary infrastructure and generate test vectors to support silicon validation of these blocks on test chips.<br/>Work with test engineers to support silicon validation either on ATE or on the bench.<br/>Develop accurate documentation in the form of datasheets, application notes and integration guides<br/><br/>Skills and Qualifications Required:<br/>Educational requirements: MSEE with a minimum of 10+ years of hands-on experience in independently designing mixed signal circuits especially in newer CMOS technologies such as 7nm or 5nm<br/>Must have strong experience in RTL coding using verilog, synthesis, static timing analysis, DFT implementation and netlist level audits-knowledge of AMS methodology and analog circuit modeling will be a plus<br/>Must be proficient with Cadence Virtuoso Schematic Capture and ADE along with an excellent knowledge of spice based simulators such as Spectre and/or Hspice<br/>Working knowledge of LVS, DRC along with EM/ESD verification tools such as Totem/Pathfinder/PER<br/>Strong written and oral communication skills in English to be able to work effectively across geographies as well as to be able to interface with end customers<br/>Require proficiency in automation using shell scripting or any other languages such as SED, AWK, TCL or PERL<br/><br/>Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.<br/><br/>If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.', 'year_half': 1}, '_type': 'doc'}, {'_id': '6296ec13f567005a62512cb7', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-05T09:51:24.489-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Raleigh-Durham, North Carolina Area, United States', 'company': 'Microsoft', 'create_date': '2022-06-05T09:51:24', 'date_posted': '2022-06-01T04:26:06', 'jobkey': '6296ec13f567005a62512cb7', 'jobtitle': 'Senior Circuit Design Engineer', 'partition_nm': '2022-2', 'source': 'Microsoft', 'state': 'Raleigh-Durham, North Carolina Area, United States', 'text_content': 'Microsoft is a leader in the design of world class devices, built on custom chips designed by the Microsoft Silicon team. We are looking for a Senior Circuit Design Engineer to support our growing team. Were committed to a diverse and inclusive workplace and strongly encourage applicants from all backgrounds and walks of life. Difference makes us better.<br/>Responsibilities<br/>Responsibilities<br/><br/>As a Senior Circuit Design Engineer in the Analog/Mixed-Signal and Memory Solutions team in Microsofts Silicon Engineering and Solutions organization, youll work with a team of highly talented and passionate engineers to design custom digital circuits for SRAM and Register Files. You will be expected to work closely with architects to define the specification for the custom designs so that Microsoft products differentiate on power, performance, and area. You will also collaborate with multiple teams  physical design, logic, layout, DFT and production engineering - as part of the design cycle. You will solely own the design starting from schematic entry to final gds tapeout, including post-silicon characterization work.<br/><br/>In this role, you will be responsible for:<br/><br/>Working with the architecture team to define the custom memory specifications<br/>Feasibility studies to explore different design choices<br/>Design and implement digital circuits to meet power, timing, area and yield specifications<br/>Write functional RTL of the custom designs<br/>Work with the layout team to improve the quality of the GDS<br/>Timing and power characterizations<br/>Functional and timing verification of the design<br/>Deliver physical and timing views for integration<br/>Assist DFT team with custom BIST tests<br/>EM/IR drop analysis<br/>Identify design automation opportunities and work with the methodology team to implement solutions<br/>Post-silicon characterization<br/>Qualifications<br/>Required Qualifications:<br/><br/><br/>MS or BS in Electrical Engineering, Computer Engineering, or Computer Science or equivalent with at least 7 years of engineering experience<br/><br/>5+ years experience with designing high performance and low power SRAM and register file circuits<br/>2+ years experience with RLL modeling<br/>2+ years expeirince with various industry standard tools like:<br/>Cadence Virtuoso<br/>Functional verification: ESP-CV<br/>CAD Tool language experience: tcl, Skill<br/>Calibre physical verification: LVS, DRC, ERC, PERC<br/>Synopsys StarRC Extraction<br/>Simulation: ADE, CustomSim, Spice, Spectre<br/>STA/Characterization: NanoTime, PrimeTime, SiliconSmart, Solido<br/>EMIR analysis: Totem, Voltus-Fi<br/>Qualifications:<br/>Knowledge of cache design and memory hierarchy<br/>Strong fundamentals in process and device physics<br/>Working knowledge of RTL modeling<br/>Solid understanding of various industry standard tools like:<br/>Shell and other scripting languages for automation of tasks is a big plus<br/><br/>#MicrosoftSiliconAnalog<br/><br/>Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.<br/><br/>Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.', 'year_half': 1}, '_type': 'doc'}, {'_id': '62abf364f567005a62f6e27c', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-19T20:46:09.779-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-06-19T20:46:09', 'date_posted': '2022-06-16T11:48:54', 'jobkey': '62abf364f567005a62f6e27c', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2022-2', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Summary<br/>Posted: Nov 10, 2021<br/>Role Number: 200312001<br/>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>Key Qualifications<br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/>Description<br/>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>Education & Experience<br/>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>Additional Requirements<br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 1}, '_type': 'doc'}, {'_id': '847a128f27c6fc66', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-19T20:46:09.779-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2022-06-19T20:46:09', 'date_posted': '2022-06-16T11:56:11', 'jobkey': '847a128f27c6fc66', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2022-2', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 10, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200311996<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 1}, '_type': 'doc'}, {'_id': '62abf371f567005a62f71066', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-19T20:46:09.779-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2022-06-19T20:46:09', 'date_posted': '2022-06-17T03:16:47', 'jobkey': '62abf371f567005a62f71066', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2022-2', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'Summary<br/>Posted: Nov 11, 2021<br/>Role Number: 200311990<br/>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>Key Qualifications<br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/>Description<br/>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>Education & Experience<br/>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>Additional Requirements<br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 1}, '_type': 'doc'}, {'_id': '62abf372f567005a62f71452', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-19T20:46:09.779-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-06-19T20:46:09', 'date_posted': '2022-06-17T03:16:51', 'jobkey': '62abf372f567005a62f71452', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-2', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': 'Summary<br/>Posted: Nov 11, 2021<br/>Role Number: 200311993<br/>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>Key Qualifications<br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/>Description<br/>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>Education & Experience<br/>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>Additional Requirements<br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 1}, '_type': 'doc'}, {'_id': '1ab6a54b-de53-4769-b791-234299240d27', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-05-17T08:59:18.905-0700', 'TheMonth': 5, 'TheQuarter': 2, 'city': 'Greater San Diego Area', 'company': 'Qualcomm', 'create_date': '2022-05-17T08:59:18', 'date_posted': '2022-05-13T05:30:24', 'jobkey': '1ab6a54b-de53-4769-b791-234299240d27', 'jobtitle': 'IP Library Characterization , Timing and Modelling Methodology Engineer', 'partition_nm': '2022-2', 'source': 'Qualcomm', 'state': ' United States', 'text_content': '<strong><u>Company<br><br></u></strong>Qualcomm Technologies, Inc.<br><br><strong><u>Job Area<br><br></u></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>General Summary<br><br></u></strong>We are looking for talented and ambitious individuals to join the TECHIP team. The selected candidate will be responsible for developing advanced modeling formats for memory / std cell IP through application of SRAM design knowledge, characterization methodology, data analysis and visualization & large-scale software automation enablement.<br><br><strong><u>Required Skills<br></u></strong><ul><li></li><ul><li>Strong SRAM / Std cell circuit knowledge and VLSI background.</li><li>Strong understanding of Verilog modelling for memories </li><li>Strong logical and problem-solving skills with excellent analytical and debugging skills</li><li>Strong Software programming skills in Python or Perl in UNIX/Linux computing platform</li><li>Highly motivated, excellent team spirit and good communication skills.</li><li>Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies<br><br><br></li></ul></ul><strong><u>Qualifications<br></u></strong><ul><li></li><ul><li>In depth knowledge of Transistor level design, SRAM architecture, IP characterization, library validation flows with knowledge in power, IR & EM analysis</li><li>Familiar with industry standard views, Liberty formats for foundation IPs (advanced modeling formats CCS, LVF) & worked on development of the same for Memories / Std Cell</li><li>Proficient in scripting in Perl, Python (data-analytics), TCL, experience in developing large scale automation from scratch.</li><li>Hands-on experience in analyzing and characterizing memory IP / digital logic in leading edge CMOS processes</li><li>Good knowledge of industry standard tools for timing (Customsim / Finesim), EM / IR (Totem / Redhawk), QA verification</li><li>Experience in STA, physical design is a plus</li><li>10 + years Library characterization or SRAM design or CAD flow development or VLSI related work experience<br><br><br></li></ul></ul><strong><u>Minimum Qualifications<br></u></strong><ul><li> Bachelors degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, or related work experience.<br><br></li></ul>OR<br><br>Masters degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, or related work experience.<br><br>OR<br><br>PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, or related work experience.<br><br>Qualcomm is committed to hiring and supporting individuals with disabilities. Although this role has some expected physical activity, an inability to perform one or more of the listed physical requirements should not deter otherwise qualified applicants from applying. We will work with you throughout the application and onboarding process to provide reasonable accommodations. Examples of expected physical activity include: frequently transporting between offices, buildings, and campuses up to  mile; frequently transporting and installing equipment up to 5 lbs.; performing tasks at various heights (e.g., standing or sitting); monitoring and utilizing computers and test equipment for more than 6 hours a day; and continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.<br><br><strong>Applicants</strong>: If you are an individual with a disability and need an accommodation during the application/hiring process, please call Qualcomms toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. Qualcomm is an equal opportunity employer and supports workforce diversity.<br><br><strong>To all Staffing and Recruiting Agencies</strong>: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br><strong>EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.<br><br></strong>If you would like more information about this role, please contact Qualcomm Careers.', 'year_half': 1}, '_type': 'doc'}, {'_id': 'd144eafde5ebbadc', '_index': 'gsimsc-indeedjob-draup-2022-2', '_score': 0.0, '_source': {'@timestamp': '2022-06-28T08:46:21.809-0700', 'TheMonth': 6, 'TheQuarter': 2, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-06-28T08:46:21', 'date_posted': '2022-06-21T06:04:51', 'jobkey': 'd144eafde5ebbadc', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2022-2', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 16, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200311998<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 1}, '_type': 'doc'}, {'_id': '62d4339f3208871317d7e06d', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-07-30T20:36:56.633-0700', 'TheMonth': 7, 'TheQuarter': 3, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2022-07-30T20:36:56', 'date_posted': '2022-07-17T16:01:16', 'jobkey': '62d4339f3208871317d7e06d', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'Summary<br/>Posted: Nov 11, 2021<br/>Role Number: 200311990<br/>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>Key Qualifications<br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/>Description<br/>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>Education & Experience<br/>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>Additional Requirements<br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '891e0d633464f87b', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-07-30T20:36:56.633-0700', 'TheMonth': 7, 'TheQuarter': 3, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-07-30T20:36:56', 'date_posted': '2022-07-17T12:15:52', 'jobkey': '891e0d633464f87b', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 11, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200311993<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '62cc0fc73208871317a4082d', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-07-15T08:03:56.848-0700', 'TheMonth': 7, 'TheQuarter': 3, 'city': 'Shenzhen', 'company': 'Texas Instruments', 'create_date': '2022-07-15T08:03:56', 'date_posted': '2022-07-09T13:32:57', 'jobkey': '62cc0fc73208871317a4082d', 'jobtitle': 'Applications Engineer', 'partition_nm': '2022-3', 'source': 'Texas Instruments', 'state': ' China', 'text_content': 'This is a highly visible role for a Senior Applications Engineer to work with the biggest Telecom and Server power customers in the world implementing next generation intelligent power supplies based on TI Digital Power Controllers(UCD3XXX). The candidate will also influence product roadmap and new product definition of digital power controller with market needs knowledge from his close customer relations and supporting validation of new features for next generation digital power controllers development via FPGA emulation in coordination with designers and system architecture engineer. The ideal candidate will also be familiar with firmware and help develop leading edge digital power control solution based on TIs digital power controllers (UCD3XXX) in collaboration with firmware and GUI engineers, solving customers application needs via remote or on-site technical support.<br/>Digital Power Controllers have the flexibility of microprocessor based systems with the ease of use, speed and robustness of ASICs. The digital power controller business is a fast growing business within TI. We are developing leading edge dedicated digital power controllers and advance digital power system solutions.<br/>Responsibilities may include:<br/>Proactively provide support in the following ways to external and internal customers on TI.com and in person, to support different phases of the design-in process:<br/>Consult with Systems and Designs to define common customer features/designs and development challenges for new product definition<br/>Provide data driven product recommendations<br/>Provide schematic & PCB layout reviews<br/>Recreate customer application scenario in lab and provide bench data<br/>Train FAEs on products<br/>Work with marketing and systems to support competitive analysis<br/>Advise on solutions to meet customer needs by discussing and identifying problems in customer visits<br/>Evaluate customer returns to recreate issue and provide recommendations<br/>Lab testing, evaluation, validation and debugging<br/>Support on-site customer board bring-up and debug camps<br/>Own online forum support and provide meaningful 24 hour response<br/>Leverage feedback from customers, TI FAEs, TSRs, SEM team to develop collateral<br/>Owns the solution to customer design and development challenges (which product should customers use for a given EE?)<br/>Creates and owns technical content (hardware and software tools, TI Designs, app notes, videos, blogs, articles, models, EVM, Webench, design and simulation tools, etc.) that enables customers to effectively select, design in and debug products<br/>Develop messaging / value proposition around the portfolio<br/>Influence differentiation by analyzing and providing data on key competitive tech specs compared to existing TI solutions<br/><br/>Minimum requirements:<br/>7+ years of experience in digital power system design with Bachelors Degree in Electrical Engineering or related field of study Or 5+ years experience in digital power system design with Masters Degree in Electrical Engineering or related field of study<br/>Preferred qualifications:<br/>Ability to work closely with Systems architecture, designer and firmware and software teams in a coordinated effort to overcome technical challenges.<br/>Ability to solve problems using a systematic approach<br/>Experience with Firmware based SoC a plus<br/>Experience with System Verilog a plus<br/>Demonstrated strong analytical and problem-solving skills<br/>Strong verbal and written English skills<br/>Ability to work in teams and collaborate effectively with people in various functions<br/>Strong time management skills that enable on-time project delivery<br/>Demonstrated ability to build strong, influential relationships<br/>Customer management experience<br/>Ability to work effectively in a fast-paced and rapidly changing environment<br/>Demonstrated history of taking initiative and driving for results<br/>Experienced in advanced digital algorithm for mainstream power topologies control such as transition mode Totem-pole PFC, interleave multiple phase LLC and etc.<br/>Familiarity with FPGA development/emulation a plus.<br/>Familiarity with the UCD3XXX family device and firmware development.', 'year_half': 2}, '_type': 'doc'}, {'_id': '62d4339f3208871317d7e07a', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-07-30T20:36:56.633-0700', 'TheMonth': 7, 'TheQuarter': 3, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-07-30T20:36:56', 'date_posted': '2022-07-17T16:01:19', 'jobkey': '62d4339f3208871317d7e07a', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': 'Summary<br/>Posted: Nov 11, 2021<br/>Role Number: 200311993<br/>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>Key Qualifications<br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/>Description<br/>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>Education & Experience<br/>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>Additional Requirements<br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'cd1606ae49dc37f1', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-16T11:51:23', 'jobkey': 'cd1606ae49dc37f1', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 10, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200312243<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '62fc065c320887131710aeb5', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Penang', 'company': 'Intel Corporation', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-16T20:59:27', 'jobkey': '62fc065c320887131710aeb5', 'jobtitle': 'Senior Power-Intent/ESD Engineer', 'partition_nm': '2022-3', 'source': 'Intel Corporation', 'state': ' Malaysia', 'text_content': 'Job Description<br/>As a Technical lead of FPGA Full chip Global Power Intent team, you will be responsible for all aspects of Power Intent/ ESD verification for our next generation Full chip product execution, as well as take an active role in next generation methodology development and flow enhancements. Responsibilities include but not limited to:  Power distribution network design and validation  Provide Electro Static Discharge (ESD) and latch up planning including Single Event Latchup (SEL) and signoff  Perform IREM: power grid drop, Electro Migration (EM) spec definition and verification, physical and reliability collateral generation, and database management  Power electrical and Design rule checking (ERC/ DRC)  System level power delivery analysis including power up and power down analysis  Proficiency in tools, flows and methodology development needed to verify and debug<br/><br/>Qualifications<br/><br/>Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications:  Bachelors Electrical Engineering, Computer Science, or equivalent with 6 years of relevant experience  Masters in Electrical Engineering, Computer Science, or equivalent, with 4 years of relevant experience Minimum Experience  ESD cell design and/or implementation and signoff in IP/SOC  Power distribution network design, IR/EM, ERC, Design Rule Check (DRC) Preferred Qualifications  Verilog, Spice full custom and ASIC design flows with 5 years experience  Analog design experience  Experience with PERL/Python, TCL, Linux Shells  Tool experience in any of the following : RedHawk, Totem, SeaHawk, RapidESD, Vortex, UPF, ERC, DRC<br/>Inside this Business Group<br/><br/>The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Alteras industry-leading FPGA technology and customer support with Intels world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.<br/><br/>Other Locations<br/><br/>India, Bangalore;Vietnam, Ho_Chi_Minh_City<br/><br/>Work Model for this Role<br/><br/>This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'c23f5267-2b60-4a43-97a7-ed1016beddcb', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Hsinchu City', 'company': 'Qualcomm', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-10T07:36:54', 'jobkey': 'c23f5267-2b60-4a43-97a7-ed1016beddcb', 'jobtitle': 'IP library Characterization and Modeling and sign-off engineer for 4G, 5G SoCs (Hsinchu/Taipei)', 'partition_nm': '2022-3', 'source': 'Qualcomm', 'state': ' Taiwan', 'text_content': '<strong><u>Company<br><br></u></strong>Qualcomm Taiwan Corporation<br><br><strong><u>Job Area<br><br></u></strong>Engineering Group, Engineering Group > ASICS Engineering<br><br><strong><u>Qualcomm Overview<br><br></u></strong>Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.<br><br><strong><u>General Summary<br><br></u></strong>Qualcomm has a mission to develop and implement high performance and energy efficient mobile devices and chipsets using the most advanced semiconductor manufacturing processes . Qualcomm mobile SoCs, is currently seeking candidates with strong IP modeling, Char tool know-how and hands-on experience and automation skills. Familiar with custom circuit design and verification and modeling flow. Hands-on experience in reliability modeling, EDA tool automation and validation for at least one FinFET tech node. Good understanding of statistical Liberty timing, power model along with APL and EM/IR views and tools. Silicon reliability modeling, validation with multiple foundries & EDA house be a plus. If you have expertise in these areas and are excited by driving leading edge semiconductor technologies to real life, this is the opportunity for you.<br><br><strong><u>Responsibilities<br><br></u></strong>Candidates will be responsible for develop and maintain all aspects digital logic cell back-end, timing, power modeling and characterization across several process technologies and CAD tools for latest process tech nodes across multiple foundries.<br><ul><li> Drive custom Logic and memory IP max. power, APL, EM, IR, self-heating model & characterization flow with good accuracy.</li><li> Optimize and automate all aspects of the accurate worst power, thermal, EM modelling and characterization across product categories.</li><li> Systematically Debug and root-cause relevant modeling accuracy, and down-stream EDA tool integration aspects.<br><br></li></ul><strong><u>Preferred Qualifications<br></u></strong><ul><li> Very good automation and scripting skills in C++. Perl, tcl, excel.</li><li> In depth technical knowledge of CMOS, FinFET logic and transistor, basic of digital circuit design optimization.</li><li> Experienced in Hspice/Totem/Apache simulation for power, thermal/Self-heating, EM reliability analysis tools.</li><li> Familiarity with Verilog and RTL simulation & knowledge of PTSI/PTPX and thermal, max power PPA analysis trade-off.</li><li> MS 6+ years or PhD and 3+ years of industry experience.</li><li> 2+ years of Custom Logic/Memory Reliability/Modeling/char EDA tool Hands-on experience.</li><li> 1+ years of hands-on experience in analyzing and characterizing digital logic in leading edge CMOS processes.</li><li> Very good knowledge of Characterization tools like Synopsys Siliconsmart or Cadence Liberate/Variety/Liberate_MX and Totem/Redhawk and views.</li><li> Good Knowledge of Spice simulation models, design rules verification procedures (like DRC/LVS/ERC).</li><li> Ability to write scripts and automation in Perl, C/C++, tcl, Python.</li><li> CAD automation for data mining and processing.</li><li> Direct experience with the most advanced technology nodes. Candidate must have significant exposure to validation of the reliability, EM, IR compliance. for custom circuits for at least couple of tech nodes.</li><li> Familiar with industry standard views, Liberty formats for foundation IPs & worked on development of the same for Customcell/Memories/Logic.</li><li> Experience in STA, physical design is a plus.</li><li> Ability to work in multi-site project teams, third party vendors to drive cutting edge tools, flows in QCOM environment for high quality reliability and thermal model char flow and sign-off methodologies.</li><li> Interfacing with customers; Good communication and leadership skills to execute and deliver project goals in a timely manner.<br><br></li></ul><strong>Applicants</strong>: If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to <u>accommodationsupport<br><br></u><strong>To all Staffing and Recruiting Agencies: </strong>Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.<br><br>If you would like more information about this role, please contact Qualcomm Careers.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'a145d43b-8014-420d-b3a2-4a1f546a4ff4', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-03T10:11:00', 'jobkey': 'a145d43b-8014-420d-b3a2-4a1f546a4ff4', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br> <br>Role Number: 200311990<br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '62fd4bbe32088713171c7afc', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'San Francisco Bay Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-17T22:31:42', 'jobkey': '62fd4bbe32088713171c7afc', 'jobtitle': 'Hardware Engineer - Entry Level (Cupertino)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<div id="jobDescriptionText" class="jobsearch-jobDescriptionText"><div> <div>  <div>   <div>    <h2 class="jobSectionHeader"><b>Summary</b></h2>     <div>     <div>      Posted: Nov 11, 2021     </div>      <div>      <div>       Role Number:       <b>200311990</b>      </div>      </div>     <div>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.     </div>     </div>   </div>  </div> </div> <div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Key Qualifications</b></h2>      </div>     <div>      <div>       <ul>        <li>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design</li>         <li>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields</li>         <li>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial</li>         <li>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields</li>         <li>Will be graduating with a minimum of a Bachelors degree by August 2022</li>        </ul>      </div>     </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Description</b></h2>      </div>     <div>      <div>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore:        <b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++        <b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python        <b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus)        <b>Modeling/Performance Engineer:</b> You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models.        <b>CAD Engineer:</b> You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities.        <b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred.        <b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language.        <b>Power/Battery Engineer:</b> In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics.        <b>Analog/Mixed Signal Engineer:</b> You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design.        <b>IC Packaging Engineer:</b> You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out.        <b>Silicon Validation:</b> You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl.        <b>Platform Engineer:</b> You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Education &amp; Experience</b></h2>      </div>     <div>      <div>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Additional Requirements</b></h2>      </div>     <div>      <div>       <ul>        <li>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.</li>         <li>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.</li>         <li>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.</li>         <li>Apple participates in the E-Verify program in certain locations as required by law.</li>         <li>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.</li>         <li>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.</li>       </ul>      </div>     </div>    </div>   </div>  </div> </div></div></div>', 'year_half': 2}, '_type': 'doc'}, {'_id': '62fd4bbe32088713171c7afb', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-17T22:31:42', 'jobkey': '62fd4bbe32088713171c7afb', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<div id="jobDescriptionText" class="jobsearch-jobDescriptionText"><div> <div>  <div>   <div>    <h2 class="jobSectionHeader"><b>Summary</b></h2>     <div>     <div>      Posted: Nov 11, 2021     </div>      <div>      <div>       Role Number:       <b>200311993</b>      </div>      </div>     <div>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.     </div>     </div>   </div>  </div> </div> <div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Key Qualifications</b></h2>      </div>     <div>      <div>       <ul>        <li>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design</li>         <li>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields</li>         <li>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial</li>         <li>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields</li>         <li>Will be graduating with a minimum of a Bachelors degree by August 2022</li>        </ul>      </div>     </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Description</b></h2>      </div>     <div>      <div>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore:        <b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++        <b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python        <b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus)        <b>Modeling/Performance Engineer:</b> You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models.        <b>CAD Engineer:</b> You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities.        <b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred.        <b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language.        <b>Power/Battery Engineer:</b> In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics.        <b>Analog/Mixed Signal Engineer:</b> You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design.        <b>IC Packaging Engineer:</b> You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out.        <b>Silicon Validation:</b> You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl.        <b>Platform Engineer:</b> You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Education &amp; Experience</b></h2>      </div>     <div>      <div>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Additional Requirements</b></h2>      </div>     <div>      <div>       <ul>        <li>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.</li>         <li>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.</li>         <li>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.</li>         <li>Apple participates in the E-Verify program in certain locations as required by law.</li>         <li>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.</li>         <li>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.</li>       </ul>      </div>     </div>    </div>   </div>  </div> </div></div></div>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'cd0e4a4e-1a04-4c31-a215-e29fc85e7221', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Penang', 'company': 'Intel Corporation', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-18T12:57:25', 'jobkey': 'cd0e4a4e-1a04-4c31-a215-e29fc85e7221', 'jobtitle': 'Senior Power-Intent/ESD Engineer', 'partition_nm': '2022-3', 'source': 'Intel Corporation', 'state': ' Malaysia', 'text_content': '<strong><u>Job Description<br><br></u></strong>As a Technical lead of FPGA Full chip Global Power Intent team, you will be responsible for all aspects of Power Intent/ ESD verification for our next generation Full chip product execution, as well as take an active role in next generation methodology development and flow enhancements. Responsibilities include but not limited to:  Power distribution network design and validation  Provide Electro Static Discharge (ESD) and latch up planning including Single Event Latchup (SEL) and signoff  Perform IREM: power grid drop, Electro Migration (EM) spec definition and verification, physical and reliability collateral generation, and database management  Power electrical and Design rule checking (ERC/ DRC)  System level power delivery analysis including power up and power down analysis  Proficiency in tools, flows and methodology development needed to verify and debug<br><br><strong><u>Qualifications<br><br></u></strong>Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications:  Bachelors Electrical Engineering, Computer Science, or equivalent with 6 years of relevant experience  Masters in Electrical Engineering, Computer Science, or equivalent, with 4 years of relevant experience Minimum Experience  ESD cell design and/or implementation and signoff in IP/SOC  Power distribution network design, IR/EM, ERC, Design Rule Check (DRC) Preferred Qualifications  Verilog, Spice full custom and ASIC design flows with 5 years experience  Analog design experience  Experience with PERL/Python, TCL, Linux Shells  Tool experience in any of the following : RedHawk, Totem, SeaHawk, RapidESD, Vortex, UPF, ERC, DRC<br><br><strong>Inside this Business Group<br><br></strong>The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Alteras industry-leading FPGA technology and customer support with Intels world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.<br><br><strong>Other Locations<br><br></strong>India, Bangalore;Vietnam, Ho_Chi_Minh_City<br><br><strong>Work Model for this Role<br><br></strong>This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'f4ff6fff-1a51-4dfd-ab8e-5b6754286567', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-13T09:20:09', 'jobkey': 'f4ff6fff-1a51-4dfd-ab8e-5b6754286567', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br> <br>Role Number: 200312001<br>', 'year_half': 2}, '_type': 'doc'}, {'_id': 'd0054cea0fc34766', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Orlando, Florida Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-22T12:05:26', 'jobkey': 'd0054cea0fc34766', 'jobtitle': 'Hardware Engineer - Entry Level (Florida - Orlando / Melbourne)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Orlando, Florida Area, United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 16, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200311998<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': '911fb754-c4f3-49ed-b97b-689fc0727d04', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-11T03:53:48', 'jobkey': '911fb754-c4f3-49ed-b97b-689fc0727d04', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development  team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br> <br>Role Number: 200311996<br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '38e8fd71-9e45-4890-9ba7-348451fd2b37', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Austin, Texas Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-13T16:28:04', 'jobkey': '38e8fd71-9e45-4890-9ba7-348451fd2b37', 'jobtitle': 'Hardware Engineer - Entry Level (Austin)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Austin, Texas Area, United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br> <br>Role Number: 200311993<br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '400d050b-f46a-4b67-ae7a-2b39e0461e42', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Greater Boston Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-11T16:27:32', 'jobkey': '400d050b-f46a-4b67-ae7a-2b39e0461e42', 'jobtitle': 'Hardware Engineer - Entry Level (Boston)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<br><strong>Summary<br></strong> <br>Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. <br><br><br>Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. <br><br><br>You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br> <br><strong>Key Qualifications<br></strong> <br>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br><br>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br><br>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br><br>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br><br>Will be graduating with a minimum of a Bachelors degree by August 2022<br> <br><strong>Description<br></strong> <br>As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. <br><br><br>Below are the various areas you can explore: <br><br><br><strong>RTL Design:</strong>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br><br><br><strong>Design Verification:</strong> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br><br><br><strong>Physical Design:</strong> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br><br><br><strong>Modeling/Performance Engineer: </strong>You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br><br><br><strong>CAD Engineer: </strong>You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br><br><br><strong>Signal Integrity/RF Engineer:</strong> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br><br><br><strong>Embedded Engineer:</strong> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br><br><br><strong>Power/Battery Engineer: </strong>In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br><br><br><strong>Analog/Mixed Signal Engineer: </strong>You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br><br><br><strong>IC Packaging Engineer: </strong>You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br><br><br><strong>Silicon Validation: </strong>You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br><br><br><strong>Platform Engineer: </strong>You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br> <br><strong>Education & Experience<br></strong> <br>Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br> <br><strong>Additional Requirements<br></strong> <br>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br><br>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br><br>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br><br>Apple participates in the E-Verify program in certain locations as required by law.<br><br>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. <br><br>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.<br> <br>Role Number: 200312243<br>', 'year_half': 2}, '_type': 'doc'}, {'_id': '62fbf1613208871317dae720', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Greater San Diego Area', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-16T22:00:01', 'jobkey': '62fbf1613208871317dae720', 'jobtitle': 'Hardware Engineer - Entry Level (San Diego)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': ' United States', 'text_content': '<div id="jobDescriptionText" class="jobsearch-jobDescriptionText"><div> <div>  <div>   <div>    <h2 class="jobSectionHeader"><b>Summary</b></h2>     <div>     <div>      Posted: Nov 10, 2021     </div>      <div>      <div>       Role Number:       <b>200311996</b>      </div>      </div>     <div>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.     </div>     </div>   </div>  </div> </div> <div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Key Qualifications</b></h2>      </div>     <div>      <div>       <ul>        <li>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design</li>         <li>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields</li>         <li>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial</li>         <li>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields</li>         <li>Will be graduating with a minimum of a Bachelors degree by August 2022</li>        </ul>      </div>     </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Description</b></h2>      </div>     <div>      <div>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore:        <b>RTL Design:</b>You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++        <b>Design Verification:</b> In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python        <b>Physical Design:</b> In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus)        <b>Modeling/Performance Engineer:</b> You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models.        <b>CAD Engineer:</b> You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities.        <b>Signal Integrity/RF Engineer:</b> In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred.        <b>Embedded Engineer:</b> In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language.        <b>Power/Battery Engineer:</b> In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics.        <b>Analog/Mixed Signal Engineer:</b> You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs &amp; Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design.        <b>IC Packaging Engineer:</b> You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out.        <b>Silicon Validation:</b> You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl.        <b>Platform Engineer:</b> You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Education &amp; Experience</b></h2>      </div>     <div>      <div>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.      </div>      </div>    </div>   </div>  </div>  <div>   <div>    <div>     <div>      <h2 class="jobSectionHeader"><b>Additional Requirements</b></h2>      </div>     <div>      <div>       <ul>        <li>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.</li>         <li>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.</li>         <li>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.</li>         <li>Apple participates in the E-Verify program in certain locations as required by law.</li>         <li>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.</li>         <li>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.</li>       </ul>      </div>     </div>    </div>   </div>  </div> </div></div></div>', 'year_half': 2}, '_type': 'doc'}, {'_id': '92f0ed9d5095510c', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Portland, Oregon Area, United States', 'company': 'Apple Inc.', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-16T11:56:33', 'jobkey': '92f0ed9d5095510c', 'jobtitle': 'Hardware Engineer - Entry Level (Beaverton)', 'partition_nm': '2022-3', 'source': 'Apple Inc.', 'state': 'Portland, Oregon Area, United States', 'text_content': 'Summary<br/><br/><br/>      Posted: Nov 10, 2021<br/>     <br/><br/><br/>       Role Number:<br/>       200312001<br/><br/><br/><br/>      Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and theres no telling what you could accomplish. Dynamic, smart people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product. Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you have the unrivaled and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day. Our Hardware Technologies team is responsible for Apples breakthrough custom silicon and hardware technologies including battery, applications processors, storage controllers, sensors silicon, display silicon and other chipsets across Apples entire product line. You will work among the best engineers in the world on our research and development team. We have positions within all major areas of hardware design, including, but not limited to CPU, GPU, SoC and AMS.<br/>     <br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Key Qualifications<br/><br/><br/><br/><br/>Previous internship/co-op or project work in computer architecture, VLSI, design, logic design, or circuit design<br/>Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields<br/>Experience with C/C++, Verilog, VHDL, Python, Perl, and/or Spice is beneficial<br/>Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields<br/>Will be graduating with a minimum of a Bachelors degree by August 2022<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>Description<br/><br/><br/><br/>       As a part of our team, youll work on real challenges the team faces as well as upcoming products. To be successful, you need to have a strong technical foundation, ability to show initiative, learn new technologies quickly, and possess excellent interpersonal and communication skills. Ideal candidates are motivated and prepared to work independently. Below are the various areas you can explore: <br/>       RTL Design:You will help in the verification and lab bring-up of advanced mixed-signal circuits. Deep knowledge of chip architecture/microarchitecture, front end pre-silicon design flow, RTL design/coding, logic design, Verilog/System Verilog, low power design, timing/power/performance analysis, C/C++ <br/>       Design Verification: In Design Verification, you will enable us to produce fully functional first silicon. Knowledge of chip architecture, Pre-silicon RTL design verification, System Verilog or UVM/OVM/VMM, block/chip/core test bench exp, System Verilog Assertion (SVA), C/C++/assembly, Perl/Python <br/>       Physical Design: In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus) <br/>       Modeling/Performance Engineer: You will be focused on writing code for modeling and performance modeling for GPUs, CPUs, SoCs and other model infrastructure. C++, SystemC scripting; Python modeling for H/W verification, workloads, correlation, and analysis. experience in chip development environment with RTL and verification define, architect, design and implement and deploy models. <br/>       CAD Engineer: You will develop and support chip level design methodology and flow. Youll be plugged into all tech nodes for chip delivery and be able to contribute on multiple projects. Must have excellent CAD flow programming and algorithm development knowledge. You will be collaborating with VLSI design and CAD teams, and EDA vendors to seek some of the most significant design problems. Strong analytical skills, effective communication and leadership qualities. <br/>       Signal Integrity/RF Engineer: In RF Integrity, you will engage with cross-disciplinary teams to develop SoCs that will be used in Apples mobile devices. Specifically, responsibilities include developing novel methodology to solve very complex coupling issues, mitigating multi-radio coexistence problems at IC, package/module, and systems, as well as executing RF design integration topologies. Prior RF circuit design and EM modeling experience is highly preferred. <br/>       Embedded Engineer: In Embedded Software Engineering, you will make up a significant portion of the Silicon Validation and Productization teams. Our embedded engineers develop, port, release, maintain, and enhance software to enable large scale testing of Apples SoCs. These engineers will integrate existing test software between environments, enhance test software to exercise functional blocks, develop Linux device drivers and user-land tests, implement device libraries to aid in the portability of device drivers, bring up low-level code on new SoCs and develop our own SMP RTOS. We have several types of embedded software engineers that focus on various aspects of the chip including feature validation (video, audio, display, etc.), IP validation, performance testing, micro-controller code, and low-level software. These engineers work in bare-metal, RTOS, and/or Linux environments to write software that runs on every Apple SoC in the design validation phase and downstream during manufacturing in the factory to identify bugs. C/C++ is the primary coding language (with some ARM Assembly) and Python is the primary scripting language. <br/>       Power/Battery Engineer: In this role, you will be on the forefront of development bringing innovations in the industry Electronic circuit design/development experience for microcontroller-based systems. Knowledge of inter-module communication protocols (I2C, SPI, UART, etc.) and familiarity of embedded systems. Prior experience in batteries, portable consumer electronics, Power Supplies, Medical Electronics, or automotive electronics. <br/>       Analog/Mixed Signal Engineer: You will work closely with multi-functional teams with an understanding of design specs and requirements for analog mixed signal (AMS) circuits, including SerDes, PLLs & Data Converters. Experience of designing AMS circuit blocks such as bandages, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, oscillators, filters. Device physics knowledge as it applies to analog IC design. <br/>       IC Packaging Engineer: You will develop advanced packaging technologies for a multitude of projects including SoCs Hands on experience with Cadence ADP/SIP. Familiarity with Signal and Power Integrity fundamentals. Youll be responsible for package/SIP layout, optimization, design verification and taping out. <br/>       Silicon Validation: You will have the opportunity as either an embedded software engineer, high-speed board design engineer, or debug/triage engineer to work at the cross-section of hardware and software to perform silicon bring-up and system level validation of Apples SOCs. These teams build test software environments, debug tools, automated tests, and PCB boards that push functional blocks to their limits in order to root cause failures in the Silicon, identify fixes, and optimize performance and efficiency before we manufacture hundreds of millions of units. Knowledge of debug, silicon bring-up, chip architecture and design, embedded systems, C/C++/assembly, Python/Perl/Tcl. <br/>       Platform Engineer: You will work as either an FPGA or Emulation engineer who build prototypes on FPGAs, build emulation models, and perform emulation on each yet-to-be-built chip with the primary goal of debugging. Knowledge of chip architecture and design, industry standard interfaces, FPGA tool flow, Verilog, C/C++/assembly, Python/Perl/Tcl, and debugging.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Education & Experience<br/><br/><br/><br/>       Pursuing an undergraduate or graduate degree in Electrical Engineering, Computer Engineering and/or Computer Science or related field of study.<br/>      <br/><br/><br/><br/><br/><br/><br/><br/><br/>Additional Requirements<br/><br/><br/><br/><br/>Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.<br/>Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.<br/>Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If youre applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines applicable in your area.<br/>Apple participates in the E-Verify program in certain locations as required by law.<br/>Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.<br/>Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy.', 'year_half': 2}, '_type': 'doc'}, {'_id': 'eeca40d1-8455-48cc-9660-5df944c5208f', '_index': 'gsimsc-indeedjob-draup-2022-3', '_score': 0.0, '_source': {'@timestamp': '2022-09-01T13:38:57.466-0700', 'TheMonth': 9, 'TheQuarter': 3, 'city': 'Phoenix, Arizona Area, United States', 'company': 'Broadcom Limited', 'create_date': '2022-09-01T13:38:57', 'date_posted': '2022-08-15T04:03:33', 'jobkey': 'eeca40d1-8455-48cc-9660-5df944c5208f', 'jobtitle': 'R&amp;D Engineer Hardware 5', 'partition_nm': '2022-3', 'source': 'Broadcom Limited', 'state': 'Phoenix, Arizona Area, United States', 'text_content': '<strong>Please Note:<br><br></strong><ul><li> If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)</li><li> If you already have a Candidate Account, please Sign-In before you apply.<br><br></li></ul><strong>Job Description:<br><br></strong>IO and Mixed Signal Circuit Design and Verification Engineer<br><br><strong>Job Description:<br><br></strong><ul><li>Work as part of Mixed Signal and IO Library Development team in Central Engineering. Primary responsibilities include:</li><li>Design and verification of IO interfaces and mixed signal blocks such as POR, process monitors, voltage/temperature sensors, crystal oscillators etc.</li><li>RTL coding, synthesis and verification of digital wrappers that interface with analog circuitry</li><li>Interface with both custom and P&R layout engineers and oversee physical design and verification.</li><li>Develop functional models and perform timing characterization of these cells.</li><li>Directly interface with end customers to understand their requirements, come up with specifications and implement circuit designs that support them.</li><li>Create necessary infrastructure and generate test vectors to support silicon validation of these blocks on test chips.</li><li>Work with test engineers to support silicon validation either on ATE or on the bench.</li><li>Develop accurate documentation in the form of datasheets, application notes and integration guides <br><br></li></ul><strong>Skills and Qualifications Required:<br><br></strong><ul><li>Educational requirements: MSEE with a minimum of 10+ years of hands-on experience in independently designing mixed signal circuits especially in newer CMOS technologies such as 7nm or 5nm</li><li>Must have strong experience in RTL coding using verilog, synthesis, static timing analysis, DFT implementation and netlist level audits--knowledge of AMS methodology and analog circuit modeling will be a plus</li><li>Must be proficient with Cadence Virtuoso Schematic Capture and ADE along with an excellent knowledge of spice based simulators such as Spectre and/or Hspice</li><li>Working knowledge of LVS, DRC along with EM/ESD verification tools such as Totem/Pathfinder/PER</li><li>Strong written and oral communication skills in English to be able to work effectively across geographies as well as to be able to interface with end customers</li><li>Require proficiency in automation using shell scripting or any other languages such as SED, AWK, TCL or PERL<br><br></li></ul><strong>Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.<br><br></strong><strong>If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.<br><br></strong>', 'year_half': 2}, '_type': 'doc'}], 'news': [], 'twitter': []}}
        let jobs = inputData['response']['jobs'];
        let modalJobData = [];
        let modalNewsData = [];
        let modalTweetsData = [];
        let selectCompanyTemp = priValues2(selectCompany)
        jobs.map((value) => {
            if(selectCompanyTemp.includes(value['_source']['company'].split(" ")[0].toLowerCase())) {
                let newData = {
                    jobKey : value['_source']['jobkey'],
                    company : value['_source']['company'],
                    date : value['_source']['date_posted'],
                    jobtitle : value['_source']['jobtitle'],
                    city : Object.keys(jobs[0]['_source']).includes('city') ? value['_source']['city'] : '',
                    state : Object.keys(jobs[0]['_source']).includes('state') ? value['_source']['state'] : '',
                    text_content: value['_source']['text_content'],
                    date_posted: value['_source']['date_posted'],
                    create_date: value['_source']['create_date']
                }
                modalJobData.push(newData)
            }
        })
        modalNewsData.push(inputData['response']['news']);
        modalTweetsData.push(inputData['response']['twitter']);
        dispatch({type: 'GET_GRAPH_CLICK', payload: {selectCompany}})
        dispatch({type: 'GET_DRILLDOWN_DATA', payload: {modalJobData, modalNewsData, modalTweetsData}})
    }
}