xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,FMDEF: The default file type mapping of .sv is being overwritten.
TOOL:	xrun(64)	20.09-s001: Started on Mar 23, 2025 at 00:37:26 EDT
xrun
	+xm64bit
	-sv
	-vlogext .sv
	-f 00_src/flist.f
		00_src/BlackCell.sv
		00_src/GrayCell.sv
		00_src/BrentKung.sv
		00_src/xor16.sv
		00_src/pg16.sv
		00_src/BK256.sv
		00_src/modular_multiplication.sv
		00_src/modular_subtractor.sv
		00_src/modular_addition.sv
		00_src/ECPA.sv
	01_tb/tb_ECPA.sv
	-timescale 1ns/10ps
	+access+rcw
Recompiling... reason: file './01_tb/tb_ECPA.sv' is newer than expected.
	expected: Sun Mar 23 00:36:13 2025
	actual:   Sun Mar 23 00:37:16 2025
file: 01_tb/tb_ECPA.sv
	module worklib.tb_ECPA:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_ECPA
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb_ECPA:sv <0x0c11fa95>
			streams:  12, words: 13374
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                4833      11
		Primitives:            18080       3
		Registers:               465     126
		Scalar wires:            480       -
		Expanded wires:        12032    2737
		Vectored wires:          208       -
		Always blocks:           214      37
		Initial blocks:            1       1
		Cont. assignments:       186      49
		Pseudo assignments:      568     181
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.tb_ECPA:sv
Loading snapshot worklib.tb_ECPA:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
X3 = 7553c79df2af8d155525d2c9643e3cd11445c2f57ee3d9bec8330bdc39151366
Y3 = 6a0b340a80f1b04607dc17f0f477313ec1a94aeae8d73954ada68db961d9ef7a
Z3 = b4b2c1718093b6c29b1144642a0968b7ed0217fa7a617fa2b0960ffc1a40553a
X3 = 000000000000000000000000000000000000000000000000000000000000000e
Y3 = 0000000000000000000000000000000000000000000000000000000000000001
Z3 = 0000000000000000000000000000000000000000000000000000000000000015
Simulation complete via $finish(1) at time 57685 NS + 0
./01_tb/tb_ECPA.sv:83         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Mar 23, 2025 at 00:37:27 EDT  (total: 00:00:01)
