<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <export preferredWidth="236" />
   <name preferredWidth="242" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="328" />
   <clocksource preferredWidth="328" />
   <frequency preferredWidth="328" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1296" height="1040" x="-1288" y="48" />
 <hdlexample language="VHDL" />
 <generation
   synthesis="VHDL"
   path="_PROJECT_NAME_"
   testbench_system="NONE"
   simulation="NONE"
   testbench_simulation="VHDL" />
</preferences>
