VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob080_timer_test.sv:55: $finish called at 35636 (1ps)
Hint: Output 'tc' has 250 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 250 out of 7127 samples

Simulation finished at 35636 ps
Mismatches: 250 in 7127 samples
