entity Instruccion_top is
    Port ( clk : in  STD_LOGIC;
           clr : in  STD_LOGIC;
           inicio : in  STD_LOGIC;
           id : in  STD_LOGIC_VECTOR (6 downto 0);
           ir : in  STD_LOGIC_VECTOR (6 downto 0);
           C : out  STD_LOGIC;
           N : out  STD_LOGIC;
           Z : out  STD_LOGIC;
           V : out  STD_LOGIC;
           qd : out  STD_LOGIC_VECTOR (6 downto 0));
end Instruccion_top;

architecture Behavioral of Instruccion_top is
component ruta_datos is
    Port ( clk : in  STD_LOGIC;
           clr : in  STD_LOGIC;
           id : in  STD_LOGIC_VECTOR (6 downto 0);
           ir : in  STD_LOGIC_VECTOR (6 downto 0);
           sr : in  STD_LOGIC;
           sd : in  STD_LOGIC;
           sel : in  STD_LOGIC;
			  C,N,Z,V: out std_logic;
           qd : out  STD_LOGIC_VECTOR (6 downto 0)
			  );
end component;

component u_control is
    Port ( clk : in  STD_LOGIC;
           clr : in  STD_LOGIC;
           inicio : in  STD_LOGIC;
           sd : out  STD_LOGIC;
           sr : out  STD_LOGIC;
           sel : out  STD_LOGIC);
end component;

signal Sd_Aux, Sr_Aux, Sel_Aux:std_logic;
begin

cto1: ruta_datos port map(clk=>clk, clr=>clr, id=>id, ir=>ir, sr=>Sr_Aux, sd=>Sd_Aux, sel=>Sel_Aux, C=>C, N=>N,V=>V,Z=>Z,qd=>qd);

cto2: u_control port map(clk=>clk,clr=>clr,inicio=>inicio,sd=>Sd_Aux,sr=>Sr_Aux,sel=>Sel_Aux);
end Behavioral;

