Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan  5 13:10:21 2025
| Host         : DESKTOP-DRF538C running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 18
+-----------+----------+-----------------------------------+--------+
| Rule      | Severity | Description                       | Checks |
+-----------+----------+-----------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay     | 10     |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF | 8      |
+-----------+----------+-----------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data_in_from_pins_p_0[0] relative to the rising and/or falling clock edge(s) of diff_clk_in_0_clk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data_in_from_pins_p_0[1] relative to the rising and/or falling clock edge(s) of diff_clk_in_0_clk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data_in_from_pins_p_0[2] relative to the rising and/or falling clock edge(s) of diff_clk_in_0_clk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data_in_from_pins_p_0[3] relative to the rising and/or falling clock edge(s) of diff_clk_in_0_clk_p.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on spi_rtl_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on spi_rtl_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on spi_rtl_sck_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on spi_rtl_ss_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[0].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[1].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[2].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[3].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


