This directory contains the complete `VHDL` code generated by the RFSM compiler from the program
listed in `../README.md`.

The files `g.vhd` contains the interface and implementation of the instanciated `gensig` model. 

The file `main_top.vhd` contains the top-level description of the system.

The file `main_tb.vhd` contains the testbench itself.


