# Frequency-divider
Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simlulation
