[2025-09-18 01:35:33] START suite=qualcomm_srv trace=srv760_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv760_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2786362 heartbeat IPC: 3.589 cumulative IPC: 3.589 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5254164 heartbeat IPC: 4.052 cumulative IPC: 3.807 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5254164 cumulative IPC: 3.807 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5254164 cumulative IPC: 3.807 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15432764 heartbeat IPC: 0.9825 cumulative IPC: 0.9825 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 25046210 heartbeat IPC: 1.04 cumulative IPC: 1.011 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 35192733 heartbeat IPC: 0.9856 cumulative IPC: 1.002 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 45434552 heartbeat IPC: 0.9764 cumulative IPC: 0.9955 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 55799985 heartbeat IPC: 0.9647 cumulative IPC: 0.9892 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 65972889 heartbeat IPC: 0.983 cumulative IPC: 0.9882 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 75892173 heartbeat IPC: 1.008 cumulative IPC: 0.991 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 86186167 heartbeat IPC: 0.9714 cumulative IPC: 0.9885 (Simulation time: 00 hr 11 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv760_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 96159098 heartbeat IPC: 1.003 cumulative IPC: 0.99 (Simulation time: 00 hr 12 min 43 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 100105853 cumulative IPC: 0.9989 (Simulation time: 00 hr 13 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 100105853 cumulative IPC: 0.9989 (Simulation time: 00 hr 13 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv760_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9989 instructions: 100000000 cycles: 100105853
CPU 0 Branch Prediction Accuracy: 94.12% MPKI: 10.52 Average ROB Occupancy at Mispredict: 38.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1788
BRANCH_INDIRECT: 0.196
BRANCH_CONDITIONAL: 9.44
BRANCH_DIRECT_CALL: 0.3246
BRANCH_INDIRECT_CALL: 0.08729
BRANCH_RETURN: 0.2951


====Backend Stall Breakdown====
ROB_STALL: 1800561
LQ_STALL: 0
SQ_STALL: 491215


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 240.4586
REPLAY_LOAD: 86.594666
NON_REPLAY_LOAD: 11.233166

== Total ==
ADDR_TRANS: 496547
REPLAY_LOAD: 253376
NON_REPLAY_LOAD: 1050638

== Counts ==
ADDR_TRANS: 2065
REPLAY_LOAD: 2926
NON_REPLAY_LOAD: 93530

cpu0->cpu0_STLB TOTAL        ACCESS:    1542241 HIT:    1370741 MISS:     171500 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1542241 HIT:    1370741 MISS:     171500 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 136.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4715522 HIT:    2769428 MISS:    1946094 MSHR_MERGE:       9564
cpu0->cpu0_L2C LOAD         ACCESS:    3561229 HIT:    2074820 MISS:    1486409 MSHR_MERGE:        108
cpu0->cpu0_L2C RFO          ACCESS:     172088 HIT:      80067 MISS:      92021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     100509 HIT:      41946 MISS:      58563 MSHR_MERGE:       9456
cpu0->cpu0_L2C WRITE        ACCESS:     524973 HIT:     522271 MISS:       2702 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     356723 HIT:      50324 MISS:     306399 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      50214 ISSUED:      50214 USEFUL:      13781 USELESS:       9683
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.59 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14475907 HIT:   11021912 MISS:    3453995 MSHR_MERGE:     969601
cpu0->cpu0_L1I LOAD         ACCESS:   14475907 HIT:   11021912 MISS:    3453995 MSHR_MERGE:     969601
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24980766 HIT:   22695874 MISS:    2284892 MSHR_MERGE:     628938
cpu0->cpu0_L1D LOAD         ACCESS:   14393575 HIT:   12964506 MISS:    1429069 MSHR_MERGE:     352233
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     201185 HIT:     141558 MISS:      59627 MSHR_MERGE:       9324
cpu0->cpu0_L1D WRITE        ACCESS:    9991918 HIT:    9556066 MISS:     435852 MSHR_MERGE:     263760
cpu0->cpu0_L1D TRANSLATION  ACCESS:     394088 HIT:      33744 MISS:     360344 MSHR_MERGE:       3621
cpu0->cpu0_L1D PREFETCH REQUESTED:     230416 ISSUED:     201185 USEFUL:      25497 USELESS:      24219
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11912535 HIT:   11129883 MISS:     782652 MSHR_MERGE:     407344
cpu0->cpu0_ITLB LOAD         ACCESS:   11912535 HIT:   11129883 MISS:     782652 MSHR_MERGE:     407344
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 22.22 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23265622 HIT:   21698914 MISS:    1566708 MSHR_MERGE:     399775
cpu0->cpu0_DTLB LOAD         ACCESS:   23265622 HIT:   21698914 MISS:    1566708 MSHR_MERGE:     399775
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 19.16 cycles
cpu0->LLC TOTAL        ACCESS:    2223955 HIT:    1996743 MISS:     227212 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1486301 HIT:    1354799 MISS:     131502 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92020 HIT:      67743 MISS:      24277 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49107 HIT:      23070 MISS:      26037 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     290128 HIT:     289827 MISS:        301 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     306399 HIT:     261304 MISS:      45095 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5474
  ROW_BUFFER_MISS:     221433
  AVG DBUS CONGESTED CYCLE: 7.095
Channel 0 WQ ROW_BUFFER_HIT:      16531
  ROW_BUFFER_MISS:      96149
  FULL:          0
Channel 0 REFRESHES ISSUED:       8343

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       843395       253773       139054         7437
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          723         8288        39830         7808
  STLB miss resolved @ L2C                0         1139        14563        38510         3561
  STLB miss resolved @ LLC                0         1265        30560       132954        15000
  STLB miss resolved @ MEM                0          229         4173        21580        24487

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             104651        15738       334645       120884         2844
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          240         2743        14693          999
  STLB miss resolved @ L2C                0          114         4467        13899          356
  STLB miss resolved @ LLC                0          379        15688        92555         1893
  STLB miss resolved @ MEM                0           32         1912        10353         3866
[2025-09-18 01:49:29] END   suite=qualcomm_srv trace=srv760_ap (rc=0)
