Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:14:37 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/aes_main_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.408ns (16.023%)  route 2.138ns (83.977%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/i_2_reg_450_reg[0]/Q
                         net (fo=49, routed)          1.073     1.179    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/tmp_18_fu_1272_p3[7]
    SLICE_X32Y45         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     1.275 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/ram_reg_bram_0_i_199/O
                         net (fo=3, routed)           0.250     1.525    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_13
    SLICE_X33Y44         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     1.671 f  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_93/O
                         net (fo=1, routed)           0.192     1.863    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_45
    SLICE_X34Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.953 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_12__0/O
                         net (fo=1, routed)           0.624     2.576    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[8]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     7.715    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.369ns (14.816%)  route 2.121ns (85.184%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.315     1.584    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X35Y45         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     1.706 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_105__0/O
                         net (fo=1, routed)           0.187     1.893    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_105__0_n_8
    SLICE_X34Y45         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.993 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_17__0/O
                         net (fo=1, routed)           0.526     2.518    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[3]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     7.699    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[28]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[29]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[28]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.228ns (8.751%)  route 2.377ns (91.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.135     2.634    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X36Y69         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_1_4_reg_1737_reg[29]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.267ns (11.509%)  route 2.053ns (88.491%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.303     1.572    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X36Y45         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.621 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_231/O
                         net (fo=1, routed)           0.039     1.660    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_231_n_8
    SLICE_X36Y45         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     1.696 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_117__0/O
                         net (fo=1, routed)           0.190     1.886    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[0]
    SLICE_X36Y42         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.921 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_20__0/O
                         net (fo=1, routed)           0.427     2.348    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[0]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.643    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.258ns (10.843%)  route 2.121ns (89.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.377     1.484    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X35Y46         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.521 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_227/O
                         net (fo=1, routed)           0.091     1.612    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_24
    SLICE_X35Y46         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.702 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_113__0/O
                         net (fo=1, routed)           0.143     1.845    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[1]
    SLICE_X35Y42         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.897 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_19__0/O
                         net (fo=1, routed)           0.511     2.407    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[1]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     7.718    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.418ns (17.831%)  route 1.926ns (82.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[8]/Q
                         net (fo=57, routed)          1.094     1.201    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_state9
    SLICE_X34Y48         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     1.269 f  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ram_reg_bram_0_i_206/O
                         net (fo=8, routed)           0.149     1.418    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_14
    SLICE_X34Y47         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     1.509 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_223/O
                         net (fo=1, routed)           0.091     1.600    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_223_n_8
    SLICE_X34Y47         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.690 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/grp_AddRoundKey_InversMixColumn_fu_469/ram_reg_bram_0_i_109__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/grp_decrypt_fu_50_word_address1[2]
    SLICE_X34Y43         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     1.926 r  bd_0_i/hls_inst/inst/grp_encrypt_fu_34/grp_MixColumn_AddRoundKey_fu_469/ram_reg_bram_0_i_18__0/O
                         net (fo=1, routed)           0.446     2.372    bd_0_i/hls_inst/inst/word_U/ADDRBWRADDR[2]
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.040     8.040    bd_0_i/hls_inst/inst/word_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.720    bd_0_i/hls_inst/inst/word_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.228ns (9.068%)  route 2.286ns (90.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X36Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_CS_fsm_reg[6]/Q
                         net (fo=117, routed)         1.242     1.350    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/Q[0]
    SLICE_X35Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     1.499 r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1/O
                         net (fo=48, routed)          1.044     2.543    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742[31]_i_1_n_8
    SLICE_X34Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1625, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/ap_clk
    SLICE_X34Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X34Y70         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.912    bd_0_i/hls_inst/inst/grp_decrypt_fu_50/temp_0_4_reg_1742_reg[14]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                  5.368    




