#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Dec 20 17:08:51 2017
# Process ID: 893
# Current directory: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.runs/synth_1
# Command line: vivado -log core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source core.tcl
# Log file: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.runs/synth_1/core.vds
# Journal file: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source core.tcl -notrace
Command: synth_design -top core -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 915 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.180 ; gain = 75.988 ; free physical = 319 ; free virtual = 12218
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:20]
INFO: [Synth 8-3491] module 'counter_calculation' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:9' bound to instance 'counter_calculation1' of component 'counter_calculation' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:189]
INFO: [Synth 8-638] synthesizing module 'counter_calculation' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'counter_calculation' (1#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:18]
INFO: [Synth 8-3491] module 'fetch' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:9' bound to instance 'fetch1' of component 'fetch' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:196]
INFO: [Synth 8-638] synthesizing module 'fetch' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:21]
INFO: [Synth 8-3491] module 'registerfile' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:9' bound to instance 'registerfile1' of component 'registerfile' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:207]
INFO: [Synth 8-638] synthesizing module 'registerfile' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'registerfile' (3#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:20]
INFO: [Synth 8-3491] module 'decode' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:9' bound to instance 'decode1' of component 'decode' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:217]
INFO: [Synth 8-638] synthesizing module 'decode' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'decode' (4#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:33]
INFO: [Synth 8-3491] module 'execute' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:9' bound to instance 'execute1' of component 'execute' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'execute' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:32]
INFO: [Synth 8-3491] module 'alu' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:9' bound to instance 'alu1' of component 'alu' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:63]
INFO: [Synth 8-638] synthesizing module 'alu' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:17]
INFO: [Synth 8-226] default block is never used [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'execute' (6#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:32]
INFO: [Synth 8-3491] module 'memory_access' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:9' bound to instance 'memory_access1' of component 'memory_access' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:258]
INFO: [Synth 8-638] synthesizing module 'memory_access' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (7#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:27]
INFO: [Synth 8-3491] module 'writeback' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:9' bound to instance 'writeback1' of component 'writeback' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:275]
INFO: [Synth 8-638] synthesizing module 'writeback' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element s_validity_global_reg was removed.  [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'writeback' (8#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[16]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[15]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[14]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[13]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[12]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[11]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[10]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[9]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[8]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[7]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[6]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[5]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[4]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[3]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[2]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[1]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[0]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[16]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[15]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[14]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[13]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.680 ; gain = 120.488 ; free physical = 322 ; free virtual = 12222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.680 ; gain = 120.488 ; free physical = 324 ; free virtual = 12224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.688 ; gain = 127.496 ; free physical = 324 ; free virtual = 12224
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-6014] Unused sequential element s_pc_final_reg was removed.  [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:36]
INFO: [Synth 8-5546] ROM "s_registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:26]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:57]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:57]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:57]
INFO: [Synth 8-5546] ROM "s_jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_validity_global" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_dwrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_dsize" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_write" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1296.027 ; gain = 201.836 ; free physical = 228 ; free virtual = 12127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 62    
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 46    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fetch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module registerfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 61    
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module memory_access 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module writeback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element s_pc_final_reg was removed.  [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:36]
INFO: [Synth 8-5546] ROM "s_jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_validity_global" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_write" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[16]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[15]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[14]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[13]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[12]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[11]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[10]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[9]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[8]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[7]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[6]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[5]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[4]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[3]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[2]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[1]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[0]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[16]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[15]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[14]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[13]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[12]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[11]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[10]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[9]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[8]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[7]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[6]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[5]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[4]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[3]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[2]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[1]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_pc_reg[0]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[16]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (o_inst_reg[15]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[31]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[30]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[29]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[28]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[27]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[26]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[25]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[24]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[23]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[22]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[21]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[20]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[19]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[18]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[17]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[16]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[15]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[14]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[13]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[12]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[11]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[10]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[9]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[8]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[7]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[6]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[5]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[4]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[3]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[2]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[1]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_pc_reg[0]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[31]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[30]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[29]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[28]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[27]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[26]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[25]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[24]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[23]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[22]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[21]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[20]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[19]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[18]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[17]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[16]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[15]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[14]) is unused and will be removed from module core.
WARNING: [Synth 8-3332] Sequential element (memory_access1/o_inst_reg[13]) is unused and will be removed from module core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\registerfile1/s_registers_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1466.355 ; gain = 372.164 ; free physical = 218 ; free virtual = 11997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 220 ; free virtual = 12000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |    45|
|4     |LUT2   |    12|
|5     |LUT3   |    48|
|6     |LUT4   |   320|
|7     |LUT5   |   231|
|8     |LUT6   |   948|
|9     |MUXF7  |   256|
|10    |FDCE   |  1397|
|11    |IBUF   |    66|
|12    |OBUF   |    99|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |  3477|
|2     |  counter_calculation1 |counter_calculation |    32|
|3     |  decode1              |decode              |   954|
|4     |  execute1             |execute             |   212|
|5     |  fetch1               |fetch               |   105|
|6     |  memory_access1       |memory_access       |    79|
|7     |  registerfile1        |registerfile        |  1832|
|8     |  writeback1           |writeback           |    97|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 218 ; free virtual = 11998
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 240 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.359 ; gain = 372.168 ; free physical = 219 ; free virtual = 11999
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.363 ; gain = 372.168 ; free physical = 220 ; free virtual = 12000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

113 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1501.672 ; gain = 419.074 ; free physical = 194 ; free virtual = 11974
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.runs/synth_1/core.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1526.688 ; gain = 0.000 ; free physical = 192 ; free virtual = 11975
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 17:09:40 2017...
