# –ì–ª–∞–≤–∞ 2: –û—Å–Ω–æ–≤—ã –∫–æ–º–ø—å—é—Ç–µ—Ä–Ω–æ–π –º–∞—Ç–µ–º–∞—Ç–∏–∫–∏

## –ö—Ä–∞—Ç–∫–∏–π –æ–±–∑–æ—Ä
–í—Ç–æ—Ä–∞—è –≥–ª–∞–≤–∞ –ø–æ—Å–≤—è—â–µ–Ω–∞ –∏–∑—É—á–µ–Ω–∏—é –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –≤ FPGA –∏ –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏–∏ –º–æ–¥—É–ª–µ–π. –†–∞—Å—Å–º–∞—Ç—Ä–∏–≤–∞—é—Ç—Å—è –∞–ª–≥–æ—Ä–∏—Ç–º—ã –ø–æ–¥—Å—á–µ—Ç–∞, —Å–ª–æ–∂–µ–Ω–∏–µ/–≤—ã—á–∏—Ç–∞–Ω–∏–µ, —É–º–Ω–æ–∂–µ–Ω–∏–µ –∏ –ø—Ä–æ–¥–≤–∏–Ω—É—Ç—ã–µ —Ç–µ—Ö–Ω–∏–∫–∏ SystemVerilog.

## –°–æ–¥–µ—Ä–∂–∞–Ω–∏–µ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏

### üìÑ [–ì–õ–ê–í–ê_2_–ê–ù–ê–õ–ò–ó.md](./–ì–õ–ê–í–ê_2_–ê–ù–ê–õ–ò–ó.md)
–ü–æ–ª–Ω—ã–π –∞–Ω–∞–ª–∏–∑ –≤—Å–µ—Ö –ø—Ä–∏–º–µ—Ä–æ–≤ –∫–æ–¥–∞ –∏ –∫–æ–Ω—Ü–µ–ø—Ü–∏–π –≤—Ç–æ—Ä–æ–π –≥–ª–∞–≤—ã:
- –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–æ–≤–∞–Ω–Ω–æ–≥–æ ALU (project_2.sv)
- –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –º–æ–¥—É–ª–∏ (add_sub.sv, mult.sv)
- –ê–ª–≥–æ—Ä–∏—Ç–º—ã –ø–æ–¥—Å—á–µ—Ç–∞ (num_ones.sv, leading_ones.sv)
- –ü—Ä–æ–¥–≤–∏–Ω—É—Ç–æ–µ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Å —Å–ª—É—á–∞–π–Ω—ã–º–∏ –¥–∞–Ω–Ω—ã–º–∏
- –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ —Ä–µ–∫–æ–º–µ–Ω–¥–∞—Ü–∏–∏ –ø–æ –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏–∏

### üñºÔ∏è –ò–∑–æ–±—Ä–∞–∂–µ–Ω–∏—è –∏ –¥–∏–∞–≥—Ä–∞–º–º—ã
–ü–∞–ø–∫–∞ `images/` —Å–æ–¥–µ—Ä–∂–∏—Ç –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏:
- `chapter_2_alu_architecture.png` - –ë–ª–æ–∫-–¥–∏–∞–≥—Ä–∞–º–º–∞ ALU
- `chapter_2_arithmetic_operations.png` - –°—Ö–µ–º—ã –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π
- `chapter_2_counting_algorithms.png` - –ê–ª–≥–æ—Ä–∏—Ç–º—ã –ø–æ–¥—Å—á–µ—Ç–∞ –µ–¥–∏–Ω–∏—Ü
- `chapter_2_parameterization.png` - –ü—Ä–∏–º–µ—Ä—ã –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏–∏ –º–æ–¥—É–ª–µ–π

## –ò–∑—É—á–∞–µ–º—ã–µ –∫–æ–Ω—Ü–µ–ø—Ü–∏–∏

### ‚öôÔ∏è –ü–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏—è –º–æ–¥—É–ª–µ–π
- **Parameters vs localparam**: –†–∞–∑–ª–∏—á–∏—è –∏ –ø—Ä–∏–º–µ–Ω–µ–Ω–∏–µ
- **generate –±–ª–æ–∫–∏**: –£—Å–ª–æ–≤–Ω–∞—è –≥–µ–Ω–µ—Ä–∞—Ü–∏—è –ª–æ–≥–∏–∫–∏
- **$clog2() —Ñ—É–Ω–∫—Ü–∏—è**: –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏–π —Ä–∞—Å—á–µ—Ç —à–∏—Ä–∏–Ω—ã
- **–ú–∞—Å—à—Ç–∞–±–∏—Ä—É–µ–º–æ—Å—Ç—å**: –£–Ω–∏–≤–µ—Ä—Å–∞–ª—å–Ω—ã–µ –º–æ–¥—É–ª–∏

### üî¢ –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- **Signed vs unsigned**: –†–∞–±–æ—Ç–∞ —Å–æ –∑–Ω–∞–∫–æ–≤—ã–º–∏ —á–∏—Å–ª–∞–º–∏
- **–°–ª–æ–∂–µ–Ω–∏–µ –∏ –≤—ã—á–∏—Ç–∞–Ω–∏–µ**: –ú–æ–¥—É–ª—å add_sub.sv
- **–£–º–Ω–æ–∂–µ–Ω–∏–µ**: –ê–ø–ø–∞—Ä–∞—Ç–Ω–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è
- **–ü–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏–µ**: –û–±—Ä–∞–±–æ—Ç–∫–∞ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤

### üìä –ê–ª–≥–æ—Ä–∏—Ç–º—ã –ø–æ–¥—Å—á–µ—Ç–∞
- **–ü–æ–¥—Å—á–µ—Ç –µ–¥–∏–Ω–∏—Ü**: Population count (popcount)
- **–ü–æ–∏—Å–∫ –≤–µ–¥—É—â–µ–π –µ–¥–∏–Ω–∏—Ü—ã**: Leading one detection
- **–†–∞–∑–ª–∏—á–Ω—ã–µ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏**: case, unique case, —Ü–∏–∫–ª—ã
- **–°–∏–Ω—Ç–µ–∑ –∏ –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è**: –í–ª–∏—è–Ω–∏–µ –Ω–∞ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä—É

### üéõÔ∏è –ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è
- **–ö–Ω–æ–ø–æ—á–Ω–æ–µ —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ**: –í—ã–±–æ—Ä –æ–ø–µ—Ä–∞—Ü–∏–π
- **–ú—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–∏—Ä–æ–≤–∞–Ω–∏–µ**: always_comb —Å case
- **–ö–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞**: –ú–≥–Ω–æ–≤–µ–Ω–Ω–∞—è —Ä–µ–∞–∫—Ü–∏—è

## –§–∞–π–ª—ã –¥–ª—è –∏–∑—É—á–µ–Ω–∏—è

### –û—Å–Ω–æ–≤–Ω—ã–µ HDL –º–æ–¥—É–ª–∏
- [`../hdl/project_2.sv`](../hdl/project_2.sv) - –í–µ—Ä—Ö–Ω–∏–π —É—Ä–æ–≤–µ–Ω—å ALU —Å –≤—ã–±–æ—Ä–æ–º –æ–ø–µ—Ä–∞—Ü–∏–π
- [`../hdl/add_sub.sv`](../hdl/add_sub.sv) - –ü–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–æ–≤–∞–Ω–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä/–≤—ã—á–∏—Ç–∞—Ç–µ–ª—å
- [`../hdl/mult.sv`](../hdl/mult.sv) - –ú–æ–¥—É–ª—å —É–º–Ω–æ–∂–µ–Ω–∏—è
- [`../hdl/num_ones.sv`](../hdl/num_ones.sv) - –ü–æ–¥—Å—á–µ—Ç –µ–¥–∏–Ω–∏—Ü –≤ —á–∏—Å–ª–µ
- [`../hdl/leading_ones.sv`](../hdl/leading_ones.sv) - –ü–æ–∏—Å–∫ –ø–æ–∑–∏—Ü–∏–∏ —Å—Ç–∞—Ä—à–µ–π –µ–¥–∏–Ω–∏—Ü—ã

### –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ
- [`../tb/tb.sv`](../tb/tb.sv) - –ö–æ–º–ø–ª–µ–∫—Å–Ω—ã–π testbench —Å —Å–ª—É—á–∞–π–Ω—ã–º —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ–º

### –ü—Ä–æ–µ–∫—Ç—ã Vivado
- [`../build/project_2/project_2.xpr`](../build/project_2/) - –û—Å–Ω–æ–≤–Ω–æ–π –ø—Ä–æ–µ–∫—Ç

## –ö–ª—é—á–µ–≤—ã–µ –æ—Å–æ–±–µ–Ω–Ω–æ—Å—Ç–∏

### üîß SystemVerilog –ø—Ä–æ–¥–≤–∏–Ω—É—Ç—ã–µ –≤–æ–∑–º–æ–∂–Ω–æ—Å—Ç–∏
- **always_comb vs always_latch**: –ü—Ä–∞–≤–∏–ª—å–Ω–æ–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ
- **Signed –∞—Ä–∏—Ñ–º–µ—Ç–∏–∫–∞**: `logic signed`
- **–°–∏—Å—Ç–µ–º–Ω—ã–µ —Ñ—É–Ω–∫—Ü–∏–∏**: `$clog2()`, `$high()`, `$low()`
- **Generate –±–ª–æ–∫–∏**: –£—Å–ª–æ–≤–Ω–∞—è –∫–æ–º–ø–∏–ª—è—Ü–∏—è

### üß™ –°–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–∏–∫–∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
- **–°–ª—É—á–∞–π–Ω—ã–µ —Å—Ç–∏–º—É–ª—ã**: `$random`, `$urandom_range`
- **–ü–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–æ–≤–∞–Ω–Ω–æ–µ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ**: –†–∞–∑–ª–∏—á–Ω—ã–µ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
- **–§—É–Ω–∫—Ü–∏–∏ –≤ testbench**: –≠—Ç–∞–ª–æ–Ω–Ω—ã–µ –º–æ–¥–µ–ª–∏
- **–ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è –ø—Ä–æ–≤–µ—Ä–∫–∞**: –°–∞–º–æ–ø—Ä–æ–≤–µ—Ä—è—é—â–∏–µ—Å—è —Ç–µ—Å—Ç—ã

### ‚ö° FPGA —Å–ø–µ—Ü–∏—Ñ–∏—á–Ω—ã–µ –∞—Å–ø–µ–∫—Ç—ã
- **–†–µ—Å—É—Ä—Å—ã DSP**: –£–º–Ω–æ–∂–∏—Ç–µ–ª–∏ –∏ —Å—É–º–º–∞—Ç–æ—Ä—ã
- **–°–∏–Ω—Ç–µ–∑ –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤**: compile-time –≤—ã—á–∏—Å–ª–µ–Ω–∏—è
- **–ò–Ω—Ñ–µ—Ä–∏—Ä–æ–≤–∞–Ω–∏–µ –ª–æ–≥–∏–∫–∏**: –ö–∞–∫ SystemVerilog –ø—Ä–µ–≤—Ä–∞—â–∞–µ—Ç—Å—è –≤ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä—É

## –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ –ø—Ä–∏–º–µ–Ω–µ–Ω–∏—è

### üí° –†–µ–∞–ª—å–Ω—ã–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è
- **–¶–∏—Ñ—Ä–æ–≤–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞ —Å–∏–≥–Ω–∞–ª–æ–≤**: –§–∏–ª—å—Ç—Ä—ã, –ë–ü–§
- **–ö—Ä–∏–ø—Ç–æ–≥—Ä–∞—Ñ–∏—è**: –ü–æ–¥—Å—á–µ—Ç –±–∏—Ç–æ–≤, –ø–æ–∏—Å–∫ –ø–∞—Ç—Ç–µ—Ä–Ω–æ–≤
- **–ö–æ–º–ø—å—é—Ç–µ—Ä–Ω–∞—è –≥—Ä–∞—Ñ–∏–∫–∞**: –ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–∞ –ø–∏–∫—Å–µ–ª–µ–π
- **–°–µ—Ç–µ–≤—ã–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä—ã**: –ü–æ–¥—Å—á–µ—Ç –∫–æ–Ω—Ç—Ä–æ–ª—å–Ω—ã—Ö —Å—É–º–º

## –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç

1. **–ò–∑—É—á–µ–Ω–∏–µ —Ç–µ–æ—Ä–∏–∏:** –ü—Ä–æ—á–∏—Ç–∞–π—Ç–µ [–ì–õ–ê–í–ê_2_–ê–ù–ê–õ–ò–ó.md](./–ì–õ–ê–í–ê_2_–ê–ù–ê–õ–ò–ó.md)
2. **–ü–æ–Ω–∏–º–∞–Ω–∏–µ –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤:** –ò–∑—É—á–∏—Ç–µ –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏—é –≤ project_2.sv
3. **–ó–∞–ø—É—Å–∫ —Å–∏–º—É–ª—è—Ü–∏–∏:** –ü–æ–ø—Ä–æ–±—É–π—Ç–µ —Ä–∞–∑–Ω—ã–µ TEST_CASE –≤ tb.sv
4. **–≠–∫—Å–ø–µ—Ä–∏–º–µ–Ω—Ç—ã:** –ò–∑–º–µ–Ω–∏—Ç–µ –ø–∞—Ä–∞–º–µ—Ç—Ä BITS –∏ –ø–æ—Å–º–æ—Ç—Ä–∏—Ç–µ —Ä–µ–∑—É–ª—å—Ç–∞—Ç—ã

## –ü—Ä–µ–¥–≤–∞—Ä–∏—Ç–µ–ª—å–Ω—ã–µ —Ç—Ä–µ–±–æ–≤–∞–Ω–∏—è
- –ó–Ω–∞–Ω–∏—è –∏–∑ [–ì–ª–∞–≤—ã 1](../../CH1/docs/) - –±–∞–∑–æ–≤–∞—è –ª–æ–≥–∏–∫–∞
- –ü–æ–Ω–∏–º–∞–Ω–∏–µ –¥–≤–æ–∏—á–Ω–æ–π –∞—Ä–∏—Ñ–º–µ—Ç–∏–∫–∏
- –û—Å–Ω–æ–≤—ã SystemVerilog —Å–∏–Ω—Ç–∞–∫—Å–∏—Å–∞

## –°–ª–µ–¥—É—é—â–∏–µ —à–∞–≥–∏
–ü–æ—Å–ª–µ –∏–∑—É—á–µ–Ω–∏—è —ç—Ç–æ–π –≥–ª–∞–≤—ã –ø–µ—Ä–µ—Ö–æ–¥–∏—Ç–µ –∫ [–ì–ª–∞–≤–µ 3: –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–∞—è –ª–æ–≥–∏–∫–∞](../../CH3/docs/)

## –ü–∞—Ä–∞–º–µ—Ç—Ä—ã –ø–æ —É–º–æ–ª—á–∞–Ω–∏—é
```systemverilog
parameter BITS = 16;              // –®–∏—Ä–∏–Ω–∞ –¥–∞–Ω–Ω—ã—Ö
parameter SELECTOR = "UP_FOR";    // –ê–ª–≥–æ—Ä–∏—Ç–º –¥–ª—è leading_ones
parameter TEST_CASE = "ALL";      // –†–µ–∂–∏–º —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
```

## –ö–æ–º–∞–Ω–¥—ã –∫–Ω–æ–ø–æ–∫
- **BTNC**: –£–º–Ω–æ–∂–µ–Ω–∏–µ (SW[15:8] √ó SW[7:0])
- **BTNU**: –ü–æ–∏—Å–∫ –≤–µ–¥—É—â–µ–π –µ–¥–∏–Ω–∏—Ü—ã
- **BTND**: –ü–æ–¥—Å—á–µ—Ç –µ–¥–∏–Ω–∏—Ü
- **BTNL**: –°–ª–æ–∂–µ–Ω–∏–µ (SW[15:8] + SW[7:0])
- **BTNR**: –í—ã—á–∏—Ç–∞–Ω–∏–µ (SW[15:8] - SW[7:0])