

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Wed Sep 25 12:53:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.507 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   200708|   200708|  0.668 ms|  0.668 ms|  200708|  200708|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop7_loop8  |   200706|   200706|         4|          1|          1|  200704|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      150|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       94|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       94|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_108_p2      |         +|   0|  0|  25|          18|           1|
    |add_ln100_fu_120_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln101_fu_166_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln104_fu_160_p2        |         +|   0|  0|  25|          18|          18|
    |ap_condition_104           |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_102_p2       |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln101_fu_126_p2       |      icmp|   0|  0|  17|           9|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln100_1_fu_140_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln100_fu_132_p3     |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 150|          87|          63|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_v38_load             |   9|          2|   10|         20|
    |ap_sig_allocacmp_v39_load             |   9|          2|    9|         18|
    |indvar_flatten_fu_60                  |   9|          2|   18|         36|
    |v222_blk_n                            |   9|          2|    1|          2|
    |v38_fu_56                             |   9|          2|   10|         20|
    |v39_fu_52                             |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   77|        154|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln104_reg_216                 |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_60              |  18|   0|   18|          0|
    |v38_fu_56                         |  10|   0|   10|          0|
    |v39_fu_52                         |   9|   0|    9|          0|
    |v40_reg_226                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  94|   0|   94|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v222_din             |  out|   32|     ap_fifo|          v222|       pointer|
|v222_num_data_valid  |   in|   19|     ap_fifo|          v222|       pointer|
|v222_fifo_cap        |   in|   19|     ap_fifo|          v222|       pointer|
|v222_full_n          |   in|    1|     ap_fifo|          v222|       pointer|
|v222_write           |  out|    1|     ap_fifo|          v222|       pointer|
|v218_address0        |  out|   18|   ap_memory|          v218|         array|
|v218_ce0             |  out|    1|   ap_memory|          v218|         array|
|v218_q0              |   in|   32|   ap_memory|          v218|         array|
+---------------------+-----+-----+------------+--------------+--------------+

