// Code generated by "stringer -type argtype -trimprefix arg_"; DO NOT EDIT.

package arm64

import "strconv"

func _() {
	// An "invalid array index" compiler error signifies that the constant values have changed.
	// Re-run the stringer command to generate them again.
	var x [1]struct{}
	_ = x[arg_None-0]
	_ = x[arg_Bt-1]
	_ = x[arg_Da-2]
	_ = x[arg_Dd-3]
	_ = x[arg_Dm-4]
	_ = x[arg_Dn-5]
	_ = x[arg_Dt-6]
	_ = x[arg_Hd-7]
	_ = x[arg_Hn-8]
	_ = x[arg_Ht-9]
	_ = x[arg_Qd-10]
	_ = x[arg_Qn-11]
	_ = x[arg_Qt-12]
	_ = x[arg_Sa-13]
	_ = x[arg_Sd-14]
	_ = x[arg_Sm-15]
	_ = x[arg_Sn-16]
	_ = x[arg_St-17]
	_ = x[arg_Dt_pair-18]
	_ = x[arg_Qt_pair-19]
	_ = x[arg_St_pair-20]
	_ = x[arg_Ws_2_pair_even-21]
	_ = x[arg_Wt_2_pair_even-22]
	_ = x[arg_Wt_pair-23]
	_ = x[arg_Xs_2_pair_even-24]
	_ = x[arg_Xt_2_pair_even-25]
	_ = x[arg_Xt_pair-26]
	_ = x[arg_Rn_16_5__W_1__W_2__W_4__X_8-27]
	_ = x[arg_Rt_31_1__W_0__X_1-28]
	_ = x[arg_Wa-29]
	_ = x[arg_Wd-30]
	_ = x[arg_Wm-31]
	_ = x[arg_Wmn-32]
	_ = x[arg_Wn-33]
	_ = x[arg_Ws-34]
	_ = x[arg_Wt-35]
	_ = x[arg_Xa-36]
	_ = x[arg_Xd-37]
	_ = x[arg_Xm-38]
	_ = x[arg_Xmn-39]
	_ = x[arg_Xn-40]
	_ = x[arg_Xs-41]
	_ = x[arg_Xt-42]
	_ = x[arg_Wds-43]
	_ = x[arg_Wns-44]
	_ = x[arg_Xds-45]
	_ = x[arg_Xns-46]
	_ = x[arg_Wm_shift__LSL_0__LSR_1__ASR_2__0_31-47]
	_ = x[arg_Wm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_31-48]
	_ = x[arg_Xm_shift__LSL_0__LSR_1__ASR_2__0_63-49]
	_ = x[arg_Xm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_63-50]
	_ = x[arg_Rm_extend__UXTB_0__UXTH_1__UXTW_2__LSL_UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4-51]
	_ = x[arg_Wm_extend__UXTB_0__UXTH_1__LSL_UXTW_2__UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4-52]
	_ = x[arg_conditional-53]
	_ = x[arg_cond_AllowALNV_Normal-54]
	_ = x[arg_cond_NotAllowALNV_Invert-55]
	_ = x[arg_slabel_imm14_2-56]
	_ = x[arg_slabel_imm19_2-57]
	_ = x[arg_slabel_imm26_2-58]
	_ = x[arg_slabel_immhi_immlo_0-59]
	_ = x[arg_slabel_immhi_immlo_12-60]
	_ = x[arg_Vd_16_5__B_1__H_2__S_4__D_8-61]
	_ = x[arg_Vd_19_4__B_1__H_2__S_4-62]
	_ = x[arg_Vd_19_4__B_1__H_2__S_4__D_8-63]
	_ = x[arg_Vd_19_4__D_8-64]
	_ = x[arg_Vd_19_4__S_4__D_8-65]
	_ = x[arg_Vd_22_1__S_0-66]
	_ = x[arg_Vd_22_1__S_0__D_1-67]
	_ = x[arg_Vd_22_1__S_1-68]
	_ = x[arg_Vd_22_2__B_0__H_1__S_2-69]
	_ = x[arg_Vd_22_2__B_0__H_1__S_2__D_3-70]
	_ = x[arg_Vd_22_2__D_3-71]
	_ = x[arg_Vd_22_2__H_0__S_1__D_2-72]
	_ = x[arg_Vd_22_2__H_1__S_2-73]
	_ = x[arg_Vd_22_2__S_1__D_2-74]
	_ = x[arg_Vm_22_1__S_0__D_1-75]
	_ = x[arg_Vm_22_2__B_0__H_1__S_2__D_3-76]
	_ = x[arg_Vm_22_2__D_3-77]
	_ = x[arg_Vm_22_2__H_1__S_2-78]
	_ = x[arg_Vn_19_4__B_1__H_2__S_4__D_8-79]
	_ = x[arg_Vn_19_4__D_8-80]
	_ = x[arg_Vn_19_4__H_1__S_2__D_4-81]
	_ = x[arg_Vn_19_4__S_4__D_8-82]
	_ = x[arg_Vn_22_1__D_1-83]
	_ = x[arg_Vn_22_1__S_0__D_1-84]
	_ = x[arg_Vn_22_2__B_0__H_1__S_2__D_3-85]
	_ = x[arg_Vn_22_2__D_3-86]
	_ = x[arg_Vn_22_2__H_0__S_1__D_2-87]
	_ = x[arg_Vn_22_2__H_1__S_2-88]
	_ = x[arg_Cm-89]
	_ = x[arg_Cn-90]
	_ = x[arg_option_DMB_BO_system_CRm-91]
	_ = x[arg_option_DSB_BO_system_CRm-92]
	_ = x[arg_option_ISB_BI_system_CRm-93]
	_ = x[arg_prfop_Rt-94]
	_ = x[arg_pstatefield_op1_op2__SPSel_05__DAIFSet_36__DAIFClr_37-95]
	_ = x[arg_sysop_AT_SYS_CR_system-96]
	_ = x[arg_sysop_DC_SYS_CR_system-97]
	_ = x[arg_sysop_IC_SYS_CR_system-98]
	_ = x[arg_sysop_SYS_CR_system-99]
	_ = x[arg_sysop_TLBI_SYS_CR_system-100]
	_ = x[arg_sysreg_o0_op1_CRn_CRm_op2-101]
	_ = x[arg_IAddSub-102]
	_ = x[arg_immediate_0_127_CRm_op2-103]
	_ = x[arg_immediate_0_15_CRm-104]
	_ = x[arg_immediate_0_15_nzcv-105]
	_ = x[arg_immediate_0_31_imm5-106]
	_ = x[arg_immediate_0_31_immr-107]
	_ = x[arg_immediate_0_31_imms-108]
	_ = x[arg_immediate_0_63_b5_b40-109]
	_ = x[arg_immediate_0_63_imm6-110]
	_ = x[arg_immediate_0_63_immh_immb__UIntimmhimmb64_8-111]
	_ = x[arg_immediate_0_63_immr-112]
	_ = x[arg_immediate_0_63_imms-113]
	_ = x[arg_immediate_0_65535_imm16-114]
	_ = x[arg_immediate_0_7_op1-115]
	_ = x[arg_immediate_0_7_op2-116]
	_ = x[arg_immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4-117]
	_ = x[arg_immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8-118]
	_ = x[arg_immediate_0_width_m1_immh_immb__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8-119]
	_ = x[arg_immediate_0_width_size__8_0__16_1__32_2-120]
	_ = x[arg_immediate_1_64_immh_immb__128UIntimmhimmb_8-121]
	_ = x[arg_immediate_1_width_immh_immb__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4-122]
	_ = x[arg_immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4-123]
	_ = x[arg_immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4__128UIntimmhimmb_8-124]
	_ = x[arg_immediate_8x8_a_b_c_d_e_f_g_h-125]
	_ = x[arg_immediate_ASR_SBFM_32M_bitfield_0_31_immr-126]
	_ = x[arg_immediate_ASR_SBFM_64M_bitfield_0_63_immr-127]
	_ = x[arg_immediate_BFI_BFM_32M_bitfield_lsb_32_immr-128]
	_ = x[arg_immediate_BFI_BFM_32M_bitfield_width_32_imms-129]
	_ = x[arg_immediate_BFI_BFM_64M_bitfield_lsb_64_immr-130]
	_ = x[arg_immediate_BFI_BFM_64M_bitfield_width_64_imms-131]
	_ = x[arg_immediate_BFXIL_BFM_32M_bitfield_lsb_32_immr-132]
	_ = x[arg_immediate_BFXIL_BFM_32M_bitfield_width_32_imms-133]
	_ = x[arg_immediate_BFXIL_BFM_64M_bitfield_lsb_64_immr-134]
	_ = x[arg_immediate_BFXIL_BFM_64M_bitfield_width_64_imms-135]
	_ = x[arg_immediate_LSL_UBFM_32M_bitfield_0_31_immr-136]
	_ = x[arg_immediate_LSL_UBFM_64M_bitfield_0_63_immr-137]
	_ = x[arg_immediate_LSR_UBFM_32M_bitfield_0_31_immr-138]
	_ = x[arg_immediate_LSR_UBFM_64M_bitfield_0_63_immr-139]
	_ = x[arg_immediate_MSL__a_b_c_d_e_f_g_h-140]
	_ = x[arg_immediate_OptLSLZero__a_b_c_d_e_f_g_h-141]
	_ = x[arg_immediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1-142]
	_ = x[arg_immediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1__16_2__24_3-143]
	_ = x[arg_immediate_OptLSL_amount_16_0_16-144]
	_ = x[arg_immediate_OptLSL_amount_16_0_48-145]
	_ = x[arg_immediate_SBFIZ_SBFM_32M_bitfield_lsb_32_immr-146]
	_ = x[arg_immediate_SBFIZ_SBFM_32M_bitfield_width_32_imms-147]
	_ = x[arg_immediate_SBFIZ_SBFM_64M_bitfield_lsb_64_immr-148]
	_ = x[arg_immediate_SBFIZ_SBFM_64M_bitfield_width_64_imms-149]
	_ = x[arg_immediate_SBFX_SBFM_32M_bitfield_lsb_32_immr-150]
	_ = x[arg_immediate_SBFX_SBFM_32M_bitfield_width_32_imms-151]
	_ = x[arg_immediate_SBFX_SBFM_64M_bitfield_lsb_64_immr-152]
	_ = x[arg_immediate_SBFX_SBFM_64M_bitfield_width_64_imms-153]
	_ = x[arg_immediate_UBFIZ_UBFM_32M_bitfield_lsb_32_immr-154]
	_ = x[arg_immediate_UBFIZ_UBFM_32M_bitfield_width_32_imms-155]
	_ = x[arg_immediate_UBFIZ_UBFM_64M_bitfield_lsb_64_immr-156]
	_ = x[arg_immediate_UBFIZ_UBFM_64M_bitfield_width_64_imms-157]
	_ = x[arg_immediate_UBFX_UBFM_32M_bitfield_lsb_32_immr-158]
	_ = x[arg_immediate_UBFX_UBFM_32M_bitfield_width_32_imms-159]
	_ = x[arg_immediate_UBFX_UBFM_64M_bitfield_lsb_64_immr-160]
	_ = x[arg_immediate_UBFX_UBFM_64M_bitfield_width_64_imms-161]
	_ = x[arg_immediate_bitmask_32_imms_immr-162]
	_ = x[arg_immediate_bitmask_64_N_imms_immr-163]
	_ = x[arg_immediate_cmode__8_0__16_1-164]
	_ = x[arg_immediate_exp_3_pre_4_a_b_c_d_e_f_g_h-165]
	_ = x[arg_immediate_exp_3_pre_4_imm8-166]
	_ = x[arg_immediate_fbits_min_1_max_0_sub_0_immh_immb__64UIntimmhimmb_4__128UIntimmhimmb_8-167]
	_ = x[arg_immediate_fbits_min_1_max_0_sub_0_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__64UIntimmhimmb_4__128UIntimmhimmb_8-168]
	_ = x[arg_immediate_fbits_min_1_max_32_sub_64_scale-169]
	_ = x[arg_immediate_fbits_min_1_max_64_sub_64_scale-170]
	_ = x[arg_immediate_floatzero-171]
	_ = x[arg_immediate_index_Q_imm4__imm4lt20gt_00__imm4_10-172]
	_ = x[arg_immediate_optional_0_15_CRm-173]
	_ = x[arg_immediate_optional_0_65535_imm16-174]
	_ = x[arg_immediate_shift_32_implicit_imm16_hw-175]
	_ = x[arg_immediate_shift_32_implicit_inverse_imm16_hw-176]
	_ = x[arg_immediate_shift_64_implicit_imm16_hw-177]
	_ = x[arg_immediate_shift_64_implicit_inverse_imm16_hw-178]
	_ = x[arg_immediate_zero-179]
	_ = x[arg_Va_arrangement_16B-180]
	_ = x[arg_Vd_arrangement_16B-181]
	_ = x[arg_Vd_arrangement_2D-182]
	_ = x[arg_Vd_arrangement_4S-183]
	_ = x[arg_Vd_arrangement_Q___2S_0__4S_1-184]
	_ = x[arg_Vd_arrangement_Q___4H_0__8H_1-185]
	_ = x[arg_Vd_arrangement_Q___8B_0__16B_1-186]
	_ = x[arg_Vd_arrangement_Q_sz___2S_00__4S_10__2D_11-187]
	_ = x[arg_Vd_arrangement_imm5_Q___8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81-188]
	_ = x[arg_Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81-189]
	_ = x[arg_Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41-190]
	_ = x[arg_Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81-191]
	_ = x[arg_Vd_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4-192]
	_ = x[arg_Vd_arrangement_size_Q___4H_00__8H_01__2S_10__4S_11__1D_20__2D_21-193]
	_ = x[arg_Vd_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21-194]
	_ = x[arg_Vd_arrangement_size_Q___8B_00__16B_01-195]
	_ = x[arg_Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11-196]
	_ = x[arg_Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21-197]
	_ = x[arg_Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-198]
	_ = x[arg_Vd_arrangement_size___4S_1__2D_2-199]
	_ = x[arg_Vd_arrangement_size___8H_0__1Q_3-200]
	_ = x[arg_Vd_arrangement_size___8H_0__4S_1__2D_2-201]
	_ = x[arg_Vd_arrangement_sz_Q___2S_00__4S_01-202]
	_ = x[arg_Vd_arrangement_sz_Q___2S_00__4S_01__2D_11-203]
	_ = x[arg_Vd_arrangement_sz_Q___2S_10__4S_11-204]
	_ = x[arg_Vd_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11-205]
	_ = x[arg_Vd_arrangement_sz___4S_0__2D_1-206]
	_ = x[arg_Vm_arrangement_16B-207]
	_ = x[arg_Vm_arrangement_2D-208]
	_ = x[arg_Vm_arrangement_4S-209]
	_ = x[arg_Vm_arrangement_Q___8B_0__16B_1-210]
	_ = x[arg_Vm_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21-211]
	_ = x[arg_Vm_arrangement_size_Q___8B_00__16B_01-212]
	_ = x[arg_Vm_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31-213]
	_ = x[arg_Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21-214]
	_ = x[arg_Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-215]
	_ = x[arg_Vm_arrangement_size___8H_0__4S_1__2D_2-216]
	_ = x[arg_Vm_arrangement_sz_Q___2S_00__4S_01__2D_11-217]
	_ = x[arg_Vn_1_arrangement_16B-218]
	_ = x[arg_Vn_2_arrangement_16B-219]
	_ = x[arg_Vn_3_arrangement_16B-220]
	_ = x[arg_Vn_4_arrangement_16B-221]
	_ = x[arg_Vn_arrangement_16B-222]
	_ = x[arg_Vn_arrangement_2D-223]
	_ = x[arg_Vn_arrangement_4S-224]
	_ = x[arg_Vn_arrangement_Q___8B_0__16B_1-225]
	_ = x[arg_Vn_arrangement_Q_sz___2S_00__4S_10__2D_11-226]
	_ = x[arg_Vn_arrangement_Q_sz___4S_10-227]
	_ = x[arg_Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81-228]
	_ = x[arg_Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41-229]
	_ = x[arg_Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81-230]
	_ = x[arg_Vn_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4-231]
	_ = x[arg_Vn_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21-232]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01-233]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31-234]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11-235]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21-236]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-237]
	_ = x[arg_Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__4S_21-238]
	_ = x[arg_Vn_arrangement_size___2D_3-239]
	_ = x[arg_Vn_arrangement_size___8H_0__4S_1__2D_2-240]
	_ = x[arg_Vn_arrangement_sz_Q___2S_00__4S_01-241]
	_ = x[arg_Vn_arrangement_sz_Q___2S_00__4S_01__2D_11-242]
	_ = x[arg_Vn_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11-243]
	_ = x[arg_Vn_arrangement_sz___2D_1-244]
	_ = x[arg_Vn_arrangement_sz___2S_0__2D_1-245]
	_ = x[arg_Vn_arrangement_sz___4S_0__2D_1-246]
	_ = x[arg_Vt_1_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31-247]
	_ = x[arg_Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31-248]
	_ = x[arg_Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-249]
	_ = x[arg_Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31-250]
	_ = x[arg_Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-251]
	_ = x[arg_Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31-252]
	_ = x[arg_Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31-253]
	_ = x[arg_Vd_arrangement_D_index__1-254]
	_ = x[arg_Vd_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1-255]
	_ = x[arg_Vm_arrangement_size___H_1__S_2_index__size_L_H_M__HLM_1__HL_2_1-256]
	_ = x[arg_Vm_arrangement_sz___S_0__D_1_index__sz_L_H__HL_00__H_10_1-257]
	_ = x[arg_Vn_arrangement_D_index__1-258]
	_ = x[arg_Vn_arrangement_D_index__imm5_1-259]
	_ = x[arg_Vn_arrangement_S_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1-260]
	_ = x[arg_Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1-261]
	_ = x[arg_Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5_imm4__imm4lt30gt_1__imm4lt31gt_2__imm4lt32gt_4__imm4lt3gt_8_1-262]
	_ = x[arg_Vn_arrangement_imm5___B_1__H_2__S_4_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1-263]
	_ = x[arg_Vn_arrangement_imm5___B_1__H_2_index__imm5__imm5lt41gt_1__imm5lt42gt_2_1-264]
	_ = x[arg_Vn_arrangement_imm5___D_8_index__imm5_1-265]
	_ = x[arg_Vt_1_arrangement_B_index__Q_S_size_1-266]
	_ = x[arg_Vt_1_arrangement_D_index__Q_1-267]
	_ = x[arg_Vt_1_arrangement_H_index__Q_S_size_1-268]
	_ = x[arg_Vt_1_arrangement_S_index__Q_S_1-269]
	_ = x[arg_Vt_2_arrangement_B_index__Q_S_size_1-270]
	_ = x[arg_Vt_2_arrangement_D_index__Q_1-271]
	_ = x[arg_Vt_2_arrangement_H_index__Q_S_size_1-272]
	_ = x[arg_Vt_2_arrangement_S_index__Q_S_1-273]
	_ = x[arg_Vt_3_arrangement_B_index__Q_S_size_1-274]
	_ = x[arg_Vt_3_arrangement_D_index__Q_1-275]
	_ = x[arg_Vt_3_arrangement_H_index__Q_S_size_1-276]
	_ = x[arg_Vt_3_arrangement_S_index__Q_S_1-277]
	_ = x[arg_Vt_4_arrangement_B_index__Q_S_size_1-278]
	_ = x[arg_Vt_4_arrangement_D_index__Q_1-279]
	_ = x[arg_Vt_4_arrangement_H_index__Q_S_size_1-280]
	_ = x[arg_Vt_4_arrangement_S_index__Q_S_1-281]
	_ = x[arg_Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__1_1-282]
	_ = x[arg_Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__2_1-283]
	_ = x[arg_Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__3_1-284]
	_ = x[arg_Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__4_1-285]
	_ = x[arg_Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__absent_0__0_1-286]
	_ = x[arg_Xns_mem-287]
	_ = x[arg_Xns_mem_offset-288]
	_ = x[arg_Xns_mem_optional_imm12_16_unsigned-289]
	_ = x[arg_Xns_mem_optional_imm12_1_unsigned-290]
	_ = x[arg_Xns_mem_optional_imm12_2_unsigned-291]
	_ = x[arg_Xns_mem_optional_imm12_4_unsigned-292]
	_ = x[arg_Xns_mem_optional_imm12_8_unsigned-293]
	_ = x[arg_Xns_mem_optional_imm7_16_signed-294]
	_ = x[arg_Xns_mem_optional_imm7_4_signed-295]
	_ = x[arg_Xns_mem_optional_imm7_8_signed-296]
	_ = x[arg_Xns_mem_optional_imm9_1_signed-297]
	_ = x[arg_Xns_mem_post_Q__16_0__32_1-298]
	_ = x[arg_Xns_mem_post_Q__24_0__48_1-299]
	_ = x[arg_Xns_mem_post_Q__32_0__64_1-300]
	_ = x[arg_Xns_mem_post_Q__8_0__16_1-301]
	_ = x[arg_Xns_mem_post_fixedimm_1-302]
	_ = x[arg_Xns_mem_post_fixedimm_12-303]
	_ = x[arg_Xns_mem_post_fixedimm_16-304]
	_ = x[arg_Xns_mem_post_fixedimm_2-305]
	_ = x[arg_Xns_mem_post_fixedimm_24-306]
	_ = x[arg_Xns_mem_post_fixedimm_3-307]
	_ = x[arg_Xns_mem_post_fixedimm_32-308]
	_ = x[arg_Xns_mem_post_fixedimm_4-309]
	_ = x[arg_Xns_mem_post_fixedimm_6-310]
	_ = x[arg_Xns_mem_post_fixedimm_8-311]
	_ = x[arg_Xns_mem_post_imm7_16_signed-312]
	_ = x[arg_Xns_mem_post_imm7_4_signed-313]
	_ = x[arg_Xns_mem_post_imm7_8_signed-314]
	_ = x[arg_Xns_mem_post_imm9_1_signed-315]
	_ = x[arg_Xns_mem_post_size__1_0__2_1__4_2__8_3-316]
	_ = x[arg_Xns_mem_post_size__2_0__4_1__8_2__16_3-317]
	_ = x[arg_Xns_mem_post_size__3_0__6_1__12_2__24_3-318]
	_ = x[arg_Xns_mem_post_size__4_0__8_1__16_2__32_3-319]
	_ = x[arg_Xns_mem_post_Xm-320]
	_ = x[arg_Xns_mem_wb_imm7_16_signed-321]
	_ = x[arg_Xns_mem_wb_imm7_4_signed-322]
	_ = x[arg_Xns_mem_wb_imm7_8_signed-323]
	_ = x[arg_Xns_mem_wb_imm9_1_signed-324]
}

const _argtype_name = "NoneBtDaDdDmDnDtHdHnHtQdQnQtSaSdSmSnStDt_pairQt_pairSt_pairWs_2_pair_evenWt_2_pair_evenWt_pairXs_2_pair_evenXt_2_pair_evenXt_pairRn_16_5__W_1__W_2__W_4__X_8Rt_31_1__W_0__X_1WaWdWmWmnWnWsWtXaXdXmXmnXnXsXtWdsWnsXdsXnsWm_shift__LSL_0__LSR_1__ASR_2__0_31Wm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_31Xm_shift__LSL_0__LSR_1__ASR_2__0_63Xm_shift__LSL_0__LSR_1__ASR_2__ROR_3__0_63Rm_extend__UXTB_0__UXTH_1__UXTW_2__LSL_UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4Wm_extend__UXTB_0__UXTH_1__LSL_UXTW_2__UXTX_3__SXTB_4__SXTH_5__SXTW_6__SXTX_7__0_4conditionalcond_AllowALNV_Normalcond_NotAllowALNV_Invertslabel_imm14_2slabel_imm19_2slabel_imm26_2slabel_immhi_immlo_0slabel_immhi_immlo_12Vd_16_5__B_1__H_2__S_4__D_8Vd_19_4__B_1__H_2__S_4Vd_19_4__B_1__H_2__S_4__D_8Vd_19_4__D_8Vd_19_4__S_4__D_8Vd_22_1__S_0Vd_22_1__S_0__D_1Vd_22_1__S_1Vd_22_2__B_0__H_1__S_2Vd_22_2__B_0__H_1__S_2__D_3Vd_22_2__D_3Vd_22_2__H_0__S_1__D_2Vd_22_2__H_1__S_2Vd_22_2__S_1__D_2Vm_22_1__S_0__D_1Vm_22_2__B_0__H_1__S_2__D_3Vm_22_2__D_3Vm_22_2__H_1__S_2Vn_19_4__B_1__H_2__S_4__D_8Vn_19_4__D_8Vn_19_4__H_1__S_2__D_4Vn_19_4__S_4__D_8Vn_22_1__D_1Vn_22_1__S_0__D_1Vn_22_2__B_0__H_1__S_2__D_3Vn_22_2__D_3Vn_22_2__H_0__S_1__D_2Vn_22_2__H_1__S_2CmCnoption_DMB_BO_system_CRmoption_DSB_BO_system_CRmoption_ISB_BI_system_CRmprfop_Rtpstatefield_op1_op2__SPSel_05__DAIFSet_36__DAIFClr_37sysop_AT_SYS_CR_systemsysop_DC_SYS_CR_systemsysop_IC_SYS_CR_systemsysop_SYS_CR_systemsysop_TLBI_SYS_CR_systemsysreg_o0_op1_CRn_CRm_op2IAddSubimmediate_0_127_CRm_op2immediate_0_15_CRmimmediate_0_15_nzcvimmediate_0_31_imm5immediate_0_31_immrimmediate_0_31_immsimmediate_0_63_b5_b40immediate_0_63_imm6immediate_0_63_immh_immb__UIntimmhimmb64_8immediate_0_63_immrimmediate_0_63_immsimmediate_0_65535_imm16immediate_0_7_op1immediate_0_7_op2immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4immediate_0_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8immediate_0_width_m1_immh_immb__UIntimmhimmb8_1__UIntimmhimmb16_2__UIntimmhimmb32_4__UIntimmhimmb64_8immediate_0_width_size__8_0__16_1__32_2immediate_1_64_immh_immb__128UIntimmhimmb_8immediate_1_width_immh_immb__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4immediate_1_width_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__16UIntimmhimmb_1__32UIntimmhimmb_2__64UIntimmhimmb_4__128UIntimmhimmb_8immediate_8x8_a_b_c_d_e_f_g_himmediate_ASR_SBFM_32M_bitfield_0_31_immrimmediate_ASR_SBFM_64M_bitfield_0_63_immrimmediate_BFI_BFM_32M_bitfield_lsb_32_immrimmediate_BFI_BFM_32M_bitfield_width_32_immsimmediate_BFI_BFM_64M_bitfield_lsb_64_immrimmediate_BFI_BFM_64M_bitfield_width_64_immsimmediate_BFXIL_BFM_32M_bitfield_lsb_32_immrimmediate_BFXIL_BFM_32M_bitfield_width_32_immsimmediate_BFXIL_BFM_64M_bitfield_lsb_64_immrimmediate_BFXIL_BFM_64M_bitfield_width_64_immsimmediate_LSL_UBFM_32M_bitfield_0_31_immrimmediate_LSL_UBFM_64M_bitfield_0_63_immrimmediate_LSR_UBFM_32M_bitfield_0_31_immrimmediate_LSR_UBFM_64M_bitfield_0_63_immrimmediate_MSL__a_b_c_d_e_f_g_himmediate_OptLSLZero__a_b_c_d_e_f_g_himmediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1immediate_OptLSL__a_b_c_d_e_f_g_h_cmode__0_0__8_1__16_2__24_3immediate_OptLSL_amount_16_0_16immediate_OptLSL_amount_16_0_48immediate_SBFIZ_SBFM_32M_bitfield_lsb_32_immrimmediate_SBFIZ_SBFM_32M_bitfield_width_32_immsimmediate_SBFIZ_SBFM_64M_bitfield_lsb_64_immrimmediate_SBFIZ_SBFM_64M_bitfield_width_64_immsimmediate_SBFX_SBFM_32M_bitfield_lsb_32_immrimmediate_SBFX_SBFM_32M_bitfield_width_32_immsimmediate_SBFX_SBFM_64M_bitfield_lsb_64_immrimmediate_SBFX_SBFM_64M_bitfield_width_64_immsimmediate_UBFIZ_UBFM_32M_bitfield_lsb_32_immrimmediate_UBFIZ_UBFM_32M_bitfield_width_32_immsimmediate_UBFIZ_UBFM_64M_bitfield_lsb_64_immrimmediate_UBFIZ_UBFM_64M_bitfield_width_64_immsimmediate_UBFX_UBFM_32M_bitfield_lsb_32_immrimmediate_UBFX_UBFM_32M_bitfield_width_32_immsimmediate_UBFX_UBFM_64M_bitfield_lsb_64_immrimmediate_UBFX_UBFM_64M_bitfield_width_64_immsimmediate_bitmask_32_imms_immrimmediate_bitmask_64_N_imms_immrimmediate_cmode__8_0__16_1immediate_exp_3_pre_4_a_b_c_d_e_f_g_himmediate_exp_3_pre_4_imm8immediate_fbits_min_1_max_0_sub_0_immh_immb__64UIntimmhimmb_4__128UIntimmhimmb_8immediate_fbits_min_1_max_0_sub_0_immh_immb__SEEAdvancedSIMDmodifiedimmediate_0__64UIntimmhimmb_4__128UIntimmhimmb_8immediate_fbits_min_1_max_32_sub_64_scaleimmediate_fbits_min_1_max_64_sub_64_scaleimmediate_floatzeroimmediate_index_Q_imm4__imm4lt20gt_00__imm4_10immediate_optional_0_15_CRmimmediate_optional_0_65535_imm16immediate_shift_32_implicit_imm16_hwimmediate_shift_32_implicit_inverse_imm16_hwimmediate_shift_64_implicit_imm16_hwimmediate_shift_64_implicit_inverse_imm16_hwimmediate_zeroVa_arrangement_16BVd_arrangement_16BVd_arrangement_2DVd_arrangement_4SVd_arrangement_Q___2S_0__4S_1Vd_arrangement_Q___4H_0__8H_1Vd_arrangement_Q___8B_0__16B_1Vd_arrangement_Q_sz___2S_00__4S_10__2D_11Vd_arrangement_imm5_Q___8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41Vd_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81Vd_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4Vd_arrangement_size_Q___4H_00__8H_01__2S_10__4S_11__1D_20__2D_21Vd_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21Vd_arrangement_size_Q___8B_00__16B_01Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21Vd_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vd_arrangement_size___4S_1__2D_2Vd_arrangement_size___8H_0__1Q_3Vd_arrangement_size___8H_0__4S_1__2D_2Vd_arrangement_sz_Q___2S_00__4S_01Vd_arrangement_sz_Q___2S_00__4S_01__2D_11Vd_arrangement_sz_Q___2S_10__4S_11Vd_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11Vd_arrangement_sz___4S_0__2D_1Vm_arrangement_16BVm_arrangement_2DVm_arrangement_4SVm_arrangement_Q___8B_0__16B_1Vm_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21Vm_arrangement_size_Q___8B_00__16B_01Vm_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21Vm_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vm_arrangement_size___8H_0__4S_1__2D_2Vm_arrangement_sz_Q___2S_00__4S_01__2D_11Vn_1_arrangement_16BVn_2_arrangement_16BVn_3_arrangement_16BVn_4_arrangement_16BVn_arrangement_16BVn_arrangement_2DVn_arrangement_4SVn_arrangement_Q___8B_0__16B_1Vn_arrangement_Q_sz___2S_00__4S_10__2D_11Vn_arrangement_Q_sz___4S_10Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__2S_40__4S_41__2D_81Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41Vn_arrangement_immh_Q___SEEAdvancedSIMDmodifiedimmediate_00__8B_10__16B_11__4H_20__8H_21__2S_40__4S_41__2D_81Vn_arrangement_immh___SEEAdvancedSIMDmodifiedimmediate_0__8H_1__4S_2__2D_4Vn_arrangement_size_Q___4H_10__8H_11__2S_20__4S_21Vn_arrangement_size_Q___8B_00__16B_01Vn_arrangement_size_Q___8B_00__16B_01__1D_30__2D_31Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vn_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__4S_21Vn_arrangement_size___2D_3Vn_arrangement_size___8H_0__4S_1__2D_2Vn_arrangement_sz_Q___2S_00__4S_01Vn_arrangement_sz_Q___2S_00__4S_01__2D_11Vn_arrangement_sz_Q___4H_00__8H_01__2S_10__4S_11Vn_arrangement_sz___2D_1Vn_arrangement_sz___2S_0__2D_1Vn_arrangement_sz___4S_0__2D_1Vt_1_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31Vt_2_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31Vt_3_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__1D_30__2D_31Vt_4_arrangement_size_Q___8B_00__16B_01__4H_10__8H_11__2S_20__4S_21__2D_31Vd_arrangement_D_index__1Vd_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1Vm_arrangement_size___H_1__S_2_index__size_L_H_M__HLM_1__HL_2_1Vm_arrangement_sz___S_0__D_1_index__sz_L_H__HL_00__H_10_1Vn_arrangement_D_index__1Vn_arrangement_D_index__imm5_1Vn_arrangement_S_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4__imm5lt4gt_8_1Vn_arrangement_imm5___B_1__H_2__S_4__D_8_index__imm5_imm4__imm4lt30gt_1__imm4lt31gt_2__imm4lt32gt_4__imm4lt3gt_8_1Vn_arrangement_imm5___B_1__H_2__S_4_index__imm5__imm5lt41gt_1__imm5lt42gt_2__imm5lt43gt_4_1Vn_arrangement_imm5___B_1__H_2_index__imm5__imm5lt41gt_1__imm5lt42gt_2_1Vn_arrangement_imm5___D_8_index__imm5_1Vt_1_arrangement_B_index__Q_S_size_1Vt_1_arrangement_D_index__Q_1Vt_1_arrangement_H_index__Q_S_size_1Vt_1_arrangement_S_index__Q_S_1Vt_2_arrangement_B_index__Q_S_size_1Vt_2_arrangement_D_index__Q_1Vt_2_arrangement_H_index__Q_S_size_1Vt_2_arrangement_S_index__Q_S_1Vt_3_arrangement_B_index__Q_S_size_1Vt_3_arrangement_D_index__Q_1Vt_3_arrangement_H_index__Q_S_size_1Vt_3_arrangement_S_index__Q_S_1Vt_4_arrangement_B_index__Q_S_size_1Vt_4_arrangement_D_index__Q_1Vt_4_arrangement_H_index__Q_S_size_1Vt_4_arrangement_S_index__Q_S_1Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__1_1Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__2_1Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__3_1Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__0_0__4_1Xns_mem_extend_m__UXTW_2__LSL_3__SXTW_6__SXTX_7__absent_0__0_1Xns_memXns_mem_offsetXns_mem_optional_imm12_16_unsignedXns_mem_optional_imm12_1_unsignedXns_mem_optional_imm12_2_unsignedXns_mem_optional_imm12_4_unsignedXns_mem_optional_imm12_8_unsignedXns_mem_optional_imm7_16_signedXns_mem_optional_imm7_4_signedXns_mem_optional_imm7_8_signedXns_mem_optional_imm9_1_signedXns_mem_post_Q__16_0__32_1Xns_mem_post_Q__24_0__48_1Xns_mem_post_Q__32_0__64_1Xns_mem_post_Q__8_0__16_1Xns_mem_post_fixedimm_1Xns_mem_post_fixedimm_12Xns_mem_post_fixedimm_16Xns_mem_post_fixedimm_2Xns_mem_post_fixedimm_24Xns_mem_post_fixedimm_3Xns_mem_post_fixedimm_32Xns_mem_post_fixedimm_4Xns_mem_post_fixedimm_6Xns_mem_post_fixedimm_8Xns_mem_post_imm7_16_signedXns_mem_post_imm7_4_signedXns_mem_post_imm7_8_signedXns_mem_post_imm9_1_signedXns_mem_post_size__1_0__2_1__4_2__8_3Xns_mem_post_size__2_0__4_1__8_2__16_3Xns_mem_post_size__3_0__6_1__12_2__24_3Xns_mem_post_size__4_0__8_1__16_2__32_3Xns_mem_post_XmXns_mem_wb_imm7_16_signedXns_mem_wb_imm7_4_signedXns_mem_wb_imm7_8_signedXns_mem_wb_imm9_1_signed"

var _argtype_index = [...]uint16{0, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 45, 52, 59, 73, 87, 94, 108, 122, 129, 156, 173, 175, 177, 179, 182, 184, 186, 188, 190, 192, 194, 197, 199, 201, 203, 206, 209, 212, 215, 250, 292, 327, 369, 451, 533, 544, 565, 589, 603, 617, 631, 651, 672, 699, 721, 748, 760, 777, 789, 806, 818, 840, 867, 879, 901, 918, 935, 952, 979, 991, 1008, 1035, 1047, 1069, 1086, 1098, 1115, 1142, 1154, 1176, 1193, 1195, 1197, 1221, 1245, 1269, 1277, 1330, 1352, 1374, 1396, 1415, 1439, 1464, 1471, 1494, 1512, 1531, 1550, 1569, 1588, 1609, 1628, 1670, 1689, 1708, 1731, 1748, 1765, 1881, 2015, 2116, 2155, 2198, 2279, 2396, 2532, 2561, 2602, 2643, 2685, 2729, 2771, 2815, 2859, 2905, 2949, 2995, 3036, 3077, 3118, 3159, 3189, 3226, 3275, 3336, 3367, 3398, 3443, 3490, 3535, 3582, 3626, 3672, 3716, 3762, 3807, 3854, 3899, 3946, 3990, 4036, 4080, 4126, 4156, 4188, 4214, 4251, 4277, 4357, 4473, 4514, 4555, 4574, 4620, 4647, 4679, 4715, 4759, 4795, 4839, 4853, 4871, 4889, 4906, 4923, 4952, 4981, 5011, 5052, 5124, 5204, 5306, 5415, 5489, 5553, 5603, 5640, 5691, 5756, 5828, 5860, 5892, 5930, 5964, 6005, 6039, 6087, 6117, 6135, 6152, 6169, 6199, 6249, 6286, 6337, 6402, 6474, 6512, 6553, 6573, 6593, 6613, 6633, 6651, 6668, 6685, 6715, 6756, 6783, 6863, 6965, 7074, 7148, 7198, 7235, 7286, 7337, 7402, 7474, 7532, 7558, 7596, 7630, 7671, 7719, 7743, 7773, 7803, 7884, 7965, 8039, 8120, 8194, 8275, 8349, 8374, 8483, 8546, 8603, 8628, 8658, 8730, 8839, 8953, 9044, 9116, 9155, 9191, 9220, 9256, 9287, 9323, 9352, 9388, 9419, 9455, 9484, 9520, 9551, 9587, 9616, 9652, 9683, 9740, 9797, 9854, 9911, 9973, 9980, 9994, 10028, 10061, 10094, 10127, 10160, 10191, 10221, 10251, 10281, 10307, 10333, 10359, 10384, 10407, 10431, 10455, 10478, 10502, 10525, 10549, 10572, 10595, 10618, 10645, 10671, 10697, 10723, 10760, 10798, 10837, 10876, 10891, 10916, 10940, 10964, 10988}

func (i argtype) String() string {
	if i >= argtype(len(_argtype_index)-1) {
		return "argtype(" + strconv.FormatInt(int64(i), 10) + ")"
	}
	return _argtype_name[_argtype_index[i]:_argtype_index[i+1]]
}
