#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 14:29:06 2024
# Process ID: 43272
# Current directory: D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50992 D:\three_verilog\fpga_IP_define\HDMI\prj\hdmi_test\hdmi_test.xpr
# Log file: D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/vivado.log
# Journal file: D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2230.820 ; gain = 304.648
update_compile_order -fileset sources_1
update_module_reference design_1_HDMI_TX_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Pixl_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:HDMI_TX:1.0 - HDMI_TX_0
Successfully read diagram <design_1> from block design file <D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_HDMI_TX_0_1 to use current project options
Wrote  : <D:\three_verilog\fpga_IP_define\HDMI\prj\hdmi_test\hdmi_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/three_verilog/fpga_IP_define/HDMI/IP
CRITICAL WARNING: [Ipptcl 7-1483] No files matching .vh .v .vhd .vhdl .vlog .sv .svh .edn .edif .ngc found under "d:/three_verilog/fpga_IP_define/HDMI/IP" directory.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/three_verilog/fpga_IP_define/HDMI/RTL
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Pixl_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3157] Bus Interface 'Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name HDMI_TX -directory D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.tmp d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
update_compile_order -fileset sources_1
close_project
close_project
open_project D:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/three_verilog/fpga_IP_define/HDMI/RTL
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Pixl_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3157] Bus Interface 'Rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'Rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'Pixl_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name HDMI_TX -directory D:/three_verilog/fpga_IP_define/HDMI/IP d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {d:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v d:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v d:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v d:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v}]
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_IP_define/HDMI/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
INFO: [Common 17-14] Message 'IP_Flow 19-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
close_project
ipx::package_project -root_dir d:/three_verilog/fpga_ip_define/hdmi -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HDMI_TX_0/I_Pixel_Data

Wrote  : <D:\three_verilog\fpga_IP_define\HDMI\prj\hdmi_test\hdmi_test.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TX_0 .
Exporting to file d:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/three_verilog/fpga_IP_define/HDMI/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/testbench/uitpg.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'HDMI_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_N' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'HDMI_CLK_P' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'HDMI_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::open_ipxact_file {d:\three_verilog\fpga_ip_define\hdmi\component.xml}
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/testbench/uitpg.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_ip_define/hdmi/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/constrs_1/new/cons.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/synth/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/synth/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/design_1_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/sim/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/sim/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_ip_define\hdmi\component.xml}
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/testbench/uitpg.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_ip_define/hdmi/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/constrs_1/new/cons.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/synth/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/synth/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/design_1_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/sim/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/sim/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::open_ipxact_file {d:\three_verilog\fpga_ip_define\hdmi\component.xml}
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/testbench/uitpg.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Gamma_06.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Curve_Gamma_2P2.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Post_Raw2Rgb.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/three_verilog/fpga_IP_define/HDMI/RTL/image_process/Pre_Bayer2RGB.v'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/three_verilog/fpga_ip_define/hdmi/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/constrs_1/new/cons.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/synth/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/synth/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/design_1_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/image_process/Gamma_06_Period.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/VTC_TIMEING.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/asyn_rst_syn.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/encode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/serializer_10_to_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/RTL/hdmi/HDMI_TX.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_HDMI_TX_0_1/sim/design_1_HDMI_TX_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/sim/design_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'd:/three_verilog/fpga_ip_define/hdmi/prj/hdmi_test/hdmi_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC' to ''
ipx::infer_core -as_library true D:/three_verilog/fpga_IP_define/HDMI/RTL
ipx::edit_ip_in_project -upgrade true -name HDMI_TX_IP -directory D:/three_verilog/fpga_IP_define/HDMI/IP d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core d:/three_verilog/fpga_IP_define/HDMI/RTL/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
ipx::open_ipxact_file {d:\three_verilog\fpga_IP_define\HDMI\RTL\component.xml}
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 14:38:50 2024...
