
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-kwlaial-kellylaijetnet' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Thu Jul 03 03:08:30 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/Desktop/s2n2/finn-hlslib-lif/tb'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'test_dwc.tcl'
INFO: [HLS 200-1510] Running: open_project hls-syn-dwc 
INFO: [HLS 200-10] Creating and opening project '/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-dwc'.
INFO: [HLS 200-1510] Running: add_files dwc_top.cpp -cflags -std=c++0x -I/home/coder/Documents/s2n2/finn-hlslib-lif -I/home/coder/Documents/s2n2/finn-hlslib-lif/tb 
INFO: [HLS 200-10] Adding design file 'dwc_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb dwc_tb.cpp -cflags -std=c++0x -I/home/coder/Documents/s2n2/finn-hlslib-lif -I/home/coder/Documents/s2n2/finn-hlslib-lif/tb 
INFO: [HLS 200-10] Adding test bench file 'dwc_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top Testbench_dwc 
INFO: [HLS 200-1510] Running: open_solution sol1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-dwc/sol1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../dwc_tb.cpp in debug mode
../../../../dwc_tb.cpp:49:10: fatal error: weights.hpp: No such file or directory
 #include "weights.hpp"
          ^~~~~~~~~~~~~
compilation terminated.
make: *** [csim.mk:78: obj/dwc_tb.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.21 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.000 MB.
4
    while executing
"source test_dwc.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2.26 seconds. Total CPU system time: 0.51 seconds. Total elapsed time: 3.52 seconds; peak allocated memory: 279.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jul  3 03:08:33 2025...
