// Seed: 3419950903
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout tri1 id_1;
  wire [1 : 1] id_3[-1 'h0 : 1  <  1 'b0];
  parameter id_4 = -1;
  logic id_5;
  ;
  assign module_1.id_0 = 0;
  wire [1 : 1] id_6;
  wire id_7, id_8;
  assign id_1 = 1'b0;
  assign id_5[1!=1] = "";
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  bit id_3;
  ;
  reg id_4, id_5;
  always begin : LABEL_0
    @(("") or 1'b0, -1'd0 - id_1) @(posedge 1) if (1) id_3 = 1;
    #1 id_5 = id_0;
  end
  for (id_6 = 1; -1 ^ 1; id_4 = -1) integer id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
