design_1_datapath_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_datapath_0_0/sim/design_1_datapath_0_0.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_mux2x1_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2x1_0_0/sim/design_1_mux2x1_0_0.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_registrador_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_registrador_0_0/sim/design_1_registrador_0_0.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_registrador_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_registrador_0_1/sim/design_1_registrador_0_1.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_const_adder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_const_adder_0_0/sim/design_1_const_adder_0_0.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_blk_mem_gen_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1_fsm_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_fsm_1_1/sim/design_1_fsm_1_1.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../../../Xilinx2025/2025.1/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
