<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="regFile16b16.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decode5b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decode5b16.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="decode5b16_drc.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="m16_1e.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="m16_1e.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux16b16.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="regFile16b16.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile16b16_tb_0_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFile16b16_tb_0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regFile16b16_tb_0_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFile16b16_tb_0_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486254517" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486254517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486254518" xil_pn:in_ck="1616225185462669558" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486254517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="regFile16b16_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1486254523" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4793050925905934014" xil_pn:start_ts="1486254523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486254530" xil_pn:in_ck="9015530314347040691" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1336368425118265385" xil_pn:start_ts="1486254523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="decode5b16.vf"/>
      <outfile xil_pn:name="m16_1e.vf"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1486254530" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3314016019991054350" xil_pn:start_ts="1486254530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486254530" xil_pn:in_ck="-1180302702417546207" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486254530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="decode5b16.vf"/>
      <outfile xil_pn:name="m16_1e.vf"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
      <outfile xil_pn:name="regFile16b16_tb_0.v"/>
    </transform>
    <transform xil_pn:end_ts="1486254537" xil_pn:in_ck="-1180302702417546207" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8277280254416228111" xil_pn:start_ts="1486254530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="regFile16b16_tb_0_beh.prj"/>
      <outfile xil_pn:name="regFile16b16_tb_0_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1486254537" xil_pn:in_ck="-8056600567145307295" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1525108194376194706" xil_pn:start_ts="1486254537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="regFile16b16_tb_0_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
