<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v32 › drivers › mach-fs › nandflash.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>nandflash.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/cris/arch-v32/drivers/nandflash.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2004</span>
<span class="cm"> *</span>
<span class="cm"> *  Derived from drivers/mtd/nand/spia.c</span>
<span class="cm"> *	  Copyright (C) 2000 Steven J. Hill (sjhill@realitydiluted.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;arch/memmap.h&gt;</span>
<span class="cp">#include &lt;hwregs/reg_map.h&gt;</span>
<span class="cp">#include &lt;hwregs/reg_rdwr.h&gt;</span>
<span class="cp">#include &lt;hwregs/gio_defs.h&gt;</span>
<span class="cp">#include &lt;hwregs/bif_core_defs.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define CE_BIT 4</span>
<span class="cp">#define CLE_BIT 5</span>
<span class="cp">#define ALE_BIT 6</span>
<span class="cp">#define BY_BIT 7</span>

<span class="k">struct</span> <span class="n">mtd_info_wrapper</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="n">chip</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Bitmask for control pins */</span>
<span class="cp">#define PIN_BITMASK ((1 &lt;&lt; CE_BIT) | (1 &lt;&lt; CLE_BIT) | (1 &lt;&lt; ALE_BIT))</span>

<span class="cm">/* Bitmask for mtd nand control bits */</span>
<span class="cp">#define CTRL_BITMASK (NAND_NCE | NAND_CLE | NAND_ALE)</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">crisv32_mtd</span><span class="p">;</span>
<span class="cm">/*</span>
<span class="cm"> *	hardware specific access to control-lines</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">crisv32_hwcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">reg_gio_rw_pa_dout</span> <span class="n">dout</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">this</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* control bits change */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CTRL_CHANGE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dout</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">gio</span><span class="p">,</span> <span class="n">regi_gio</span><span class="p">,</span> <span class="n">rw_pa_dout</span><span class="p">);</span>
		<span class="n">dout</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PIN_BITMASK</span><span class="p">;</span>

<span class="cp">#if (CE_BIT == 4 &amp;&amp; NAND_NCE == 1 &amp;&amp;  \</span>
<span class="cp">     CLE_BIT == 5 &amp;&amp; NAND_CLE == 2 &amp;&amp; \</span>
<span class="cp">     ALE_BIT == 6 &amp;&amp; NAND_ALE == 4)</span>
		<span class="cm">/* Pins in same order as control bits, but shifted.</span>
<span class="cm">		 * Optimize for this case; works for 2.6.18 */</span>
		<span class="n">dout</span><span class="p">.</span><span class="n">data</span> <span class="o">|=</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">CTRL_BITMASK</span><span class="p">)</span> <span class="o">^</span> <span class="n">NAND_NCE</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">CE_BIT</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="cm">/* the slow way */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_NCE</span><span class="p">))</span>
			<span class="n">dout</span><span class="p">.</span><span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CE_BIT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CLE</span><span class="p">)</span>
			<span class="n">dout</span><span class="p">.</span><span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CLE_BIT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_ALE</span><span class="p">)</span>
			<span class="n">dout</span><span class="p">.</span><span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ALE_BIT</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">REG_WR</span><span class="p">(</span><span class="n">gio</span><span class="p">,</span> <span class="n">regi_gio</span><span class="p">,</span> <span class="n">rw_pa_dout</span><span class="p">,</span> <span class="n">dout</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* command to chip */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">NAND_CMD_NONE</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">*	read device ready pin</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">crisv32_device_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg_gio_r_pa_din</span> <span class="n">din</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">gio</span><span class="p">,</span> <span class="n">regi_gio</span><span class="p">,</span> <span class="n">r_pa_din</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">din</span><span class="p">.</span><span class="n">data</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">BY_BIT</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">BY_BIT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Main initialization routine</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">crisv32_nand_flash_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">read_cs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">write_cs</span><span class="p">;</span>

	<span class="n">reg_bif_core_rw_grp3_cfg</span> <span class="n">bif_cfg</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">bif_core</span><span class="p">,</span> <span class="n">regi_bif_core</span><span class="p">,</span>
		<span class="n">rw_grp3_cfg</span><span class="p">);</span>
	<span class="n">reg_gio_rw_pa_oe</span> <span class="n">pa_oe</span> <span class="o">=</span> <span class="n">REG_RD</span><span class="p">(</span><span class="n">gio</span><span class="p">,</span> <span class="n">regi_gio</span><span class="p">,</span> <span class="n">rw_pa_oe</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mtd_info_wrapper</span> <span class="o">*</span><span class="n">wrapper</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">this</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Allocate memory for MTD device structure and private data */</span>
	<span class="n">wrapper</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info_wrapper</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wrapper</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to allocate CRISv32 NAND MTD &quot;</span>
			<span class="s">&quot;device structure.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">read_cs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">MEM_CSP0_START</span> <span class="o">|</span> <span class="n">MEM_NON_CACHEABLE</span><span class="p">,</span> <span class="mi">8192</span><span class="p">);</span>
	<span class="n">write_cs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">MEM_CSP1_START</span> <span class="o">|</span> <span class="n">MEM_NON_CACHEABLE</span><span class="p">,</span> <span class="mi">8192</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read_cs</span> <span class="o">||</span> <span class="o">!</span><span class="n">write_cs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;CRISv32 NAND ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_mtd</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get pointer to private data */</span>
	<span class="n">this</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">wrapper</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
	<span class="n">crisv32_mtd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">wrapper</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">;</span>

	<span class="n">pa_oe</span><span class="p">.</span><span class="n">oe</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CE_BIT</span><span class="p">;</span>
	<span class="n">pa_oe</span><span class="p">.</span><span class="n">oe</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ALE_BIT</span><span class="p">;</span>
	<span class="n">pa_oe</span><span class="p">.</span><span class="n">oe</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CLE_BIT</span><span class="p">;</span>
	<span class="n">pa_oe</span><span class="p">.</span><span class="n">oe</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">BY_BIT</span><span class="p">);</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">gio</span><span class="p">,</span> <span class="n">regi_gio</span><span class="p">,</span> <span class="n">rw_pa_oe</span><span class="p">,</span> <span class="n">pa_oe</span><span class="p">);</span>

	<span class="n">bif_cfg</span><span class="p">.</span><span class="n">gated_csp0</span> <span class="o">=</span> <span class="n">regk_bif_core_rd</span><span class="p">;</span>
	<span class="n">bif_cfg</span><span class="p">.</span><span class="n">gated_csp1</span> <span class="o">=</span> <span class="n">regk_bif_core_wr</span><span class="p">;</span>
	<span class="n">REG_WR</span><span class="p">(</span><span class="n">bif_core</span><span class="p">,</span> <span class="n">regi_bif_core</span><span class="p">,</span> <span class="n">rw_grp3_cfg</span><span class="p">,</span> <span class="n">bif_cfg</span><span class="p">);</span>

	<span class="cm">/* Link the private data with the MTD structure */</span>
	<span class="n">crisv32_mtd</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">this</span><span class="p">;</span>

	<span class="cm">/* Set address of NAND IO lines */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span> <span class="o">=</span> <span class="n">read_cs</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">=</span> <span class="n">write_cs</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">cmd_ctrl</span> <span class="o">=</span> <span class="n">crisv32_hwcontrol</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">dev_ready</span> <span class="o">=</span> <span class="n">crisv32_device_ready</span><span class="p">;</span>
	<span class="cm">/* 20 us command delay time */</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">chip_delay</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
	<span class="n">this</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">NAND_ECC_SOFT</span><span class="p">;</span>

	<span class="cm">/* Enable the following for a flash based bad block table */</span>
	<span class="cm">/* this-&gt;bbt_options = NAND_BBT_USE_FLASH; */</span>

	<span class="cm">/* Scan to find existence of the device */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nand_scan</span><span class="p">(</span><span class="n">crisv32_mtd</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_ior</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">crisv32_mtd</span><span class="p">;</span>

<span class="nl">out_ior:</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">read_cs</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">write_cs</span><span class="p">);</span>
<span class="nl">out_mtd:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">wrapper</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
