#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002b088f43310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002b088f280a0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000002b088fca5f0_0 .var "clk", 0 0;
v000002b088fca870_0 .net "dataadr", 31 0, v000002b088fbfb50_0;  1 drivers
v000002b088fcab90_0 .net "memwrite", 0 0, L_000002b088fd03b0;  1 drivers
v000002b088fcac30_0 .var "reset", 0 0;
v000002b088fcb090_0 .net "writedata", 31 0, v000002b088fbeb10_0;  1 drivers
S_000002b088f68e80 .scope module, "dut" "top" 3 8, 4 5 0, S_000002b088f280a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002b088fca2d0_0 .net "ALUOut", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088fca730_0 .net "LoadW", 0 0, L_000002b088fcf730;  1 drivers
v000002b088fca910_0 .net "MemWrite", 0 0, L_000002b088fd03b0;  alias, 1 drivers
v000002b088fc9e70_0 .net "ReadData", 31 0, v000002b088f412c0_0;  1 drivers
v000002b088fca7d0_0 .net "WriteData", 31 0, v000002b088fbeb10_0;  alias, 1 drivers
v000002b088fcb270_0 .net "clk", 0 0, v000002b088fca5f0_0;  1 drivers
v000002b088fca4b0_0 .net "dhit", 0 0, v000002b088f41860_0;  1 drivers
v000002b088fcb4f0_0 .net "ihit", 0 0, v000002b088f408c0_0;  1 drivers
v000002b088fcaff0_0 .net "instr", 31 0, v000002b088f0c070_0;  1 drivers
v000002b088fcae10_0 .net "pc", 31 0, v000002b088fc2030_0;  1 drivers
v000002b088fca550_0 .net "reset", 0 0, v000002b088fcac30_0;  1 drivers
S_000002b088f69010 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_000002b088f68e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v000002b088f40a00_0 .net "a", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088f40dc0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088f414a0_0 .net "data", 127 0, v000002b088f41b80_0;  1 drivers
v000002b088f42120_0 .var "data0", 127 0;
v000002b088f419a0_0 .var "data1", 127 0;
v000002b088f42300_0 .var "data2", 127 0;
v000002b088f41540_0 .var "data3", 127 0;
v000002b088f421c0 .array "dcache", 0 3, 154 0;
v000002b088f41860_0 .var "hit", 0 0;
v000002b088f41e00_0 .net "load", 0 0, L_000002b088fcf730;  alias, 1 drivers
v000002b088f412c0_0 .var "rd", 31 0;
v000002b088f40b40_0 .var "set", 1 0;
v000002b088f40aa0_0 .var "tag0", 25 0;
v000002b088f40fa0_0 .var "tag1", 25 0;
v000002b088f41680_0 .var "tag2", 25 0;
v000002b088f41720_0 .var "tag3", 25 0;
v000002b088f41cc0_0 .var "valid0", 0 0;
v000002b088f41040_0 .var "valid1", 0 0;
v000002b088f42620_0 .var "valid2", 0 0;
v000002b088f417c0_0 .var "valid3", 0 0;
v000002b088f41180_0 .net "wd", 31 0, v000002b088fbeb10_0;  alias, 1 drivers
v000002b088f41360_0 .net "we", 0 0, L_000002b088fd03b0;  alias, 1 drivers
v000002b088f421c0_0 .array/port v000002b088f421c0, 0;
v000002b088f421c0_1 .array/port v000002b088f421c0, 1;
v000002b088f421c0_2 .array/port v000002b088f421c0, 2;
v000002b088f421c0_3 .array/port v000002b088f421c0, 3;
E_000002b088f54ce0/0 .event anyedge, v000002b088f421c0_0, v000002b088f421c0_1, v000002b088f421c0_2, v000002b088f421c0_3;
E_000002b088f54ce0/1 .event anyedge, v000002b088f41c20_0, v000002b088f42080_0, v000002b088f41e00_0, v000002b088f41b80_0;
E_000002b088f54ce0/2 .event anyedge, v000002b088f40d20_0;
E_000002b088f54ce0 .event/or E_000002b088f54ce0/0, E_000002b088f54ce0/1, E_000002b088f54ce0/2;
S_000002b088e282b0 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_000002b088f69010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v000002b088f40e60 .array "RAM", 0 63, 31 0;
v000002b088f41c20_0 .net "a", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088f41900_0 .var "add0", 31 0;
v000002b088f40f00_0 .var "add1", 31 0;
v000002b088f40be0_0 .var "add2", 31 0;
v000002b088f41400_0 .var "add3", 31 0;
v000002b088f415e0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088f41b80_0 .var "rd", 127 0;
v000002b088f40d20_0 .net "wd", 31 0, v000002b088fbeb10_0;  alias, 1 drivers
v000002b088f42080_0 .net "we", 0 0, L_000002b088fd03b0;  alias, 1 drivers
E_000002b088f53fe0 .event negedge, v000002b088f415e0_0;
E_000002b088f54b60 .event posedge, v000002b088f415e0_0;
v000002b088f40e60_0 .array/port v000002b088f40e60, 0;
E_000002b088f54be0/0 .event anyedge, v000002b088f41c20_0, v000002b088f41900_0, v000002b088f41400_0, v000002b088f40e60_0;
v000002b088f40e60_1 .array/port v000002b088f40e60, 1;
v000002b088f40e60_2 .array/port v000002b088f40e60, 2;
v000002b088f40e60_3 .array/port v000002b088f40e60, 3;
v000002b088f40e60_4 .array/port v000002b088f40e60, 4;
E_000002b088f54be0/1 .event anyedge, v000002b088f40e60_1, v000002b088f40e60_2, v000002b088f40e60_3, v000002b088f40e60_4;
v000002b088f40e60_5 .array/port v000002b088f40e60, 5;
v000002b088f40e60_6 .array/port v000002b088f40e60, 6;
v000002b088f40e60_7 .array/port v000002b088f40e60, 7;
v000002b088f40e60_8 .array/port v000002b088f40e60, 8;
E_000002b088f54be0/2 .event anyedge, v000002b088f40e60_5, v000002b088f40e60_6, v000002b088f40e60_7, v000002b088f40e60_8;
v000002b088f40e60_9 .array/port v000002b088f40e60, 9;
v000002b088f40e60_10 .array/port v000002b088f40e60, 10;
v000002b088f40e60_11 .array/port v000002b088f40e60, 11;
v000002b088f40e60_12 .array/port v000002b088f40e60, 12;
E_000002b088f54be0/3 .event anyedge, v000002b088f40e60_9, v000002b088f40e60_10, v000002b088f40e60_11, v000002b088f40e60_12;
v000002b088f40e60_13 .array/port v000002b088f40e60, 13;
v000002b088f40e60_14 .array/port v000002b088f40e60, 14;
v000002b088f40e60_15 .array/port v000002b088f40e60, 15;
v000002b088f40e60_16 .array/port v000002b088f40e60, 16;
E_000002b088f54be0/4 .event anyedge, v000002b088f40e60_13, v000002b088f40e60_14, v000002b088f40e60_15, v000002b088f40e60_16;
v000002b088f40e60_17 .array/port v000002b088f40e60, 17;
v000002b088f40e60_18 .array/port v000002b088f40e60, 18;
v000002b088f40e60_19 .array/port v000002b088f40e60, 19;
v000002b088f40e60_20 .array/port v000002b088f40e60, 20;
E_000002b088f54be0/5 .event anyedge, v000002b088f40e60_17, v000002b088f40e60_18, v000002b088f40e60_19, v000002b088f40e60_20;
v000002b088f40e60_21 .array/port v000002b088f40e60, 21;
v000002b088f40e60_22 .array/port v000002b088f40e60, 22;
v000002b088f40e60_23 .array/port v000002b088f40e60, 23;
v000002b088f40e60_24 .array/port v000002b088f40e60, 24;
E_000002b088f54be0/6 .event anyedge, v000002b088f40e60_21, v000002b088f40e60_22, v000002b088f40e60_23, v000002b088f40e60_24;
v000002b088f40e60_25 .array/port v000002b088f40e60, 25;
v000002b088f40e60_26 .array/port v000002b088f40e60, 26;
v000002b088f40e60_27 .array/port v000002b088f40e60, 27;
v000002b088f40e60_28 .array/port v000002b088f40e60, 28;
E_000002b088f54be0/7 .event anyedge, v000002b088f40e60_25, v000002b088f40e60_26, v000002b088f40e60_27, v000002b088f40e60_28;
v000002b088f40e60_29 .array/port v000002b088f40e60, 29;
v000002b088f40e60_30 .array/port v000002b088f40e60, 30;
v000002b088f40e60_31 .array/port v000002b088f40e60, 31;
v000002b088f40e60_32 .array/port v000002b088f40e60, 32;
E_000002b088f54be0/8 .event anyedge, v000002b088f40e60_29, v000002b088f40e60_30, v000002b088f40e60_31, v000002b088f40e60_32;
v000002b088f40e60_33 .array/port v000002b088f40e60, 33;
v000002b088f40e60_34 .array/port v000002b088f40e60, 34;
v000002b088f40e60_35 .array/port v000002b088f40e60, 35;
v000002b088f40e60_36 .array/port v000002b088f40e60, 36;
E_000002b088f54be0/9 .event anyedge, v000002b088f40e60_33, v000002b088f40e60_34, v000002b088f40e60_35, v000002b088f40e60_36;
v000002b088f40e60_37 .array/port v000002b088f40e60, 37;
v000002b088f40e60_38 .array/port v000002b088f40e60, 38;
v000002b088f40e60_39 .array/port v000002b088f40e60, 39;
v000002b088f40e60_40 .array/port v000002b088f40e60, 40;
E_000002b088f54be0/10 .event anyedge, v000002b088f40e60_37, v000002b088f40e60_38, v000002b088f40e60_39, v000002b088f40e60_40;
v000002b088f40e60_41 .array/port v000002b088f40e60, 41;
v000002b088f40e60_42 .array/port v000002b088f40e60, 42;
v000002b088f40e60_43 .array/port v000002b088f40e60, 43;
v000002b088f40e60_44 .array/port v000002b088f40e60, 44;
E_000002b088f54be0/11 .event anyedge, v000002b088f40e60_41, v000002b088f40e60_42, v000002b088f40e60_43, v000002b088f40e60_44;
v000002b088f40e60_45 .array/port v000002b088f40e60, 45;
v000002b088f40e60_46 .array/port v000002b088f40e60, 46;
v000002b088f40e60_47 .array/port v000002b088f40e60, 47;
v000002b088f40e60_48 .array/port v000002b088f40e60, 48;
E_000002b088f54be0/12 .event anyedge, v000002b088f40e60_45, v000002b088f40e60_46, v000002b088f40e60_47, v000002b088f40e60_48;
v000002b088f40e60_49 .array/port v000002b088f40e60, 49;
v000002b088f40e60_50 .array/port v000002b088f40e60, 50;
v000002b088f40e60_51 .array/port v000002b088f40e60, 51;
v000002b088f40e60_52 .array/port v000002b088f40e60, 52;
E_000002b088f54be0/13 .event anyedge, v000002b088f40e60_49, v000002b088f40e60_50, v000002b088f40e60_51, v000002b088f40e60_52;
v000002b088f40e60_53 .array/port v000002b088f40e60, 53;
v000002b088f40e60_54 .array/port v000002b088f40e60, 54;
v000002b088f40e60_55 .array/port v000002b088f40e60, 55;
v000002b088f40e60_56 .array/port v000002b088f40e60, 56;
E_000002b088f54be0/14 .event anyedge, v000002b088f40e60_53, v000002b088f40e60_54, v000002b088f40e60_55, v000002b088f40e60_56;
v000002b088f40e60_57 .array/port v000002b088f40e60, 57;
v000002b088f40e60_58 .array/port v000002b088f40e60, 58;
v000002b088f40e60_59 .array/port v000002b088f40e60, 59;
v000002b088f40e60_60 .array/port v000002b088f40e60, 60;
E_000002b088f54be0/15 .event anyedge, v000002b088f40e60_57, v000002b088f40e60_58, v000002b088f40e60_59, v000002b088f40e60_60;
v000002b088f40e60_61 .array/port v000002b088f40e60, 61;
v000002b088f40e60_62 .array/port v000002b088f40e60, 62;
v000002b088f40e60_63 .array/port v000002b088f40e60, 63;
E_000002b088f54be0/16 .event anyedge, v000002b088f40e60_61, v000002b088f40e60_62, v000002b088f40e60_63, v000002b088f40be0_0;
E_000002b088f54be0/17 .event anyedge, v000002b088f40f00_0;
E_000002b088f54be0 .event/or E_000002b088f54be0/0, E_000002b088f54be0/1, E_000002b088f54be0/2, E_000002b088f54be0/3, E_000002b088f54be0/4, E_000002b088f54be0/5, E_000002b088f54be0/6, E_000002b088f54be0/7, E_000002b088f54be0/8, E_000002b088f54be0/9, E_000002b088f54be0/10, E_000002b088f54be0/11, E_000002b088f54be0/12, E_000002b088f54be0/13, E_000002b088f54be0/14, E_000002b088f54be0/15, E_000002b088f54be0/16, E_000002b088f54be0/17;
S_000002b088e25f40 .scope module, "icache" "icache" 4 13, 7 9 0, S_000002b088f68e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v000002b088f41ea0_0 .net "a", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088f424e0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088f41f40_0 .var "data0", 127 0;
v000002b088f41fe0_0 .var "data1", 127 0;
v000002b088f426c0_0 .var "data2", 127 0;
v000002b088f40820_0 .var "data3", 127 0;
v000002b088f408c0_0 .var "hit", 0 0;
v000002b088f40c80 .array "icache", 0 3, 154 0;
v000002b088f0bc10_0 .net "instr", 127 0, v000002b088f41d60_0;  1 drivers
v000002b088f0c070_0 .var "rd", 31 0;
v000002b088f0c750_0 .var "set", 1 0;
v000002b088f0c4d0_0 .var "tag0", 25 0;
v000002b088f0d010_0 .var "tag1", 25 0;
v000002b088f0d150_0 .var "tag2", 25 0;
v000002b088f0c110_0 .var "tag3", 25 0;
v000002b088f0c430_0 .var "valid0", 0 0;
v000002b088f0c570_0 .var "valid1", 0 0;
v000002b088ef3950_0 .var "valid2", 0 0;
v000002b088ef3130_0 .var "valid3", 0 0;
v000002b088f40c80_0 .array/port v000002b088f40c80, 0;
v000002b088f40c80_1 .array/port v000002b088f40c80, 1;
v000002b088f40c80_2 .array/port v000002b088f40c80, 2;
v000002b088f40c80_3 .array/port v000002b088f40c80, 3;
E_000002b088f54220/0 .event anyedge, v000002b088f40c80_0, v000002b088f40c80_1, v000002b088f40c80_2, v000002b088f40c80_3;
E_000002b088f54220/1 .event anyedge, v000002b088f42580_0, v000002b088f41d60_0;
E_000002b088f54220 .event/or E_000002b088f54220/0, E_000002b088f54220/1;
S_000002b088e193a0 .scope module, "imem" "imem" 7 21, 8 1 0, S_000002b088e25f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v000002b088f41220 .array "RAM", 0 63, 31 0;
v000002b088f42580_0 .net "a", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088f42260_0 .var "add0", 31 0;
v000002b088f41a40_0 .var "add1", 31 0;
v000002b088f423a0_0 .var "add2", 31 0;
v000002b088f42440_0 .var "add3", 31 0;
v000002b088f41d60_0 .var "rd", 127 0;
v000002b088f41220_0 .array/port v000002b088f41220, 0;
E_000002b088f53f20/0 .event anyedge, v000002b088f42580_0, v000002b088f42260_0, v000002b088f42440_0, v000002b088f41220_0;
v000002b088f41220_1 .array/port v000002b088f41220, 1;
v000002b088f41220_2 .array/port v000002b088f41220, 2;
v000002b088f41220_3 .array/port v000002b088f41220, 3;
v000002b088f41220_4 .array/port v000002b088f41220, 4;
E_000002b088f53f20/1 .event anyedge, v000002b088f41220_1, v000002b088f41220_2, v000002b088f41220_3, v000002b088f41220_4;
v000002b088f41220_5 .array/port v000002b088f41220, 5;
v000002b088f41220_6 .array/port v000002b088f41220, 6;
v000002b088f41220_7 .array/port v000002b088f41220, 7;
v000002b088f41220_8 .array/port v000002b088f41220, 8;
E_000002b088f53f20/2 .event anyedge, v000002b088f41220_5, v000002b088f41220_6, v000002b088f41220_7, v000002b088f41220_8;
v000002b088f41220_9 .array/port v000002b088f41220, 9;
v000002b088f41220_10 .array/port v000002b088f41220, 10;
v000002b088f41220_11 .array/port v000002b088f41220, 11;
v000002b088f41220_12 .array/port v000002b088f41220, 12;
E_000002b088f53f20/3 .event anyedge, v000002b088f41220_9, v000002b088f41220_10, v000002b088f41220_11, v000002b088f41220_12;
v000002b088f41220_13 .array/port v000002b088f41220, 13;
v000002b088f41220_14 .array/port v000002b088f41220, 14;
v000002b088f41220_15 .array/port v000002b088f41220, 15;
v000002b088f41220_16 .array/port v000002b088f41220, 16;
E_000002b088f53f20/4 .event anyedge, v000002b088f41220_13, v000002b088f41220_14, v000002b088f41220_15, v000002b088f41220_16;
v000002b088f41220_17 .array/port v000002b088f41220, 17;
v000002b088f41220_18 .array/port v000002b088f41220, 18;
v000002b088f41220_19 .array/port v000002b088f41220, 19;
v000002b088f41220_20 .array/port v000002b088f41220, 20;
E_000002b088f53f20/5 .event anyedge, v000002b088f41220_17, v000002b088f41220_18, v000002b088f41220_19, v000002b088f41220_20;
v000002b088f41220_21 .array/port v000002b088f41220, 21;
v000002b088f41220_22 .array/port v000002b088f41220, 22;
v000002b088f41220_23 .array/port v000002b088f41220, 23;
v000002b088f41220_24 .array/port v000002b088f41220, 24;
E_000002b088f53f20/6 .event anyedge, v000002b088f41220_21, v000002b088f41220_22, v000002b088f41220_23, v000002b088f41220_24;
v000002b088f41220_25 .array/port v000002b088f41220, 25;
v000002b088f41220_26 .array/port v000002b088f41220, 26;
v000002b088f41220_27 .array/port v000002b088f41220, 27;
v000002b088f41220_28 .array/port v000002b088f41220, 28;
E_000002b088f53f20/7 .event anyedge, v000002b088f41220_25, v000002b088f41220_26, v000002b088f41220_27, v000002b088f41220_28;
v000002b088f41220_29 .array/port v000002b088f41220, 29;
v000002b088f41220_30 .array/port v000002b088f41220, 30;
v000002b088f41220_31 .array/port v000002b088f41220, 31;
v000002b088f41220_32 .array/port v000002b088f41220, 32;
E_000002b088f53f20/8 .event anyedge, v000002b088f41220_29, v000002b088f41220_30, v000002b088f41220_31, v000002b088f41220_32;
v000002b088f41220_33 .array/port v000002b088f41220, 33;
v000002b088f41220_34 .array/port v000002b088f41220, 34;
v000002b088f41220_35 .array/port v000002b088f41220, 35;
v000002b088f41220_36 .array/port v000002b088f41220, 36;
E_000002b088f53f20/9 .event anyedge, v000002b088f41220_33, v000002b088f41220_34, v000002b088f41220_35, v000002b088f41220_36;
v000002b088f41220_37 .array/port v000002b088f41220, 37;
v000002b088f41220_38 .array/port v000002b088f41220, 38;
v000002b088f41220_39 .array/port v000002b088f41220, 39;
v000002b088f41220_40 .array/port v000002b088f41220, 40;
E_000002b088f53f20/10 .event anyedge, v000002b088f41220_37, v000002b088f41220_38, v000002b088f41220_39, v000002b088f41220_40;
v000002b088f41220_41 .array/port v000002b088f41220, 41;
v000002b088f41220_42 .array/port v000002b088f41220, 42;
v000002b088f41220_43 .array/port v000002b088f41220, 43;
v000002b088f41220_44 .array/port v000002b088f41220, 44;
E_000002b088f53f20/11 .event anyedge, v000002b088f41220_41, v000002b088f41220_42, v000002b088f41220_43, v000002b088f41220_44;
v000002b088f41220_45 .array/port v000002b088f41220, 45;
v000002b088f41220_46 .array/port v000002b088f41220, 46;
v000002b088f41220_47 .array/port v000002b088f41220, 47;
v000002b088f41220_48 .array/port v000002b088f41220, 48;
E_000002b088f53f20/12 .event anyedge, v000002b088f41220_45, v000002b088f41220_46, v000002b088f41220_47, v000002b088f41220_48;
v000002b088f41220_49 .array/port v000002b088f41220, 49;
v000002b088f41220_50 .array/port v000002b088f41220, 50;
v000002b088f41220_51 .array/port v000002b088f41220, 51;
v000002b088f41220_52 .array/port v000002b088f41220, 52;
E_000002b088f53f20/13 .event anyedge, v000002b088f41220_49, v000002b088f41220_50, v000002b088f41220_51, v000002b088f41220_52;
v000002b088f41220_53 .array/port v000002b088f41220, 53;
v000002b088f41220_54 .array/port v000002b088f41220, 54;
v000002b088f41220_55 .array/port v000002b088f41220, 55;
v000002b088f41220_56 .array/port v000002b088f41220, 56;
E_000002b088f53f20/14 .event anyedge, v000002b088f41220_53, v000002b088f41220_54, v000002b088f41220_55, v000002b088f41220_56;
v000002b088f41220_57 .array/port v000002b088f41220, 57;
v000002b088f41220_58 .array/port v000002b088f41220, 58;
v000002b088f41220_59 .array/port v000002b088f41220, 59;
v000002b088f41220_60 .array/port v000002b088f41220, 60;
E_000002b088f53f20/15 .event anyedge, v000002b088f41220_57, v000002b088f41220_58, v000002b088f41220_59, v000002b088f41220_60;
v000002b088f41220_61 .array/port v000002b088f41220, 61;
v000002b088f41220_62 .array/port v000002b088f41220, 62;
v000002b088f41220_63 .array/port v000002b088f41220, 63;
E_000002b088f53f20/16 .event anyedge, v000002b088f41220_61, v000002b088f41220_62, v000002b088f41220_63, v000002b088f423a0_0;
E_000002b088f53f20/17 .event anyedge, v000002b088f41a40_0;
E_000002b088f53f20 .event/or E_000002b088f53f20/0, E_000002b088f53f20/1, E_000002b088f53f20/2, E_000002b088f53f20/3, E_000002b088f53f20/4, E_000002b088f53f20/5, E_000002b088f53f20/6, E_000002b088f53f20/7, E_000002b088f53f20/8, E_000002b088f53f20/9, E_000002b088f53f20/10, E_000002b088f53f20/11, E_000002b088f53f20/12, E_000002b088f53f20/13, E_000002b088f53f20/14, E_000002b088f53f20/15, E_000002b088f53f20/16, E_000002b088f53f20/17;
S_000002b088e232f0 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_000002b088f68e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v000002b088fc77b0_0 .net "ALUControl", 2 0, v000002b088ef08f0_0;  1 drivers
v000002b088fc7850_0 .net "ALUOut", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088fc78f0_0 .net "ALUSrcE", 0 0, L_000002b088fd1710;  1 drivers
v000002b088fc7990_0 .net "BranchD", 0 0, L_000002b088fd0090;  1 drivers
v000002b088fc7a30_0 .net "BranchM", 0 0, L_000002b088fcff50;  1 drivers
v000002b088fc7b70_0 .net "ByteD", 0 0, L_000002b088fcf870;  1 drivers
v000002b088fc7c10_0 .net "ByteW", 0 0, L_000002b088fcf690;  1 drivers
v000002b088fc8930_0 .net "JumpD", 0 0, L_000002b088fd1670;  1 drivers
v000002b088fca370_0 .net "LoadD", 0 0, L_000002b088fd1d50;  1 drivers
v000002b088fcb130_0 .net "LoadM", 0 0, L_000002b088fcf730;  alias, 1 drivers
v000002b088fca690_0 .net "MemWrite", 0 0, L_000002b088fd03b0;  alias, 1 drivers
v000002b088fcb450_0 .net "MemWriteD", 0 0, L_000002b088fd1530;  1 drivers
v000002b088fca230_0 .net "MemtoRegW", 0 0, L_000002b088fd04f0;  1 drivers
v000002b088fc9fb0_0 .net "ReadData", 31 0, v000002b088f412c0_0;  alias, 1 drivers
v000002b088fca050_0 .net "RegWrite", 0 0, L_000002b088fcf9b0;  1 drivers
v000002b088fcb1d0_0 .net "WriteData", 31 0, v000002b088fbeb10_0;  alias, 1 drivers
v000002b088fcaaf0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fcaa50_0 .net "dhit", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fcb3b0_0 .net "instr", 31 0, v000002b088f0c070_0;  alias, 1 drivers
v000002b088fca410_0 .net "pc", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088fcaf50_0 .net "pc_en", 0 0, v000002b088f408c0_0;  alias, 1 drivers
v000002b088fca9b0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
L_000002b088fcfff0 .part v000002b088f0c070_0, 0, 7;
L_000002b088fd0130 .part v000002b088f0c070_0, 12, 3;
L_000002b088fd1b70 .part v000002b088f0c070_0, 25, 7;
S_000002b088e21b60 .scope module, "c" "controller" 9 16, 10 4 0, S_000002b088e232f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "BranchM";
    .port_info 16 /OUTPUT 1 "LoadM";
    .port_info 17 /OUTPUT 1 "ByteW";
    .port_info 18 /OUTPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 3 "ALUControl";
v000002b088fbcd10_0 .net "ALUControl", 2 0, v000002b088ef08f0_0;  alias, 1 drivers
v000002b088fbc950_0 .net "ALUSrcE", 0 0, L_000002b088fd1710;  alias, 1 drivers
v000002b088fbd170_0 .net "BranchD", 0 0, L_000002b088fd0090;  alias, 1 drivers
v000002b088fbc8b0_0 .net "BranchM", 0 0, L_000002b088fcff50;  alias, 1 drivers
v000002b088fbcdb0_0 .net "ByteD", 0 0, L_000002b088fcf870;  alias, 1 drivers
v000002b088fbbd70_0 .net "ByteW", 0 0, L_000002b088fcf690;  alias, 1 drivers
v000002b088fbc090_0 .net "JumpD", 0 0, L_000002b088fd1670;  alias, 1 drivers
v000002b088fbc270_0 .net "LoadD", 0 0, L_000002b088fd1d50;  alias, 1 drivers
v000002b088fbbe10_0 .net "LoadM", 0 0, L_000002b088fcf730;  alias, 1 drivers
v000002b088fbd350_0 .net "MemWrite", 0 0, L_000002b088fd03b0;  alias, 1 drivers
v000002b088fbd0d0_0 .net "MemWriteD", 0 0, L_000002b088fd1530;  alias, 1 drivers
v000002b088fbb690_0 .net "MemtoRegW", 0 0, L_000002b088fd04f0;  alias, 1 drivers
v000002b088fbd210_0 .net "RegWrite", 0 0, L_000002b088fcf9b0;  alias, 1 drivers
v000002b088fbbeb0_0 .net "aluop", 1 0, L_000002b088fd0810;  1 drivers
v000002b088fbb7d0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbb910_0 .net "dhit", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fbc590_0 .net "funct3", 2 0, L_000002b088fd0130;  1 drivers
v000002b088fbc310_0 .net "funct7", 6 0, L_000002b088fd1b70;  1 drivers
v000002b088fbc6d0_0 .net "ihit", 0 0, v000002b088f408c0_0;  alias, 1 drivers
v000002b088fbc130_0 .net "opcode", 6 0, L_000002b088fcfff0;  1 drivers
v000002b088fbc9f0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
S_000002b088e21e40 .scope module, "aludec" "aludec" 10 15, 11 1 0, S_000002b088e21b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v000002b088fbb480_0 .net "alucontrolD", 2 0, v000002b088ef3f90_0;  1 drivers
v000002b088fb9a40_0 .net "alucontrolE", 2 0, v000002b088ef08f0_0;  alias, 1 drivers
v000002b088fbb200_0 .var "alucontrolF", 2 0;
v000002b088fba580_0 .net "aluop", 1 0, L_000002b088fd0810;  alias, 1 drivers
v000002b088fb95e0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fb9680_0 .net "funct7", 6 0, L_000002b088fd1b70;  alias, 1 drivers
v000002b088fba6c0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
E_000002b088f54e60 .event anyedge, v000002b088fba6c0_0, v000002b088fba580_0, v000002b088fb9680_0;
S_000002b088df8cb0 .scope module, "cregD" "creg" 11 22, 12 1 0, S_000002b088e21e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000002b088f54260 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000002b088ef3e50_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088ef3f90_0 .var "controls", 2 0;
v000002b088ef2c30_0 .net "controls_", 2 0, v000002b088fbb200_0;  1 drivers
L_000002b088fd3648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b088ef2190_0 .net "en", 0 0, L_000002b088fd3648;  1 drivers
S_000002b088df8e40 .scope module, "cregE" "creg" 11 23, 12 1 0, S_000002b088e21e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000002b088f54020 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000002b088ef05d0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088ef08f0_0 .var "controls", 2 0;
v000002b088fb9cc0_0 .net "controls_", 2 0, v000002b088ef3f90_0;  alias, 1 drivers
L_000002b088fd3690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b088fbb020_0 .net "en", 0 0, L_000002b088fd3690;  1 drivers
S_000002b088df8fd0 .scope module, "maindec" "maindec" 10 13, 13 3 0, S_000002b088e21b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "MemWriteD";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "JumpD";
    .port_info 12 /OUTPUT 1 "ByteD";
    .port_info 13 /OUTPUT 1 "ALUSrcE";
    .port_info 14 /OUTPUT 1 "BranchM";
    .port_info 15 /OUTPUT 1 "LoadM";
    .port_info 16 /OUTPUT 1 "ByteW";
    .port_info 17 /OUTPUT 1 "MemtoRegW";
    .port_info 18 /OUTPUT 2 "aluop";
v000002b088fb9ae0_0 .net "ALUSrcD", 0 0, L_000002b088fd1cb0;  1 drivers
v000002b088fb9e00_0 .net "ALUSrcE", 0 0, L_000002b088fd1710;  alias, 1 drivers
v000002b088fba3a0_0 .net "ALUSrcF", 0 0, L_000002b088fcad70;  1 drivers
v000002b088fba300_0 .net "BranchD", 0 0, L_000002b088fd0090;  alias, 1 drivers
v000002b088fb97c0_0 .net "BranchE", 0 0, L_000002b088fd17b0;  1 drivers
v000002b088fb9860_0 .net "BranchF", 0 0, L_000002b088fcacd0;  1 drivers
v000002b088fba080_0 .net "BranchM", 0 0, L_000002b088fcff50;  alias, 1 drivers
v000002b088fbaee0_0 .net "ByteD", 0 0, L_000002b088fcf870;  alias, 1 drivers
v000002b088fba620_0 .net "ByteE", 0 0, L_000002b088fd1990;  1 drivers
v000002b088fbb3e0_0 .net "ByteF", 0 0, L_000002b088fca190;  1 drivers
v000002b088fb9900_0 .net "ByteM", 0 0, L_000002b088fd0630;  1 drivers
v000002b088fba1c0_0 .net "ByteW", 0 0, L_000002b088fcf690;  alias, 1 drivers
v000002b088fb99a0_0 .net "JumpD", 0 0, L_000002b088fd1670;  alias, 1 drivers
v000002b088fbabc0_0 .net "JumpE", 0 0, L_000002b088fd08b0;  1 drivers
v000002b088fb9b80_0 .net "JumpF", 0 0, L_000002b088fca0f0;  1 drivers
v000002b088fba800_0 .net "LoadD", 0 0, L_000002b088fd1d50;  alias, 1 drivers
v000002b088fba440_0 .net "LoadE", 0 0, L_000002b088fd13f0;  1 drivers
v000002b088fba8a0_0 .net "LoadF", 0 0, L_000002b088fcaeb0;  1 drivers
v000002b088fbaa80_0 .net "LoadM", 0 0, L_000002b088fcf730;  alias, 1 drivers
v000002b088fbad00_0 .net "MemWriteD", 0 0, L_000002b088fd1530;  alias, 1 drivers
v000002b088fb9c20_0 .net "MemWriteE", 0 0, L_000002b088fd15d0;  1 drivers
v000002b088fbada0_0 .net "MemWriteF", 0 0, L_000002b088fc9f10;  1 drivers
v000002b088fbae40_0 .net "MemWriteM", 0 0, L_000002b088fd03b0;  alias, 1 drivers
v000002b088fbaf80_0 .net "MemtoRegD", 0 0, L_000002b088fd06d0;  1 drivers
v000002b088fbc1d0_0 .net "MemtoRegE", 0 0, L_000002b088fd1850;  1 drivers
v000002b088fbbc30_0 .net "MemtoRegF", 0 0, L_000002b088fd1490;  1 drivers
v000002b088fbbb90_0 .net "MemtoRegM", 0 0, L_000002b088fcfe10;  1 drivers
v000002b088fbcc70_0 .net "MemtoRegW", 0 0, L_000002b088fd04f0;  alias, 1 drivers
v000002b088fbb5f0_0 .net "RegWriteD", 0 0, L_000002b088fd0590;  1 drivers
v000002b088fbcb30_0 .net "RegWriteE", 0 0, L_000002b088fcf7d0;  1 drivers
v000002b088fbbaf0_0 .net "RegWriteF", 0 0, L_000002b088fcb310;  1 drivers
v000002b088fbcef0_0 .net "RegWriteM", 0 0, L_000002b088fcfeb0;  1 drivers
v000002b088fbb730_0 .net "RegWriteW", 0 0, L_000002b088fcf9b0;  alias, 1 drivers
v000002b088fbcf90_0 .net *"_ivl_11", 9 0, v000002b088fbce50_0;  1 drivers
v000002b088fbbff0_0 .net "aluop", 1 0, L_000002b088fd0810;  alias, 1 drivers
v000002b088fbc4f0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbce50_0 .var "controls", 9 0;
v000002b088fbd030_0 .net "dhit", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fbc770_0 .net "funct", 2 0, L_000002b088fd0130;  alias, 1 drivers
v000002b088fbbcd0_0 .net "ihit", 0 0, v000002b088f408c0_0;  alias, 1 drivers
v000002b088fbbf50_0 .net "opcode", 6 0, L_000002b088fcfff0;  alias, 1 drivers
v000002b088fbc3b0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
E_000002b088f53fa0 .event anyedge, v000002b088fba6c0_0, v000002b088f408c0_0, v000002b088fbbf50_0, v000002b088fbc770_0;
L_000002b088fcb310 .part v000002b088fbce50_0, 9, 1;
L_000002b088fc9f10 .part v000002b088fbce50_0, 8, 1;
L_000002b088fcaeb0 .part v000002b088fbce50_0, 7, 1;
L_000002b088fcacd0 .part v000002b088fbce50_0, 6, 1;
L_000002b088fca0f0 .part v000002b088fbce50_0, 5, 1;
L_000002b088fca190 .part v000002b088fbce50_0, 4, 1;
L_000002b088fcad70 .part v000002b088fbce50_0, 3, 1;
L_000002b088fd1490 .part v000002b088fbce50_0, 2, 1;
L_000002b088fd0810 .part v000002b088fbce50_0, 0, 2;
LS_000002b088fd18f0_0_0 .concat [ 1 1 1 1], L_000002b088fd1490, L_000002b088fcad70, L_000002b088fca190, L_000002b088fca0f0;
LS_000002b088fd18f0_0_4 .concat [ 1 1 1 1], L_000002b088fcacd0, L_000002b088fcaeb0, L_000002b088fc9f10, L_000002b088fcb310;
L_000002b088fd18f0 .concat [ 4 4 0 0], LS_000002b088fd18f0_0_0, LS_000002b088fd18f0_0_4;
L_000002b088fd0590 .part v000002b088fbb2a0_0, 7, 1;
L_000002b088fd1530 .part v000002b088fbb2a0_0, 6, 1;
L_000002b088fd1d50 .part v000002b088fbb2a0_0, 5, 1;
L_000002b088fd0090 .part v000002b088fbb2a0_0, 4, 1;
L_000002b088fd1670 .part v000002b088fbb2a0_0, 3, 1;
L_000002b088fcf870 .part v000002b088fbb2a0_0, 2, 1;
L_000002b088fd1cb0 .part v000002b088fbb2a0_0, 1, 1;
L_000002b088fd06d0 .part v000002b088fbb2a0_0, 0, 1;
LS_000002b088fd0770_0_0 .concat [ 1 1 1 1], L_000002b088fd06d0, L_000002b088fd1cb0, L_000002b088fcf870, L_000002b088fd1670;
LS_000002b088fd0770_0_4 .concat [ 1 1 1 1], L_000002b088fd0090, L_000002b088fd1d50, L_000002b088fd1530, L_000002b088fd0590;
L_000002b088fd0770 .concat [ 4 4 0 0], LS_000002b088fd0770_0_0, LS_000002b088fd0770_0_4;
L_000002b088fcf7d0 .part v000002b088fb9720_0, 7, 1;
L_000002b088fd15d0 .part v000002b088fb9720_0, 6, 1;
L_000002b088fd13f0 .part v000002b088fb9720_0, 5, 1;
L_000002b088fd17b0 .part v000002b088fb9720_0, 4, 1;
L_000002b088fd08b0 .part v000002b088fb9720_0, 3, 1;
L_000002b088fd1990 .part v000002b088fb9720_0, 2, 1;
L_000002b088fd1710 .part v000002b088fb9720_0, 1, 1;
L_000002b088fd1850 .part v000002b088fb9720_0, 0, 1;
LS_000002b088fd1a30_0_0 .concat [ 1 1 1 1], L_000002b088fd1850, L_000002b088fd1990, L_000002b088fd17b0, L_000002b088fd13f0;
LS_000002b088fd1a30_0_4 .concat [ 1 1 0 0], L_000002b088fd15d0, L_000002b088fcf7d0;
L_000002b088fd1a30 .concat [ 4 2 0 0], LS_000002b088fd1a30_0_0, LS_000002b088fd1a30_0_4;
L_000002b088fcfeb0 .part v000002b088fba120_0, 5, 1;
L_000002b088fd03b0 .part v000002b088fba120_0, 4, 1;
L_000002b088fcf730 .part v000002b088fba120_0, 3, 1;
L_000002b088fcff50 .part v000002b088fba120_0, 2, 1;
L_000002b088fd0630 .part v000002b088fba120_0, 1, 1;
L_000002b088fcfe10 .part v000002b088fba120_0, 0, 1;
L_000002b088fcfd70 .concat [ 1 1 1 0], L_000002b088fcfe10, L_000002b088fd0630, L_000002b088fcfeb0;
L_000002b088fcf9b0 .part v000002b088fb9f40_0, 2, 1;
L_000002b088fcf690 .part v000002b088fb9f40_0, 1, 1;
L_000002b088fd04f0 .part v000002b088fb9f40_0, 0, 1;
S_000002b088ecdd40 .scope module, "cregD" "creg" 13 49, 12 1 0, S_000002b088df8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000002b088f548a0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v000002b088fba940_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fb9720_0 .var "controls", 7 0;
v000002b088fbb160_0 .net "controls_", 7 0, L_000002b088fd0770;  1 drivers
v000002b088fba260_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
S_000002b088ecded0 .scope module, "cregE" "creg" 13 50, 12 1 0, S_000002b088df8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_000002b088f54ee0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000110>;
v000002b088fba760_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fba120_0 .var "controls", 5 0;
v000002b088fbb0c0_0 .net "controls_", 5 0, L_000002b088fd1a30;  1 drivers
v000002b088fbab20_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
S_000002b088dceb30 .scope module, "cregF" "creg" 13 48, 12 1 0, S_000002b088df8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_000002b088f54e20 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v000002b088fbac60_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbb2a0_0 .var "controls", 7 0;
v000002b088fb9d60_0 .net "controls_", 7 0, L_000002b088fd18f0;  1 drivers
v000002b088fb9ea0_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
S_000002b088dcecc0 .scope module, "cregM" "creg" 13 51, 12 1 0, S_000002b088df8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_000002b088f545e0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v000002b088fb9fe0_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fb9f40_0 .var "controls", 2 0;
v000002b088fbb340_0 .net "controls_", 2 0, L_000002b088fcfd70;  1 drivers
v000002b088fba9e0_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
S_000002b088fbe280 .scope module, "dp" "datapath" 9 18, 14 20 0, S_000002b088e232f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "BranchM";
    .port_info 15 /INPUT 1 "ByteW";
    .port_info 16 /INPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 32 "pcf";
    .port_info 18 /OUTPUT 32 "ALUOutM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
L_000002b088f2e820 .functor AND 1, v000002b088f408c0_0, v000002b088f41860_0, C4<1>, C4<1>;
L_000002b088f2dfd0 .functor AND 1, L_000002b088fcff50, v000002b088fbef70_0, C4<1>, C4<1>;
v000002b088fc95b0_0 .net "ALUOutM", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088fc8570_0 .net "ALUOutW", 31 0, v000002b088fc5830_0;  1 drivers
v000002b088fc9510_0 .net "ALUSrcE", 0 0, L_000002b088fd1710;  alias, 1 drivers
v000002b088fc89d0_0 .net "AluControlE", 2 0, v000002b088ef08f0_0;  alias, 1 drivers
v000002b088fc8a70_0 .net "BranchD", 0 0, L_000002b088fd0090;  alias, 1 drivers
v000002b088fc81b0_0 .net "BranchM", 0 0, L_000002b088fcff50;  alias, 1 drivers
v000002b088fc8b10_0 .net "ByteD", 0 0, L_000002b088fcf870;  alias, 1 drivers
v000002b088fc9010_0 .net "ByteResultW", 7 0, L_000002b088fd2110;  1 drivers
v000002b088fc8d90_0 .net "ByteStoreExt", 31 0, L_000002b088fcfb90;  1 drivers
v000002b088fc9470_0 .net "ByteW", 0 0, L_000002b088fcf690;  alias, 1 drivers
v000002b088fc8390_0 .net "ExtByteResultW", 31 0, L_000002b088fd2cf0;  1 drivers
v000002b088fc8e30_0 .net "JumpD", 0 0, L_000002b088fd1670;  alias, 1 drivers
v000002b088fc90b0_0 .net "LoadD", 0 0, L_000002b088fd1d50;  alias, 1 drivers
v000002b088fc86b0_0 .net "MemWriteD", 0 0, L_000002b088fd1530;  alias, 1 drivers
v000002b088fc7d50_0 .net "MemtoRegW", 0 0, L_000002b088fd04f0;  alias, 1 drivers
v000002b088fc8430_0 .net "ReadData", 31 0, v000002b088f412c0_0;  alias, 1 drivers
v000002b088fc8890_0 .net "ReadDataW", 31 0, v000002b088fc5790_0;  1 drivers
v000002b088fc8ed0_0 .net "RegWriteW", 0 0, L_000002b088fcf9b0;  alias, 1 drivers
v000002b088fc9650_0 .net "ResultW", 31 0, L_000002b088fd2e30;  1 drivers
v000002b088fc9790_0 .net "SignImmD", 31 0, v000002b088fc82f0_0;  1 drivers
v000002b088fc9830_0 .net "SignImmE", 31 0, v000002b088fc0050_0;  1 drivers
v000002b088fc8cf0_0 .net "SrcAE", 31 0, v000002b088fbfe70_0;  1 drivers
v000002b088fc9970_0 .net "SrcBE", 31 0, L_000002b088fd2750;  1 drivers
v000002b088fc96f0_0 .net "StoreDataD", 31 0, L_000002b088fd0b30;  1 drivers
v000002b088fc98d0_0 .net "WriteDataE", 31 0, v000002b088fbf510_0;  1 drivers
v000002b088fc8f70_0 .net "WriteDataM", 31 0, v000002b088fbeb10_0;  alias, 1 drivers
v000002b088fc8110_0 .net "WriteDataRFW", 31 0, L_000002b088fd1f30;  1 drivers
v000002b088fc8bb0_0 .net "WriteRegE", 4 0, v000002b088fbf6f0_0;  1 drivers
v000002b088fc8070_0 .net "WriteRegM", 4 0, v000002b088fbea70_0;  1 drivers
v000002b088fc7e90_0 .net "WriteRegW", 4 0, v000002b088fc67d0_0;  1 drivers
v000002b088fc8610_0 .net "aluresult", 31 0, v000002b088fbb870_0;  1 drivers
v000002b088fc7cb0_0 .net "bjMux_PC_output", 31 0, L_000002b088fd01d0;  1 drivers
v000002b088fc9150_0 .net "bj_alu_result", 31 0, v000002b088fc04b0_0;  1 drivers
v000002b088fc9bf0_0 .net "bj_alu_result_", 31 0, v000002b088fbecf0_0;  1 drivers
v000002b088fc7670_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fc8c50_0 .net "dhit", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fc8750_0 .net "instr", 31 0, v000002b088fc0410_0;  1 drivers
v000002b088fc9ab0_0 .net "pcDE", 31 0, v000002b088fbf8d0_0;  1 drivers
v000002b088fc7f30_0 .net "pcEM", 31 0, v000002b088fbed90_0;  1 drivers
v000002b088fc7df0_0 .net "pcFD", 31 0, v000002b088fc1630_0;  1 drivers
v000002b088fc9b50_0 .net "pc_", 31 0, v000002b088fc2710_0;  1 drivers
v000002b088fc9c90_0 .net "pc_en", 0 0, v000002b088f408c0_0;  alias, 1 drivers
v000002b088fc9d30_0 .net "pcf", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088fc7ad0_0 .net "ra1", 4 0, L_000002b088fd1030;  1 drivers
v000002b088fc8250_0 .net "ra2", 4 0, L_000002b088fcf910;  1 drivers
v000002b088fc87f0_0 .net "rd1", 31 0, L_000002b088fd1c10;  1 drivers
v000002b088fc91f0_0 .net "rd2", 31 0, L_000002b088fcfa50;  1 drivers
v000002b088fc7fd0_0 .net "rd2E", 31 0, v000002b088fbebb0_0;  1 drivers
v000002b088fc9dd0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
v000002b088fc7710_0 .net "ri", 31 0, v000002b088f0c070_0;  alias, 1 drivers
v000002b088fc9290_0 .net "zero_", 0 0, v000002b088fbef70_0;  1 drivers
v000002b088fc9330_0 .net "zero_flag", 0 0, v000002b088fbf790_0;  1 drivers
L_000002b088fd1030 .part v000002b088fc0410_0, 15, 5;
L_000002b088fcf910 .part v000002b088fc0410_0, 20, 5;
L_000002b088fd0a90 .part L_000002b088fcfa50, 0, 8;
L_000002b088fd22f0 .part v000002b088fc0410_0, 7, 5;
L_000002b088fd2c50 .part v000002b088fc5830_0, 0, 2;
L_000002b088fd21b0 .part v000002b088fc5790_0, 24, 8;
L_000002b088fd3330 .part v000002b088fc5790_0, 16, 8;
L_000002b088fd31f0 .part v000002b088fc5790_0, 8, 8;
L_000002b088fd1e90 .part v000002b088fc5790_0, 0, 8;
S_000002b088fbdc40 .scope module, "alu" "alu" 14 71, 15 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_000002b088f2ed60 .functor NOT 32, L_000002b088fd2750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b088fbcbd0_0 .net "A", 31 0, v000002b088fbfe70_0;  alias, 1 drivers
v000002b088fbd2b0_0 .net "B", 31 0, L_000002b088fd2750;  alias, 1 drivers
v000002b088fbd3f0_0 .net "Bout", 31 0, L_000002b088fd2250;  1 drivers
v000002b088fbc450_0 .net "F", 2 0, v000002b088ef08f0_0;  alias, 1 drivers
v000002b088fbd490_0 .net "M", 0 0, L_000002b088fd33d0;  1 drivers
v000002b088fbca90_0 .net "S", 31 0, L_000002b088fd3010;  1 drivers
v000002b088fbb870_0 .var "Y", 31 0;
v000002b088fbc630_0 .net *"_ivl_1", 0 0, L_000002b088fd2390;  1 drivers
v000002b088fbb9b0_0 .net *"_ivl_10", 31 0, L_000002b088fd30b0;  1 drivers
L_000002b088fd3a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fbba50_0 .net *"_ivl_13", 30 0, L_000002b088fd3a38;  1 drivers
v000002b088fba4e0_0 .net *"_ivl_17", 31 0, L_000002b088fd3150;  1 drivers
v000002b088fbfa10_0 .net *"_ivl_2", 31 0, L_000002b088f2ed60;  1 drivers
v000002b088fbfdd0_0 .net *"_ivl_6", 31 0, L_000002b088fd2d90;  1 drivers
v000002b088fbeed0_0 .net *"_ivl_9", 0 0, L_000002b088fd3470;  1 drivers
v000002b088fbf790_0 .var "zero_flag", 0 0;
E_000002b088f542a0/0 .event anyedge, v000002b088ef08f0_0, v000002b088fbcbd0_0, v000002b088fbd3f0_0, v000002b088fbca90_0;
E_000002b088f542a0/1 .event anyedge, v000002b088fbd2b0_0, v000002b088fbb870_0;
E_000002b088f542a0 .event/or E_000002b088f542a0/0, E_000002b088f542a0/1;
L_000002b088fd2390 .part v000002b088ef08f0_0, 2, 1;
L_000002b088fd2250 .functor MUXZ 32, L_000002b088fd2750, L_000002b088f2ed60, L_000002b088fd2390, C4<>;
L_000002b088fd2d90 .arith/sum 32, v000002b088fbfe70_0, L_000002b088fd2250;
L_000002b088fd3470 .part v000002b088ef08f0_0, 2, 1;
L_000002b088fd30b0 .concat [ 1 31 0 0], L_000002b088fd3470, L_000002b088fd3a38;
L_000002b088fd3010 .arith/sum 32, L_000002b088fd2d90, L_000002b088fd30b0;
L_000002b088fd3150 .arith/mult 32, v000002b088fbfe70_0, L_000002b088fd2750;
L_000002b088fd33d0 .part L_000002b088fd3150, 0, 1;
S_000002b088fbd600 .scope module, "aluPC" "aluPC" 14 73, 16 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v000002b088fbee30_0 .net "PC", 31 0, v000002b088fbf8d0_0;  alias, 1 drivers
v000002b088fc04b0_0 .var "bj_alu_result", 31 0;
v000002b088fbf970_0 .net "imm", 31 0, v000002b088fc0050_0;  alias, 1 drivers
E_000002b088f54a60 .event anyedge, v000002b088fbee30_0, v000002b088fbf970_0;
S_000002b088fbe410 .scope module, "alureg" "alureg" 14 72, 17 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v000002b088fbfab0_0 .net "WriteDataE", 31 0, v000002b088fbf510_0;  alias, 1 drivers
v000002b088fbeb10_0 .var "WriteDataM", 31 0;
v000002b088fbfb50_0 .var "aluout", 31 0;
v000002b088fbe610_0 .net "aluresult", 31 0, v000002b088fbb870_0;  alias, 1 drivers
v000002b088fbfbf0_0 .net "bj_alu_result", 31 0, v000002b088fc04b0_0;  alias, 1 drivers
v000002b088fbecf0_0 .var "bj_alu_result_", 31 0;
v000002b088fbec50_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbffb0_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fbf830_0 .net "pcDE", 31 0, v000002b088fbf8d0_0;  alias, 1 drivers
v000002b088fbed90_0 .var "pcEM", 31 0;
v000002b088fbea70_0 .var "writereg", 4 0;
v000002b088fbf3d0_0 .net "writereg_", 4 0, v000002b088fbf6f0_0;  alias, 1 drivers
v000002b088fbf470_0 .net "zero_flag", 0 0, v000002b088fbf790_0;  alias, 1 drivers
v000002b088fbef70_0 .var "zero_flagM", 0 0;
S_000002b088fbd790 .scope module, "areg" "areg" 14 67, 18 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v000002b088fc0050_0 .var "SignImm", 31 0;
v000002b088fc00f0_0 .net "SignImm_", 31 0, v000002b088fc82f0_0;  alias, 1 drivers
v000002b088fbfe70_0 .var "SrcAE", 31 0;
v000002b088fbebb0_0 .var "SrcBE", 31 0;
v000002b088fbf510_0 .var "WriteDataE", 31 0;
v000002b088fbf6f0_0 .var "WriteRegE", 4 0;
v000002b088fbf010_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbe7f0_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fbf8d0_0 .var "pcDE", 31 0;
v000002b088fbfc90_0 .net "pcFD", 31 0, v000002b088fc1630_0;  alias, 1 drivers
v000002b088fbe890_0 .net "rd", 4 0, L_000002b088fd22f0;  1 drivers
v000002b088fbf0b0_0 .net "rd1", 31 0, L_000002b088fd1c10;  alias, 1 drivers
v000002b088fbf150_0 .net "rd2", 31 0, L_000002b088fd0b30;  alias, 1 drivers
S_000002b088fbddd0 .scope module, "extbytewrite" "signext" 14 79, 19 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000002b088f546a0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000002b088fbe6b0_0 .net *"_ivl_1", 0 0, L_000002b088fd2a70;  1 drivers
v000002b088fbf1f0_0 .net *"_ivl_2", 7 0, L_000002b088fd27f0;  1 drivers
v000002b088fbff10_0 .net *"_ivl_4", 15 0, L_000002b088fd24d0;  1 drivers
L_000002b088fd3a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fbf290_0 .net *"_ivl_9", 15 0, L_000002b088fd3a80;  1 drivers
v000002b088fbf330_0 .net "a", 7 0, L_000002b088fd2110;  alias, 1 drivers
v000002b088fbfd30_0 .net "y", 31 0, L_000002b088fd2cf0;  alias, 1 drivers
L_000002b088fd2a70 .part L_000002b088fd2110, 7, 1;
LS_000002b088fd27f0_0_0 .concat [ 1 1 1 1], L_000002b088fd2a70, L_000002b088fd2a70, L_000002b088fd2a70, L_000002b088fd2a70;
LS_000002b088fd27f0_0_4 .concat [ 1 1 1 1], L_000002b088fd2a70, L_000002b088fd2a70, L_000002b088fd2a70, L_000002b088fd2a70;
L_000002b088fd27f0 .concat [ 4 4 0 0], LS_000002b088fd27f0_0_0, LS_000002b088fd27f0_0_4;
L_000002b088fd24d0 .concat [ 8 8 0 0], L_000002b088fd2110, L_000002b088fd27f0;
L_000002b088fd2cf0 .concat [ 16 16 0 0], L_000002b088fd24d0, L_000002b088fd3a80;
S_000002b088fbdf60 .scope module, "extrd2" "signext" 14 64, 19 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_000002b088f54d60 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v000002b088fc0190_0 .net *"_ivl_1", 0 0, L_000002b088fd1df0;  1 drivers
v000002b088fc0230_0 .net *"_ivl_2", 7 0, L_000002b088fd0f90;  1 drivers
v000002b088fc02d0_0 .net *"_ivl_4", 15 0, L_000002b088fcfaf0;  1 drivers
L_000002b088fd39f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fbf5b0_0 .net *"_ivl_9", 15 0, L_000002b088fd39f0;  1 drivers
v000002b088fbf650_0 .net "a", 7 0, L_000002b088fd0a90;  1 drivers
v000002b088fc0370_0 .net "y", 31 0, L_000002b088fcfb90;  alias, 1 drivers
L_000002b088fd1df0 .part L_000002b088fd0a90, 7, 1;
LS_000002b088fd0f90_0_0 .concat [ 1 1 1 1], L_000002b088fd1df0, L_000002b088fd1df0, L_000002b088fd1df0, L_000002b088fd1df0;
LS_000002b088fd0f90_0_4 .concat [ 1 1 1 1], L_000002b088fd1df0, L_000002b088fd1df0, L_000002b088fd1df0, L_000002b088fd1df0;
L_000002b088fd0f90 .concat [ 4 4 0 0], LS_000002b088fd0f90_0_0, LS_000002b088fd0f90_0_4;
L_000002b088fcfaf0 .concat [ 8 8 0 0], L_000002b088fd0a90, L_000002b088fd0f90;
L_000002b088fcfb90 .concat [ 16 16 0 0], L_000002b088fcfaf0, L_000002b088fd39f0;
S_000002b088fbe0f0 .scope module, "instreg" "instreg" 14 58, 20 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v000002b088fbe930_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fbe750_0 .net "dhit", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fc0410_0 .var "instr", 31 0;
v000002b088fbe9d0_0 .net "pc", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088fc1630_0 .var "pcFD", 31 0;
v000002b088fc16d0_0 .net "rd", 31 0, v000002b088f0c070_0;  alias, 1 drivers
S_000002b088fbd920 .scope module, "muxALUSrcBE" "mux2" 14 70, 21 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000002b088f544e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000002b088fc3250_0 .net "d0", 31 0, v000002b088fbebb0_0;  alias, 1 drivers
v000002b088fc28f0_0 .net "d1", 31 0, v000002b088fc0050_0;  alias, 1 drivers
v000002b088fc2990_0 .net "s", 0 0, L_000002b088fd1710;  alias, 1 drivers
v000002b088fc20d0_0 .net "y", 31 0, L_000002b088fd2750;  alias, 1 drivers
L_000002b088fd2750 .functor MUXZ 32, v000002b088fbebb0_0, v000002b088fc0050_0, L_000002b088fd1710, C4<>;
S_000002b088fbdab0 .scope module, "muxMemToReg" "mux2" 14 82, 21 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000002b088f54960 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000002b088fc3430_0 .net "d0", 31 0, v000002b088fc5830_0;  alias, 1 drivers
v000002b088fc27b0_0 .net "d1", 31 0, v000002b088fc5790_0;  alias, 1 drivers
v000002b088fc32f0_0 .net "s", 0 0, L_000002b088fd04f0;  alias, 1 drivers
v000002b088fc2b70_0 .net "y", 31 0, L_000002b088fd2e30;  alias, 1 drivers
L_000002b088fd2e30 .functor MUXZ 32, v000002b088fc5830_0, v000002b088fc5790_0, L_000002b088fd04f0, C4<>;
S_000002b088fc4f40 .scope module, "muxPCJumpBranch" "mux2" 14 56, 21 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000002b088f540e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000002b088fc2530_0 .net "d0", 31 0, v000002b088fc2710_0;  alias, 1 drivers
v000002b088fc1e50_0 .net "d1", 31 0, v000002b088fbecf0_0;  alias, 1 drivers
v000002b088fc31b0_0 .net "s", 0 0, L_000002b088f2dfd0;  1 drivers
v000002b088fc2c10_0 .net "y", 31 0, L_000002b088fd01d0;  alias, 1 drivers
L_000002b088fd01d0 .functor MUXZ 32, v000002b088fc2710_0, v000002b088fbecf0_0, L_000002b088f2dfd0, C4<>;
S_000002b088fc37d0 .scope module, "muxStoreData" "mux2" 14 65, 21 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000002b088f544a0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000002b088fc3110_0 .net "d0", 31 0, L_000002b088fcfa50;  alias, 1 drivers
v000002b088fc2170_0 .net "d1", 31 0, L_000002b088fcfb90;  alias, 1 drivers
v000002b088fc2a30_0 .net "s", 0 0, L_000002b088fcf870;  alias, 1 drivers
v000002b088fc2ad0_0 .net "y", 31 0, L_000002b088fd0b30;  alias, 1 drivers
L_000002b088fd0b30 .functor MUXZ 32, L_000002b088fcfa50, L_000002b088fcfb90, L_000002b088fcf870, C4<>;
S_000002b088fc3c80 .scope module, "muxbyte" "mux4" 14 78, 22 8 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_000002b088f54ae0 .param/l "WIDTH" 0 22 8, +C4<00000000000000000000000000001000>;
v000002b088fc18b0_0 .net "d0", 7 0, L_000002b088fd1e90;  1 drivers
v000002b088fc1950_0 .net "d1", 7 0, L_000002b088fd31f0;  1 drivers
v000002b088fc19f0_0 .net "d2", 7 0, L_000002b088fd3330;  1 drivers
v000002b088fc34d0_0 .net "d3", 7 0, L_000002b088fd21b0;  1 drivers
v000002b088fc2850_0 .net "i0", 7 0, L_000002b088fd2bb0;  1 drivers
v000002b088fc1a90_0 .net "i1", 7 0, L_000002b088fd2ed0;  1 drivers
v000002b088fc1bd0_0 .net "s", 1 0, L_000002b088fd2c50;  1 drivers
v000002b088fc1c70_0 .net "y", 7 0, L_000002b088fd2110;  alias, 1 drivers
E_000002b088f54520/0 .event anyedge, v000002b088fc2350_0, v000002b088fc3390_0, v000002b088fc1db0_0, v000002b088fc2210_0;
E_000002b088f54520/1 .event anyedge, v000002b088fbf330_0, v000002b088fc1bd0_0;
E_000002b088f54520 .event/or E_000002b088f54520/0, E_000002b088f54520/1;
L_000002b088fd2430 .part L_000002b088fd2c50, 1, 1;
L_000002b088fd3510 .part L_000002b088fd2c50, 1, 1;
L_000002b088fd3290 .part L_000002b088fd2c50, 0, 1;
S_000002b088fc3960 .scope module, "mux0" "mux2" 22 15, 21 6 0, S_000002b088fc3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000002b088f540a0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v000002b088fc2350_0 .net "d0", 7 0, L_000002b088fd1e90;  alias, 1 drivers
v000002b088fc1db0_0 .net "d1", 7 0, L_000002b088fd3330;  alias, 1 drivers
v000002b088fc23f0_0 .net "s", 0 0, L_000002b088fd2430;  1 drivers
v000002b088fc2fd0_0 .net "y", 7 0, L_000002b088fd2bb0;  alias, 1 drivers
L_000002b088fd2bb0 .functor MUXZ 8, L_000002b088fd1e90, L_000002b088fd3330, L_000002b088fd2430, C4<>;
S_000002b088fc4c20 .scope module, "mux1" "mux2" 22 16, 21 6 0, S_000002b088fc3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000002b088f54820 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v000002b088fc3390_0 .net "d0", 7 0, L_000002b088fd31f0;  alias, 1 drivers
v000002b088fc2210_0 .net "d1", 7 0, L_000002b088fd21b0;  alias, 1 drivers
v000002b088fc1770_0 .net "s", 0 0, L_000002b088fd3510;  1 drivers
v000002b088fc1b30_0 .net "y", 7 0, L_000002b088fd2ed0;  alias, 1 drivers
L_000002b088fd2ed0 .functor MUXZ 8, L_000002b088fd31f0, L_000002b088fd21b0, L_000002b088fd3510, C4<>;
S_000002b088fc5260 .scope module, "mux2" "mux2" 22 17, 21 6 0, S_000002b088fc3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_000002b088f54de0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v000002b088fc1810_0 .net "d0", 7 0, L_000002b088fd2bb0;  alias, 1 drivers
v000002b088fc2cb0_0 .net "d1", 7 0, L_000002b088fd2ed0;  alias, 1 drivers
v000002b088fc2490_0 .net "s", 0 0, L_000002b088fd3290;  1 drivers
v000002b088fc22b0_0 .net "y", 7 0, L_000002b088fd2110;  alias, 1 drivers
L_000002b088fd2110 .functor MUXZ 8, L_000002b088fd2bb0, L_000002b088fd2ed0, L_000002b088fd3290, C4<>;
S_000002b088fc3fa0 .scope module, "muxbytewrite" "mux2" 14 80, 21 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_000002b088f54c60 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v000002b088fc2d50_0 .net "d0", 31 0, L_000002b088fd2e30;  alias, 1 drivers
v000002b088fc2e90_0 .net "d1", 31 0, L_000002b088fd2cf0;  alias, 1 drivers
v000002b088fc1f90_0 .net "s", 0 0, L_000002b088fcf690;  alias, 1 drivers
v000002b088fc2df0_0 .net "y", 31 0, L_000002b088fd1f30;  alias, 1 drivers
L_000002b088fd1f30 .functor MUXZ 32, L_000002b088fd2e30, L_000002b088fd2cf0, L_000002b088fcf690, C4<>;
S_000002b088fc53f0 .scope module, "pc" "pc" 14 55, 23 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v000002b088fc1d10_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fc1ef0_0 .net "en", 0 0, L_000002b088f2e820;  1 drivers
v000002b088fc2030_0 .var "pc", 31 0;
v000002b088fc25d0_0 .net "pc_", 31 0, L_000002b088fd01d0;  alias, 1 drivers
v000002b088fc2f30_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
E_000002b088f54ea0 .event posedge, v000002b088fba6c0_0, v000002b088f415e0_0;
S_000002b088fc4db0 .scope module, "pc_plus4" "pc_plus4" 14 57, 24 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v000002b088fc2670_0 .net "pc", 31 0, v000002b088fc2030_0;  alias, 1 drivers
v000002b088fc2710_0 .var "pc_", 31 0;
E_000002b088f53f60 .event anyedge, v000002b088f42580_0;
S_000002b088fc4130 .scope module, "rdreg" "rdreg" 14 76, 25 1 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v000002b088fc3070_0 .net "ALUOutM", 31 0, v000002b088fbfb50_0;  alias, 1 drivers
v000002b088fc5830_0 .var "ALUOutW", 31 0;
v000002b088fc5e70_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fc6f50_0 .net "en", 0 0, v000002b088f41860_0;  alias, 1 drivers
v000002b088fc6690_0 .net "rd", 31 0, v000002b088f412c0_0;  alias, 1 drivers
v000002b088fc5790_0 .var "result", 31 0;
v000002b088fc65f0_0 .net "wrE", 4 0, v000002b088fbea70_0;  alias, 1 drivers
v000002b088fc67d0_0 .var "wrW", 4 0;
S_000002b088fc4a90 .scope module, "regfile" "regfile" 14 63, 26 7 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v000002b088fc74f0_0 .net *"_ivl_0", 31 0, L_000002b088fd0310;  1 drivers
v000002b088fc6eb0_0 .net *"_ivl_10", 6 0, L_000002b088fd10d0;  1 drivers
L_000002b088fd3768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b088fc5fb0_0 .net *"_ivl_13", 1 0, L_000002b088fd3768;  1 drivers
L_000002b088fd37b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc5650_0 .net/2u *"_ivl_14", 31 0, L_000002b088fd37b0;  1 drivers
v000002b088fc6ff0_0 .net *"_ivl_18", 31 0, L_000002b088fd0db0;  1 drivers
L_000002b088fd37f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc7090_0 .net *"_ivl_21", 26 0, L_000002b088fd37f8;  1 drivers
L_000002b088fd3840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc6050_0 .net/2u *"_ivl_22", 31 0, L_000002b088fd3840;  1 drivers
v000002b088fc6730_0 .net *"_ivl_24", 0 0, L_000002b088fd0270;  1 drivers
v000002b088fc5dd0_0 .net *"_ivl_26", 31 0, L_000002b088fd0450;  1 drivers
L_000002b088fd3888 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc56f0_0 .net *"_ivl_29", 26 0, L_000002b088fd3888;  1 drivers
L_000002b088fd36d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc6af0_0 .net *"_ivl_3", 26 0, L_000002b088fd36d8;  1 drivers
L_000002b088fd38d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b088fc5f10_0 .net/2u *"_ivl_30", 31 0, L_000002b088fd38d0;  1 drivers
v000002b088fc6a50_0 .net *"_ivl_32", 0 0, L_000002b088fd0d10;  1 drivers
v000002b088fc58d0_0 .net *"_ivl_34", 31 0, L_000002b088fd1170;  1 drivers
v000002b088fc60f0_0 .net *"_ivl_36", 6 0, L_000002b088fd1210;  1 drivers
L_000002b088fd3918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b088fc7310_0 .net *"_ivl_39", 1 0, L_000002b088fd3918;  1 drivers
L_000002b088fd3720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc5ab0_0 .net/2u *"_ivl_4", 31 0, L_000002b088fd3720;  1 drivers
L_000002b088fd3960 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v000002b088fc73b0_0 .net/2u *"_ivl_40", 31 0, L_000002b088fd3960;  1 drivers
v000002b088fc6b90_0 .net *"_ivl_42", 31 0, L_000002b088fd09f0;  1 drivers
L_000002b088fd39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b088fc5970_0 .net/2u *"_ivl_44", 31 0, L_000002b088fd39a8;  1 drivers
v000002b088fc5b50_0 .net *"_ivl_6", 0 0, L_000002b088fd0950;  1 drivers
v000002b088fc6c30_0 .net *"_ivl_8", 31 0, L_000002b088fd1ad0;  1 drivers
v000002b088fc7130_0 .net "clk", 0 0, v000002b088fca5f0_0;  alias, 1 drivers
v000002b088fc6cd0_0 .net "ra1", 4 0, L_000002b088fd1030;  alias, 1 drivers
v000002b088fc5bf0_0 .net "ra2", 4 0, L_000002b088fcf910;  alias, 1 drivers
v000002b088fc6190_0 .net "rd1", 31 0, L_000002b088fd1c10;  alias, 1 drivers
v000002b088fc64b0_0 .net "rd2", 31 0, L_000002b088fcfa50;  alias, 1 drivers
v000002b088fc71d0_0 .net "reset", 0 0, v000002b088fcac30_0;  alias, 1 drivers
v000002b088fc7270 .array "rf", 0 31, 31 0;
v000002b088fc6910_0 .net "wa3", 4 0, v000002b088fc67d0_0;  alias, 1 drivers
v000002b088fc62d0_0 .net "wd3", 31 0, L_000002b088fd2e30;  alias, 1 drivers
v000002b088fc5a10_0 .net "we3", 0 0, L_000002b088fcf9b0;  alias, 1 drivers
E_000002b088f542e0/0 .event anyedge, v000002b088fba6c0_0;
E_000002b088f542e0/1 .event posedge, v000002b088f415e0_0;
E_000002b088f542e0 .event/or E_000002b088f542e0/0, E_000002b088f542e0/1;
L_000002b088fd0310 .concat [ 5 27 0 0], L_000002b088fd1030, L_000002b088fd36d8;
L_000002b088fd0950 .cmp/ne 32, L_000002b088fd0310, L_000002b088fd3720;
L_000002b088fd1ad0 .array/port v000002b088fc7270, L_000002b088fd10d0;
L_000002b088fd10d0 .concat [ 5 2 0 0], L_000002b088fd1030, L_000002b088fd3768;
L_000002b088fd1c10 .functor MUXZ 32, L_000002b088fd37b0, L_000002b088fd1ad0, L_000002b088fd0950, C4<>;
L_000002b088fd0db0 .concat [ 5 27 0 0], L_000002b088fcf910, L_000002b088fd37f8;
L_000002b088fd0270 .cmp/ne 32, L_000002b088fd0db0, L_000002b088fd3840;
L_000002b088fd0450 .concat [ 5 27 0 0], L_000002b088fcf910, L_000002b088fd3888;
L_000002b088fd0d10 .cmp/ne 32, L_000002b088fd0450, L_000002b088fd38d0;
L_000002b088fd1170 .array/port v000002b088fc7270, L_000002b088fd1210;
L_000002b088fd1210 .concat [ 5 2 0 0], L_000002b088fcf910, L_000002b088fd3918;
L_000002b088fd09f0 .functor MUXZ 32, L_000002b088fd3960, L_000002b088fd1170, L_000002b088fd0d10, C4<>;
L_000002b088fcfa50 .functor MUXZ 32, L_000002b088fd39a8, L_000002b088fd09f0, L_000002b088fd0270, C4<>;
S_000002b088fc4770 .scope module, "signImm" "signextD" 14 66, 27 6 0, S_000002b088fbe280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v000002b088fc69b0_0 .net *"_ivl_1", 0 0, L_000002b088fcfc30;  1 drivers
v000002b088fc6d70_0 .net *"_ivl_11", 6 0, L_000002b088fd0ef0;  1 drivers
v000002b088fc7450_0 .net *"_ivl_13", 4 0, L_000002b088fd12b0;  1 drivers
v000002b088fc6230_0 .net *"_ivl_3", 0 0, L_000002b088fd0bd0;  1 drivers
v000002b088fc5c90_0 .net *"_ivl_5", 5 0, L_000002b088fd0c70;  1 drivers
v000002b088fc5d30_0 .net *"_ivl_7", 3 0, L_000002b088fcfcd0;  1 drivers
v000002b088fc6e10_0 .net "instr", 31 0, v000002b088fc0410_0;  alias, 1 drivers
v000002b088fc6370_0 .net "isBranch", 0 0, L_000002b088fd0090;  alias, 1 drivers
v000002b088fc6410_0 .net "isJump", 0 0, L_000002b088fd1670;  alias, 1 drivers
v000002b088fc6870_0 .net "isLoad", 0 0, L_000002b088fd1d50;  alias, 1 drivers
v000002b088fc84d0_0 .net "isStore", 0 0, L_000002b088fd1530;  alias, 1 drivers
v000002b088fc9a10_0 .net "tempBranch", 11 0, L_000002b088fd0e50;  1 drivers
v000002b088fc93d0_0 .net "tempStore", 11 0, L_000002b088fd1350;  1 drivers
v000002b088fc82f0_0 .var "y", 31 0;
E_000002b088f54620/0 .event anyedge, v000002b088fba800_0, v000002b088fc0410_0, v000002b088fbad00_0, v000002b088fc93d0_0;
E_000002b088f54620/1 .event anyedge, v000002b088fba300_0, v000002b088fc9a10_0, v000002b088fb99a0_0;
E_000002b088f54620 .event/or E_000002b088f54620/0, E_000002b088f54620/1;
L_000002b088fcfc30 .part v000002b088fc0410_0, 31, 1;
L_000002b088fd0bd0 .part v000002b088fc0410_0, 7, 1;
L_000002b088fd0c70 .part v000002b088fc0410_0, 25, 6;
L_000002b088fcfcd0 .part v000002b088fc0410_0, 8, 4;
L_000002b088fd0e50 .concat [ 4 6 1 1], L_000002b088fcfcd0, L_000002b088fd0c70, L_000002b088fd0bd0, L_000002b088fcfc30;
L_000002b088fd0ef0 .part v000002b088fc0410_0, 25, 7;
L_000002b088fd12b0 .part v000002b088fc0410_0, 7, 5;
L_000002b088fd1350 .concat [ 5 7 0 0], L_000002b088fd12b0, L_000002b088fd0ef0;
    .scope S_000002b088dceb30;
T_0 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fb9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002b088fb9d60_0;
    %assign/vec4 v000002b088fbb2a0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b088ecdd40;
T_1 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fba260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002b088fbb160_0;
    %assign/vec4 v000002b088fb9720_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b088ecded0;
T_2 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fbab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002b088fbb0c0_0;
    %assign/vec4 v000002b088fba120_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b088dcecc0;
T_3 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fba9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002b088fbb340_0;
    %assign/vec4 v000002b088fb9f40_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b088df8fd0;
T_4 ;
    %wait E_000002b088f53fa0;
    %load/vec4 v000002b088fbc3b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002b088fbbcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002b088fbbf50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000002b088fbc770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000002b088fbc770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000002b088fbc770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000002b088fbc770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000002b088fbc770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002b088fbce50_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002b088df8cb0;
T_5 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088ef2190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002b088ef2c30_0;
    %assign/vec4 v000002b088ef3f90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b088df8e40;
T_6 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fbb020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002b088fb9cc0_0;
    %assign/vec4 v000002b088ef08f0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b088e21e40;
T_7 ;
    %wait E_000002b088f54e60;
    %load/vec4 v000002b088fba6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002b088fba580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v000002b088fb9680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002b088fbb200_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002b088e21b60;
T_8 ;
    %wait E_000002b088f53fe0;
    %vpi_call/w 10 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v000002b088fbc590_0, v000002b088fbc310_0, v000002b088fbc130_0, v000002b088fbd210_0, v000002b088fbd350_0, v000002b088fbc270_0, v000002b088fbcdb0_0, v000002b088fbc950_0, v000002b088fbbd70_0, v000002b088fbb690_0, v000002b088fbbeb0_0, v000002b088fbcd10_0 {0 0 0};
    %vpi_call/w 10 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000002b088fc53f0;
T_9 ;
    %wait E_000002b088f54ea0;
    %load/vec4 v000002b088fc2f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b088fc2030_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002b088fc1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002b088fc25d0_0;
    %assign/vec4 v000002b088fc2030_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002b088fc4db0;
T_10 ;
    %wait E_000002b088f53f60;
    %load/vec4 v000002b088fc2670_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002b088fc2710_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002b088fbe0f0;
T_11 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fbe750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002b088fc16d0_0;
    %assign/vec4 v000002b088fc0410_0, 0;
    %load/vec4 v000002b088fbe9d0_0;
    %assign/vec4 v000002b088fc1630_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002b088fc4a90;
T_12 ;
    %wait E_000002b088f542e0;
    %load/vec4 v000002b088fc71d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
T_12.0 ;
    %load/vec4 v000002b088fc71d0_0;
    %nor/r;
    %load/vec4 v000002b088fc5a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002b088fc62d0_0;
    %load/vec4 v000002b088fc6910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088fc7270, 0, 4;
    %vpi_call/w 26 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v000002b088fc6910_0, v000002b088fc62d0_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b088fc4770;
T_13 ;
    %wait E_000002b088f54620;
    %load/vec4 v000002b088fc6870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b088fc82f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002b088fc84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b088fc93d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b088fc82f0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002b088fc6370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b088fc9a10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b088fc82f0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000002b088fc6410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b088fc6e10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b088fc82f0_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002b088fbd790;
T_14 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fbe7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002b088fbf0b0_0;
    %assign/vec4 v000002b088fbfe70_0, 0;
    %load/vec4 v000002b088fbf150_0;
    %assign/vec4 v000002b088fbebb0_0, 0;
    %load/vec4 v000002b088fbe890_0;
    %assign/vec4 v000002b088fbf6f0_0, 0;
    %load/vec4 v000002b088fbf150_0;
    %assign/vec4 v000002b088fbf510_0, 0;
    %load/vec4 v000002b088fc00f0_0;
    %assign/vec4 v000002b088fc0050_0, 0;
    %load/vec4 v000002b088fbfc90_0;
    %assign/vec4 v000002b088fbf8d0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002b088fbdc40;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088fbf790_0, 0;
    %end;
    .thread T_15;
    .scope S_000002b088fbdc40;
T_16 ;
    %wait E_000002b088f542a0;
    %load/vec4 v000002b088fbc450_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v000002b088fbcbd0_0;
    %load/vec4 v000002b088fbd3f0_0;
    %and;
    %assign/vec4 v000002b088fbb870_0, 0;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v000002b088fbcbd0_0;
    %load/vec4 v000002b088fbd3f0_0;
    %or;
    %assign/vec4 v000002b088fbb870_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v000002b088fbca90_0;
    %assign/vec4 v000002b088fbb870_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v000002b088fbcbd0_0;
    %load/vec4 v000002b088fbd2b0_0;
    %mul;
    %assign/vec4 v000002b088fbb870_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v000002b088fbca90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v000002b088fbb870_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v000002b088fbb870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088fbf790_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088fbf790_0, 0;
T_16.7 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002b088fbe410;
T_17 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fbffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002b088fbe610_0;
    %assign/vec4 v000002b088fbfb50_0, 0;
    %load/vec4 v000002b088fbf470_0;
    %assign/vec4 v000002b088fbef70_0, 0;
    %load/vec4 v000002b088fbfbf0_0;
    %assign/vec4 v000002b088fbecf0_0, 0;
    %load/vec4 v000002b088fbfab0_0;
    %assign/vec4 v000002b088fbeb10_0, 0;
    %load/vec4 v000002b088fbf3d0_0;
    %assign/vec4 v000002b088fbea70_0, 0;
    %load/vec4 v000002b088fbf830_0;
    %assign/vec4 v000002b088fbed90_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002b088fbd600;
T_18 ;
    %wait E_000002b088f54a60;
    %load/vec4 v000002b088fbee30_0;
    %load/vec4 v000002b088fbf970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v000002b088fc04b0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002b088fc4130;
T_19 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088fc6f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000002b088fc6690_0;
    %assign/vec4 v000002b088fc5790_0, 0;
    %load/vec4 v000002b088fc65f0_0;
    %assign/vec4 v000002b088fc67d0_0, 0;
    %load/vec4 v000002b088fc3070_0;
    %assign/vec4 v000002b088fc5830_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002b088fc3c80;
T_20 ;
    %wait E_000002b088f54520;
    %vpi_call/w 22 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v000002b088fc18b0_0, v000002b088fc1950_0, v000002b088fc19f0_0, v000002b088fc34d0_0, v000002b088fc1c70_0, v000002b088fc1bd0_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002b088fbe280;
T_21 ;
    %wait E_000002b088f53fe0;
    %delay 1, 0;
    %vpi_call/w 14 87 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 88 "$display", "INSTREG: instr=%h", v000002b088fc8750_0 {0 0 0};
    %vpi_call/w 14 89 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v000002b088fc8cf0_0, v000002b088fc7fd0_0, v000002b088fc8bb0_0, v000002b088fc98d0_0, v000002b088fc9830_0 {0 0 0};
    %vpi_call/w 14 90 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v000002b088fc8cf0_0, v000002b088fc9970_0, v000002b088fc89d0_0, v000002b088fc8610_0 {0 0 0};
    %vpi_call/w 14 91 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v000002b088fc95b0_0, v000002b088fc8f70_0, v000002b088fc8070_0 {0 0 0};
    %vpi_call/w 14 92 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v000002b088fc8890_0, v000002b088fc7e90_0, v000002b088fc8570_0 {0 0 0};
    %vpi_call/w 14 93 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_000002b088e232f0;
T_22 ;
    %wait E_000002b088f53fe0;
    %load/vec4 v000002b088fca690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 9 22 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v000002b088fca690_0, v000002b088fc7850_0, v000002b088fcb1d0_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002b088e282b0;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b088f40e60, 4, 0;
    %end;
    .thread T_23;
    .scope S_000002b088e282b0;
T_24 ;
    %wait E_000002b088f54be0;
    %load/vec4 v000002b088f41c20_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002b088f41900_0, 0, 32;
    %load/vec4 v000002b088f41900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b088f40f00_0, 0, 32;
    %load/vec4 v000002b088f41900_0;
    %addi 2, 0, 32;
    %store/vec4 v000002b088f40be0_0, 0, 32;
    %load/vec4 v000002b088f41900_0;
    %addi 3, 0, 32;
    %store/vec4 v000002b088f41400_0, 0, 32;
    %ix/getv 4, v000002b088f41400_0;
    %load/vec4a v000002b088f40e60, 4;
    %ix/getv 4, v000002b088f40be0_0;
    %load/vec4a v000002b088f40e60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002b088f40f00_0;
    %load/vec4a v000002b088f40e60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002b088f41900_0;
    %load/vec4a v000002b088f40e60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b088f41b80_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002b088e282b0;
T_25 ;
    %wait E_000002b088f54b60;
    %load/vec4 v000002b088f42080_0;
    %load/vec4 v000002b088f41c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000002b088f40d20_0;
    %load/vec4 v000002b088f41c20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40e60, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002b088e282b0;
T_26 ;
    %wait E_000002b088f53fe0;
    %load/vec4 v000002b088f42080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v000002b088f41c20_0, v000002b088f40d20_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002b088f69010;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %end;
    .thread T_27;
    .scope S_000002b088f69010;
T_28 ;
    %wait E_000002b088f54ce0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f41cc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f40aa0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f42120_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f41040_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f40fa0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f419a0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f42620_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f41680_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f42300_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f417c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f41720_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f41540_0, 0;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000002b088f40b40_0, 0;
    %load/vec4 v000002b088f41360_0;
    %load/vec4 v000002b088f41e00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f414a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
T_28.8 ;
    %load/vec4 v000002b088f41360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %jmp T_28.22;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.22;
T_28.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.22;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.22;
T_28.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.22;
T_28.22 ;
    %pop/vec4 1;
T_28.12 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.26, 5;
    %jmp/1 T_28.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_28.25;
T_28.26 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f414a0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
T_28.24 ;
    %load/vec4 v000002b088f41360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.27, 8;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.29 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %jmp T_28.33;
T_28.30 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.33;
T_28.31 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
T_28.28 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.42, 5;
    %jmp/1 T_28.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_28.41;
T_28.42 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f414a0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
T_28.40 ;
    %load/vec4 v000002b088f41360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.53, 6;
    %jmp T_28.54;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.54;
T_28.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.54;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.54;
T_28.54 ;
    %pop/vec4 1;
T_28.44 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.58, 5;
    %jmp/1 T_28.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_28.57;
T_28.58 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f414a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f41860_0, 0;
T_28.56 ;
    %load/vec4 v000002b088f41360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %jmp T_28.65;
T_28.61 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 0, 4;
    %jmp T_28.65;
T_28.62 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.65;
T_28.63 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.65;
T_28.64 ;
    %load/vec4 v000002b088f41180_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f421c0, 4, 5;
    %jmp T_28.65;
T_28.65 ;
    %pop/vec4 1;
    %jmp T_28.60;
T_28.59 ;
    %load/vec4 v000002b088f40a00_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.69, 6;
    %jmp T_28.70;
T_28.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.70;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.70;
T_28.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f421c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f412c0_0, 0;
    %jmp T_28.70;
T_28.70 ;
    %pop/vec4 1;
T_28.60 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002b088e193a0;
T_29 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v000002b088f41220 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000002b088e193a0;
T_30 ;
    %wait E_000002b088f53f20;
    %load/vec4 v000002b088f42580_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002b088f42260_0, 0, 32;
    %load/vec4 v000002b088f42260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b088f41a40_0, 0, 32;
    %load/vec4 v000002b088f42260_0;
    %addi 2, 0, 32;
    %store/vec4 v000002b088f423a0_0, 0, 32;
    %load/vec4 v000002b088f42260_0;
    %addi 3, 0, 32;
    %store/vec4 v000002b088f42440_0, 0, 32;
    %ix/getv 4, v000002b088f42440_0;
    %load/vec4a v000002b088f41220, 4;
    %ix/getv 4, v000002b088f423a0_0;
    %load/vec4a v000002b088f41220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002b088f41a40_0;
    %load/vec4a v000002b088f41220, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002b088f42260_0;
    %load/vec4a v000002b088f41220, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b088f41d60_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002b088e25f40;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %end;
    .thread T_31;
    .scope S_000002b088e25f40;
T_32 ;
    %wait E_000002b088f54220;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f0c430_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f0c4d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f41f40_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088f0c570_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f0d010_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f41fe0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088ef3950_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f0d150_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f426c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v000002b088ef3130_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v000002b088f0c110_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v000002b088f40820_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v000002b088f0c750_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.11;
T_32.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.13, 5;
    %jmp/1 T_32.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_32.12;
T_32.13 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f0bc10_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
T_32.6 ;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %jmp T_32.20;
T_32.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.20;
T_32.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.20;
T_32.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.20;
T_32.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.20;
T_32.20 ;
    %pop/vec4 1;
    %jmp T_32.15;
T_32.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.22, 5;
    %jmp/1 T_32.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_32.21;
T_32.22 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f0bc10_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
T_32.15 ;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %jmp T_32.29;
T_32.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.29;
T_32.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.29;
T_32.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.29;
T_32.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.29;
T_32.29 ;
    %pop/vec4 1;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.31, 5;
    %jmp/1 T_32.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_32.30;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f0bc10_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
T_32.24 ;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b088f40c80, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v000002b088f0c070_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
    %jmp T_32.33;
T_32.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %load/vec4 v000002b088f41ea0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.40, 5;
    %jmp/1 T_32.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002b088f54b60;
    %jmp T_32.39;
T_32.40 ;
    %pop/vec4 1;
    %load/vec4 v000002b088f0bc10_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b088f40c80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b088f408c0_0, 0;
T_32.33 ;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000002b088f280a0;
T_33 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b088f280a0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_000002b088f280a0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b088fcac30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b088fcac30_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000002b088f280a0;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b088fca5f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b088fca5f0_0, 0, 1;
    %delay 5, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000002b088f280a0;
T_36 ;
    %wait E_000002b088f53fe0;
    %load/vec4 v000002b088fcab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000002b088fca870_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000002b088fcb090_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_36.2 ;
    %jmp T_36.1;
T_36.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
