<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86OptimizeLEAs.cpp source code [llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86OptimizeLEAs.cpp.html'>X86OptimizeLEAs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86OptimizeLEAs.cpp - optimize usage of LEA instructions -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the pass that performs some optimizations with LEA</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions in order to improve performance and code size.</i></td></tr>
<tr><th id="11">11</th><td><i>// Currently, it does two things:</i></td></tr>
<tr><th id="12">12</th><td><i>// 1) If there are two LEA instructions calculating addresses which only differ</i></td></tr>
<tr><th id="13">13</th><td><i>//    by displacement inside a basic block, one of them is removed.</i></td></tr>
<tr><th id="14">14</th><td><i>// 2) Address calculations in load and store instructions are replaced by</i></td></tr>
<tr><th id="15">15</th><td><i>//    existing LEA def registers where possible.</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMapInfo.h.html">"llvm/ADT/DenseMapInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/Hashing.h.html">"llvm/ADT/Hashing.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "x86-optimize-LEAs"</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="55">55</th><td>    <dfn class="tu decl def" id="DisableX86LEAOpt" title='DisableX86LEAOpt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableX86LEAOpt">DisableX86LEAOpt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-x86-lea-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="56">56</th><td>                     <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86: Disable LEA optimizations."</q>),</td></tr>
<tr><th id="57">57</th><td>                     <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSubstLEAs = {&quot;x86-optimize-LEAs&quot;, &quot;NumSubstLEAs&quot;, &quot;Number of LEA instruction substitutions&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSubstLEAs" title='NumSubstLEAs' data-ref="NumSubstLEAs">NumSubstLEAs</dfn>, <q>"Number of LEA instruction substitutions"</q>);</td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumRedundantLEAs = {&quot;x86-optimize-LEAs&quot;, &quot;NumRedundantLEAs&quot;, &quot;Number of redundant LEA instructions removed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRedundantLEAs" title='NumRedundantLEAs' data-ref="NumRedundantLEAs">NumRedundantLEAs</dfn>, <q>"Number of redundant LEA instructions removed"</q>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc" data-doc="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">/// Returns true if two machine operands are identical and they are not</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">/// physical registers.</i></td></tr>
<tr><th id="64">64</th><td><em>static</em> <b>inline</b> <em>bool</em> <a class="tu decl" href="#_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_" title='isIdenticalOp' data-type='bool isIdenticalOp(const llvm::MachineOperand &amp; MO1, const llvm::MachineOperand &amp; MO2)' data-ref="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">isIdenticalOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="1MO1">MO1</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="2MO2" title='MO2' data-type='const llvm::MachineOperand &amp;' data-ref="2MO2">MO2</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">/// Returns true if two address displacement operands are of the same</i></td></tr>
<tr><th id="68">68</th><td><i class="doc" data-doc="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">/// type and use the same symbol/index/address regardless of the offset.</i></td></tr>
<tr><th id="69">69</th><td><em>static</em> <em>bool</em> <a class="tu decl" href="#_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_" title='isSimilarDispOp' data-type='bool isSimilarDispOp(const llvm::MachineOperand &amp; MO1, const llvm::MachineOperand &amp; MO2)' data-ref="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">isSimilarDispOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="3MO1">MO1</dfn>,</td></tr>
<tr><th id="70">70</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="4MO2" title='MO2' data-type='const llvm::MachineOperand &amp;' data-ref="4MO2">MO2</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc" data-doc="_ZL5isLEARKN4llvm12MachineInstrE">/// Returns true if the instruction is LEA.</i></td></tr>
<tr><th id="73">73</th><td><em>static</em> <b>inline</b> <em>bool</em> <a class="tu decl" href="#_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-type='bool isLEA(const llvm::MachineInstr &amp; MI)' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>namespace</b> {</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc" data-doc="(anonymousnamespace)::MemOpKey">/// A key based on instruction's memory operands.</i></td></tr>
<tr><th id="78">78</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</dfn> {</td></tr>
<tr><th id="79">79</th><td><b>public</b>:</td></tr>
<tr><th id="80">80</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_" title='(anonymous namespace)::MemOpKey::MemOpKey' data-type='void (anonymous namespace)::MemOpKey::MemOpKey(const llvm::MachineOperand * Base, const llvm::MachineOperand * Scale, const llvm::MachineOperand * Index, const llvm::MachineOperand * Segment, const llvm::MachineOperand * Disp)' data-ref="_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_">MemOpKey</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="6Base" title='Base' data-type='const llvm::MachineOperand *' data-ref="6Base">Base</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="7Scale" title='Scale' data-type='const llvm::MachineOperand *' data-ref="7Scale">Scale</dfn>,</td></tr>
<tr><th id="81">81</th><td>           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="8Index" title='Index' data-type='const llvm::MachineOperand *' data-ref="8Index">Index</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="9Segment" title='Segment' data-type='const llvm::MachineOperand *' data-ref="9Segment">Segment</dfn>,</td></tr>
<tr><th id="82">82</th><td>           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="10Disp" title='Disp' data-type='const llvm::MachineOperand *' data-ref="10Disp">Disp</dfn>)</td></tr>
<tr><th id="83">83</th><td>      : <a class="tu member" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='w' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>(<a class="local col0 ref" href="#10Disp" title='Disp' data-ref="10Disp">Disp</a>) {</td></tr>
<tr><th id="84">84</th><td>    <a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='w' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>0</var>] = <a class="local col6 ref" href="#6Base" title='Base' data-ref="6Base">Base</a>;</td></tr>
<tr><th id="85">85</th><td>    <a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='w' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>1</var>] = <a class="local col7 ref" href="#7Scale" title='Scale' data-ref="7Scale">Scale</a>;</td></tr>
<tr><th id="86">86</th><td>    <a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='w' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>2</var>] = <a class="local col8 ref" href="#8Index" title='Index' data-ref="8Index">Index</a>;</td></tr>
<tr><th id="87">87</th><td>    <a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='w' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>3</var>] = <a class="local col9 ref" href="#9Segment" title='Segment' data-ref="9Segment">Segment</a>;</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18MemOpKeyeqERKS0_" title='(anonymous namespace)::MemOpKey::operator==' data-type='bool (anonymous namespace)::MemOpKey::operator==(const (anonymous namespace)::MemOpKey &amp; Other) const' data-ref="_ZNK12_GLOBAL__N_18MemOpKeyeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> &amp;<dfn class="local col1 decl" id="11Other" title='Other' data-type='const (anonymous namespace)::MemOpKey &amp;' data-ref="11Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="91">91</th><td>    <i>// Addresses' bases, scales, indices and segments must be identical.</i></td></tr>
<tr><th id="92">92</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="12i" title='i' data-type='int' data-ref="12i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> &lt; <var>4</var>; ++<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>)</td></tr>
<tr><th id="93">93</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_" title='isIdenticalOp' data-use='c' data-ref="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">isIdenticalOp</a>(*<a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>], *<a class="local col1 ref" href="#11Other" title='Other' data-ref="11Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>]))</td></tr>
<tr><th id="94">94</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <i>// Addresses' displacements don't have to be exactly the same. It only</i></td></tr>
<tr><th id="97">97</th><td><i>    // matters that they use the same symbol/index/address. Immediates' or</i></td></tr>
<tr><th id="98">98</th><td><i>    // offsets' differences will be taken care of during instruction</i></td></tr>
<tr><th id="99">99</th><td><i>    // substitution.</i></td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <a class="tu ref" href="#_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_" title='isSimilarDispOp' data-use='c' data-ref="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">isSimilarDispOp</a>(*<a class="tu member" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>, *<a class="local col1 ref" href="#11Other" title='Other' data-ref="11Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>);</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i  data-doc="(anonymousnamespace)::MemOpKey::Operands">// Address' base, scale, index and segment operands.</i></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-type='const llvm::MachineOperand *[4]' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</dfn>[<var>4</var>];</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i  data-doc="(anonymousnamespace)::MemOpKey::Disp">// Address' displacement operand.</i></td></tr>
<tr><th id="107">107</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-type='const llvm::MachineOperand *' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</dfn>;</td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i class="doc">/// Provide DenseMapInfo for MemOpKey.</i></td></tr>
<tr><th id="113">113</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="tu type def" id="llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo"><a class="type" href="../../../include/llvm/ADT/DenseMapInfo.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a></dfn>&lt;<a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a>&gt; {</td></tr>
<tr><th id="116">116</th><td>  <b>using</b> <dfn class="typedef" id="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMapInfo.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>static</em> <b>inline</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> <dfn class="tu decl def" id="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getEmptyKey' data-type='static (anonymous namespace)::MemOpKey llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getEmptyKey()' data-ref="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE11getEmptyKeyEv">getEmptyKey</dfn>() {</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_" title='(anonymous namespace)::MemOpKey::MemOpKey' data-use='c' data-ref="_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_">(</a><a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>(), <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>(),</td></tr>
<tr><th id="120">120</th><td>                    <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>(), <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>(),</td></tr>
<tr><th id="121">121</th><td>                    <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>());</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>static</em> <b>inline</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> <dfn class="tu decl def" id="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getTombstoneKey' data-type='static (anonymous namespace)::MemOpKey llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getTombstoneKey()' data-ref="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE15getTombstoneKeyEv">getTombstoneKey</dfn>() {</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_" title='(anonymous namespace)::MemOpKey::MemOpKey' data-use='c' data-ref="_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_">(</a><a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>(), <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>(),</td></tr>
<tr><th id="126">126</th><td>                    <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>(), <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>(),</td></tr>
<tr><th id="127">127</th><td>                    <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>());</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE12getHashValueERKS2_" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getHashValue' data-type='static unsigned int llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::getHashValue(const (anonymous namespace)::MemOpKey &amp; Val)' data-ref="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE12getHashValueERKS2_">getHashValue</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> &amp;<dfn class="local col3 decl" id="13Val" title='Val' data-type='const (anonymous namespace)::MemOpKey &amp;' data-ref="13Val">Val</dfn>) {</td></tr>
<tr><th id="131">131</th><td>    <i>// Checking any field of MemOpKey is enough to determine if the key is</i></td></tr>
<tr><th id="132">132</th><td><i>    // empty or tombstone.</i></td></tr>
<tr><th id="133">133</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val.Disp != PtrInfo::getEmptyKey() &amp;&amp; &quot;Cannot hash the empty key&quot;) ? void (0) : __assert_fail (&quot;Val.Disp != PtrInfo::getEmptyKey() &amp;&amp; \&quot;Cannot hash the empty key\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 133, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> != <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>() &amp;&amp; <q>"Cannot hash the empty key"</q>);</td></tr>
<tr><th id="134">134</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val.Disp != PtrInfo::getTombstoneKey() &amp;&amp; &quot;Cannot hash the tombstone key&quot;) ? void (0) : __assert_fail (&quot;Val.Disp != PtrInfo::getTombstoneKey() &amp;&amp; \&quot;Cannot hash the tombstone key\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 135, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> != <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>() &amp;&amp;</td></tr>
<tr><th id="135">135</th><td>           <q>"Cannot hash the tombstone key"</q>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <a class="type" href="../../../include/llvm/ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="local col4 decl" id="14Hash" title='Hash' data-type='llvm::hash_code' data-ref="14Hash">Hash</dfn> = <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(*<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>0</var>], *<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>1</var>],</td></tr>
<tr><th id="138">138</th><td>                                  *<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>2</var>], *<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Operands" title='(anonymous namespace)::MemOpKey::Operands' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Operands">Operands</a>[<var>3</var>]);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <i>// If the address displacement is an immediate, it should not affect the</i></td></tr>
<tr><th id="141">141</th><td><i>    // hash so that memory operands which differ only be immediate displacement</i></td></tr>
<tr><th id="142">142</th><td><i>    // would have the same hash. If the address displacement is something else,</i></td></tr>
<tr><th id="143">143</th><td><i>    // we should reflect symbol/index/address in the hash.</i></td></tr>
<tr><th id="144">144</th><td>    <b>switch</b> (<a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="145">145</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="146">146</th><td>      <b>break</b>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="149">149</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="150">150</th><td>      <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="152">152</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>());</td></tr>
<tr><th id="153">153</th><td>      <b>break</b>;</td></tr>
<tr><th id="154">154</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="155">155</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="156">156</th><td>      <b>break</b>;</td></tr>
<tr><th id="157">157</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="158">158</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>());</td></tr>
<tr><th id="159">159</th><td>      <b>break</b>;</td></tr>
<tr><th id="160">160</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="161">161</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>());</td></tr>
<tr><th id="162">162</th><td>      <b>break</b>;</td></tr>
<tr><th id="163">163</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="164">164</th><td>      <a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#71" title='llvm::hash_code::operator=' data-ref="_ZN4llvm9hash_codeaSEOS0_">=</a> <a class="ref" href="../../../include/llvm/ADT/Hashing.h.html#_ZN4llvm12hash_combineEDpRKT_" title='llvm::hash_combine' data-ref="_ZN4llvm12hash_combineEDpRKT_">hash_combine</a>(<a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>, <a class="local col3 ref" href="#13Val" title='Val' data-ref="13Val">Val</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="165">165</th><td>      <b>break</b>;</td></tr>
<tr><th id="166">166</th><td>    <b>default</b>:</td></tr>
<tr><th id="167">167</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid address displacement operand&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 167)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid address displacement operand"</q>);</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <b>return</b> (<em>unsigned</em>)<a class="ref fake" href="../../../include/llvm/ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="local col4 ref" href="#14Hash" title='Hash' data-ref="14Hash">Hash</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE7isEqualERKS2_S5_" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::isEqual' data-type='static bool llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::isEqual(const (anonymous namespace)::MemOpKey &amp; LHS, const (anonymous namespace)::MemOpKey &amp; RHS)' data-ref="_ZN4llvm12DenseMapInfoIN12_GLOBAL__N_18MemOpKeyEE7isEqualERKS2_S5_">isEqual</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> &amp;<dfn class="local col5 decl" id="15LHS" title='LHS' data-type='const (anonymous namespace)::MemOpKey &amp;' data-ref="15LHS">LHS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> &amp;<dfn class="local col6 decl" id="16RHS" title='RHS' data-type='const (anonymous namespace)::MemOpKey &amp;' data-ref="16RHS">RHS</dfn>) {</td></tr>
<tr><th id="174">174</th><td>    <i>// Checking any field of MemOpKey is enough to determine if the key is</i></td></tr>
<tr><th id="175">175</th><td><i>    // empty or tombstone.</i></td></tr>
<tr><th id="176">176</th><td>    <b>if</b> (<a class="local col6 ref" href="#16RHS" title='RHS' data-ref="16RHS">RHS</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> == <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>())</td></tr>
<tr><th id="177">177</th><td>      <b>return</b> <a class="local col5 ref" href="#15LHS" title='LHS' data-ref="15LHS">LHS</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> == <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E11getEmptyKeyEv">getEmptyKey</a>();</td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (<a class="local col6 ref" href="#16RHS" title='RHS' data-ref="16RHS">RHS</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> == <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>())</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <a class="local col5 ref" href="#15LHS" title='LHS' data-ref="15LHS">LHS</a>.<a class="tu ref" href="#(anonymousnamespace)::MemOpKey::Disp" title='(anonymous namespace)::MemOpKey::Disp' data-use='r' data-ref="(anonymousnamespace)::MemOpKey::Disp">Disp</a> == <a class="typedef" href="#llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo" title='llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;::PtrInfo' data-type='DenseMapInfo&lt;const llvm::MachineOperand *&gt;' data-ref="llvm::DenseMapInfo{(anonymousnamespace)::MemOpKey}::PtrInfo">PtrInfo</a>::<a class="ref" href="../../../include/llvm/ADT/DenseMapInfo.h.html#_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;type-parameter-0-0 *&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoIPT_E15getTombstoneKeyEv">getTombstoneKey</a>();</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <a class="local col5 ref" href="#15LHS" title='LHS' data-ref="15LHS">LHS</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_18MemOpKeyeqERKS0_" title='(anonymous namespace)::MemOpKey::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_18MemOpKeyeqERKS0_">==</a> <a class="local col6 ref" href="#16RHS" title='RHS' data-ref="16RHS">RHS</a>;</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i class="doc" data-doc="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj">/// Returns a hash table key based on memory operands of<span class="command"> \p</span> <span class="arg">MI.</span> The</i></td></tr>
<tr><th id="187">187</th><td><i class="doc" data-doc="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj">/// number of the first memory operand of<span class="command"> \p</span> <span class="arg">MI</span> is specified through<span class="command"> \p</span> <span class="arg">N.</span></i></td></tr>
<tr><th id="188">188</th><td><em>static</em> <b>inline</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a> <dfn class="tu decl def" id="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj" title='getMemOpKey' data-type='(anonymous namespace)::MemOpKey getMemOpKey(const llvm::MachineInstr &amp; MI, unsigned int N)' data-ref="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj">getMemOpKey</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18N" title='N' data-type='unsigned int' data-ref="18N">N</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isLEA(MI) || MI.mayLoadOrStore()) &amp;&amp; &quot;The instruction must be a LEA, a load or a store&quot;) ? void (0) : __assert_fail (&quot;(isLEA(MI) || MI.mayLoadOrStore()) &amp;&amp; \&quot;The instruction must be a LEA, a load or a store\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu ref" href="#_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-use='c' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>) || <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()) &amp;&amp;</td></tr>
<tr><th id="190">190</th><td>         <q>"The instruction must be a LEA, a load or a store"</q>);</td></tr>
<tr><th id="191">191</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_" title='(anonymous namespace)::MemOpKey::MemOpKey' data-use='c' data-ref="_ZN12_GLOBAL__N_18MemOpKeyC1EPKN4llvm14MachineOperandES4_S4_S4_S4_">(</a>&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>),</td></tr>
<tr><th id="192">192</th><td>                  &amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>),</td></tr>
<tr><th id="193">193</th><td>                  &amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>),</td></tr>
<tr><th id="194">194</th><td>                  &amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>),</td></tr>
<tr><th id="195">195</th><td>                  &amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18N" title='N' data-ref="18N">N</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>));</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_" title='isIdenticalOp' data-type='bool isIdenticalOp(const llvm::MachineOperand &amp; MO1, const llvm::MachineOperand &amp; MO2)' data-ref="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">isIdenticalOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="19MO1">MO1</dfn>,</td></tr>
<tr><th id="199">199</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20MO2" title='MO2' data-type='const llvm::MachineOperand &amp;' data-ref="20MO2">MO2</dfn>) {</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <a class="local col9 ref" href="#19MO1" title='MO1' data-ref="19MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col0 ref" href="#20MO2" title='MO2' data-ref="20MO2">MO2</a>) &amp;&amp;</td></tr>
<tr><th id="201">201</th><td>         (!<a class="local col9 ref" href="#19MO1" title='MO1' data-ref="19MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="202">202</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#19MO1" title='MO1' data-ref="19MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><u>#<span data-ppcond="205">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="206">206</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isValidDispOpRKN4llvm14MachineOperandE" title='isValidDispOp' data-type='bool isValidDispOp(const llvm::MachineOperand &amp; MO)' data-ref="_ZL13isValidDispOpRKN4llvm14MachineOperandE">isValidDispOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="21MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="21MO">MO</dfn>) {</td></tr>
<tr><th id="207">207</th><td>  <b>return</b> <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() ||</td></tr>
<tr><th id="208">208</th><td>         <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() || <a class="local col1 ref" href="#21MO" title='MO' data-ref="21MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>();</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td><u>#<span data-ppcond="205">endif</span></u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_" title='isSimilarDispOp' data-type='bool isSimilarDispOp(const llvm::MachineOperand &amp; MO1, const llvm::MachineOperand &amp; MO2)' data-ref="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">isSimilarDispOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="22MO1">MO1</dfn>,</td></tr>
<tr><th id="213">213</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23MO2" title='MO2' data-type='const llvm::MachineOperand &amp;' data-ref="23MO2">MO2</dfn>) {</td></tr>
<tr><th id="214">214</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValidDispOp(MO1) &amp;&amp; isValidDispOp(MO2) &amp;&amp; &quot;Address displacement operand is not valid&quot;) ? void (0) : __assert_fail (&quot;isValidDispOp(MO1) &amp;&amp; isValidDispOp(MO2) &amp;&amp; \&quot;Address displacement operand is not valid\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL13isValidDispOpRKN4llvm14MachineOperandE" title='isValidDispOp' data-use='c' data-ref="_ZL13isValidDispOpRKN4llvm14MachineOperandE">isValidDispOp</a>(<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>) &amp;&amp; <a class="tu ref" href="#_ZL13isValidDispOpRKN4llvm14MachineOperandE" title='isValidDispOp' data-use='c' data-ref="_ZL13isValidDispOpRKN4llvm14MachineOperandE">isValidDispOp</a>(<a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>) &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>         <q>"Address displacement operand is not valid"</q>);</td></tr>
<tr><th id="216">216</th><td>  <b>return</b> (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) ||</td></tr>
<tr><th id="217">217</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() &amp;&amp; <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()) ||</td></tr>
<tr><th id="218">218</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() &amp;&amp; <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()) ||</td></tr>
<tr><th id="219">219</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() &amp;&amp;</td></tr>
<tr><th id="220">220</th><td>          <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>()) ||</td></tr>
<tr><th id="221">221</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp;</td></tr>
<tr><th id="222">222</th><td>          <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()) ||</td></tr>
<tr><th id="223">223</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>          <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</a>()) ||</td></tr>
<tr><th id="225">225</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() &amp;&amp;</td></tr>
<tr><th id="226">226</th><td>          <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</a>()) ||</td></tr>
<tr><th id="227">227</th><td>         (<a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <a class="local col2 ref" href="#22MO1" title='MO1' data-ref="22MO1">MO1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col3 ref" href="#23MO2" title='MO2' data-ref="23MO2">MO2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-type='bool isLEA(const llvm::MachineInstr &amp; MI)' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Opcode" title='Opcode' data-type='unsigned int' data-ref="25Opcode">Opcode</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> Opcode == X86::<span class='error' title="no member named &apos;LEA16r&apos; in namespace &apos;llvm::X86&apos;">LEA16r</span> || Opcode == X86::<span class='error' title="no member named &apos;LEA32r&apos; in namespace &apos;llvm::X86&apos;">LEA32r</span> ||</td></tr>
<tr><th id="233">233</th><td>         Opcode == X86::<span class='error' title="no member named &apos;LEA64r&apos; in namespace &apos;llvm::X86&apos;">LEA64r</span> || Opcode == X86::<span class='error' title="no member named &apos;LEA64_32r&apos; in namespace &apos;llvm::X86&apos;">LEA64_32r</span>;</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><b>namespace</b> {</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="239">239</th><td><b>public</b>:</td></tr>
<tr><th id="240">240</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPassC1Ev" title='(anonymous namespace)::OptimizeLEAPass::OptimizeLEAPass' data-type='void (anonymous namespace)::OptimizeLEAPass::OptimizeLEAPass()' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPassC1Ev">OptimizeLEAPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::ID" title='(anonymous namespace)::OptimizeLEAPass::ID' data-use='a' data-ref="(anonymousnamespace)::OptimizeLEAPass::ID">ID</a>) {}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115OptimizeLEAPass11getPassNameEv" title='(anonymous namespace)::OptimizeLEAPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::OptimizeLEAPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 LEA Optimize"</q>; }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Loop over all of the basic blocks, replacing address</i></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// calculations in load and store instructions, if it's already</i></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// been calculated by LEA. Also, remove redundant LEAs.</i></td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::OptimizeLEAPass::runOnMachineFunction' data-type='bool (anonymous namespace)::OptimizeLEAPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="26MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="26MF">MF</dfn>) override;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>private</b>:</td></tr>
<tr><th id="250">250</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::MemOpKey" title='(anonymous namespace)::MemOpKey' data-ref="(anonymousnamespace)::MemOpKey">MemOpKey</a>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;&gt;;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">/// Returns a distance between two instructions inside one basic block.</i></td></tr>
<tr><th id="253">253</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">  /// Negative result means, that instructions occur in reverse order.</i></td></tr>
<tr><th id="254">254</th><td>  <em>int</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_" title='(anonymous namespace)::OptimizeLEAPass::calcInstrDist' data-type='int (anonymous namespace)::OptimizeLEAPass::calcInstrDist(const llvm::MachineInstr &amp; First, const llvm::MachineInstr &amp; Last)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">calcInstrDist</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="27First">First</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28Last" title='Last' data-type='const llvm::MachineInstr &amp;' data-ref="28Last">Last</dfn>);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">/// Choose the best<span class="command"> \p</span> <span class="arg">LEA</span> instruction from the<span class="command"> \p</span> <span class="arg">List</span> to replace</i></td></tr>
<tr><th id="257">257</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">  /// address calculation in<span class="command"> \p</span> <span class="arg">MI</span> instruction. Return the address displacement</i></td></tr>
<tr><th id="258">258</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">  /// and the distance between<span class="command"> \p</span> <span class="arg">MI</span> and the chosen<span class="command"> \p</span> <span class="arg">BestLEA</span> in</i></td></tr>
<tr><th id="259">259</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">  ///<span class="command"> \p</span> <span class="arg">AddrDispShift</span> and<span class="command"> \p</span> <span class="arg">Dist.</span></i></td></tr>
<tr><th id="260">260</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi" title='(anonymous namespace)::OptimizeLEAPass::chooseBestLEA' data-type='bool (anonymous namespace)::OptimizeLEAPass::chooseBestLEA(const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; List, const llvm::MachineInstr &amp; MI, llvm::MachineInstr *&amp; BestLEA, int64_t &amp; AddrDispShift, int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">chooseBestLEA</a>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="29List" title='List' data-type='const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="29List">List</dfn>,</td></tr>
<tr><th id="261">261</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col1 decl" id="31BestLEA" title='BestLEA' data-type='llvm::MachineInstr *&amp;' data-ref="31BestLEA">BestLEA</dfn>,</td></tr>
<tr><th id="262">262</th><td>                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="32AddrDispShift" title='AddrDispShift' data-type='int64_t &amp;' data-ref="32AddrDispShift">AddrDispShift</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="33Dist" title='Dist' data-type='int &amp;' data-ref="33Dist">Dist</dfn>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">/// Returns the difference between addresses' displacements of<span class="command"> \p</span> <span class="arg">MI1</span></i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">  /// and<span class="command"> \p</span> <span class="arg">MI2.</span> The numbers of the first memory operands for the instructions</i></td></tr>
<tr><th id="266">266</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">  /// are specified through<span class="command"> \p</span> <span class="arg">N1</span> and<span class="command"> \p</span> <span class="arg">N2.</span></i></td></tr>
<tr><th id="267">267</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j" title='(anonymous namespace)::OptimizeLEAPass::getAddrDispShift' data-type='int64_t (anonymous namespace)::OptimizeLEAPass::getAddrDispShift(const llvm::MachineInstr &amp; MI1, unsigned int N1, const llvm::MachineInstr &amp; MI2, unsigned int N2) const' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">getAddrDispShift</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="34MI1">MI1</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35N1" title='N1' data-type='unsigned int' data-ref="35N1">N1</dfn>,</td></tr>
<tr><th id="268">268</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="36MI2">MI2</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37N2" title='N2' data-type='unsigned int' data-ref="37N2">N2</dfn>) <em>const</em>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">/// Returns true if the<span class="command"> \p</span> <span class="arg">Last</span> LEA instruction can be replaced by the</i></td></tr>
<tr><th id="271">271</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">  ///<span class="command"> \p</span> <span class="arg">First.</span> The difference between displacements of the addresses calculated</i></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">  /// by these LEAs is returned in<span class="command"> \p</span> <span class="arg">AddrDispShift.</span> It'll be used for proper</i></td></tr>
<tr><th id="273">273</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">  /// replacement of the<span class="command"> \p</span> <span class="arg">Last</span> LEA's uses with the<span class="command"> \p</span> <span class="arg">First's</span> def register.</i></td></tr>
<tr><th id="274">274</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl" title='(anonymous namespace)::OptimizeLEAPass::isReplaceable' data-type='bool (anonymous namespace)::OptimizeLEAPass::isReplaceable(const llvm::MachineInstr &amp; First, const llvm::MachineInstr &amp; Last, int64_t &amp; AddrDispShift) const' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">isReplaceable</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="38First">First</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39Last" title='Last' data-type='const llvm::MachineInstr &amp;' data-ref="39Last">Last</dfn>,</td></tr>
<tr><th id="275">275</th><td>                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="40AddrDispShift" title='AddrDispShift' data-type='int64_t &amp;' data-ref="40AddrDispShift">AddrDispShift</dfn>) <em>const</em>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">/// Find all LEA instructions in the basic block. Also, assign position</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">  /// numbers to all instructions in the basic block to speed up calculation of</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">  /// distance between them.</i></td></tr>
<tr><th id="280">280</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784" title='(anonymous namespace)::OptimizeLEAPass::findLEAs' data-type='void (anonymous namespace)::OptimizeLEAPass::findLEAs(const llvm::MachineBasicBlock &amp; MBB, MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">findLEAs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="41MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col2 decl" id="42LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="42LEAs">LEAs</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">/// Removes redundant address calculations.</i></td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantAddrCalc' data-type='bool (anonymous namespace)::OptimizeLEAPass::removeRedundantAddrCalc(MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">removeRedundantAddrCalc</a>(<a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col3 decl" id="43LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="43LEAs">LEAs</dfn>);</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">/// Replace debug value MI with a new debug value instruction using register</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">  /// VReg with an appropriate offset and DIExpression to incorporate the</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">  /// address displacement AddrDispShift. Return new debug value instruction.</i></td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl" title='(anonymous namespace)::OptimizeLEAPass::replaceDebugValue' data-type='llvm::MachineInstr * (anonymous namespace)::OptimizeLEAPass::replaceDebugValue(llvm::MachineInstr &amp; MI, unsigned int VReg, int64_t AddrDispShift)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">replaceDebugValue</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45VReg" title='VReg' data-type='unsigned int' data-ref="45VReg">VReg</dfn>,</td></tr>
<tr><th id="289">289</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="46AddrDispShift" title='AddrDispShift' data-type='int64_t' data-ref="46AddrDispShift">AddrDispShift</dfn>);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385">/// Removes LEAs which calculate similar addresses.</i></td></tr>
<tr><th id="292">292</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantLEAs' data-type='bool (anonymous namespace)::OptimizeLEAPass::removeRedundantLEAs(MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385">removeRedundantLEAs</a>(<a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col7 decl" id="47LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="47LEAs">LEAs</dfn>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-type='DenseMap&lt;const llvm::MachineInstr *, unsigned int&gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</dfn>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</dfn>;</td></tr>
<tr><th id="297">297</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::OptimizeLEAPass::TII" title='(anonymous namespace)::OptimizeLEAPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::OptimizeLEAPass::TII">TII</dfn>;</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::OptimizeLEAPass::TRI" title='(anonymous namespace)::OptimizeLEAPass::TRI' data-type='const llvm::X86RegisterInfo *' data-ref="(anonymousnamespace)::OptimizeLEAPass::TRI">TRI</dfn>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::OptimizeLEAPass::ID" title='(anonymous namespace)::OptimizeLEAPass::ID' data-type='char' data-ref="(anonymousnamespace)::OptimizeLEAPass::ID">ID</dfn>;</td></tr>
<tr><th id="301">301</th><td>};</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::OptimizeLEAPass::ID" title='(anonymous namespace)::OptimizeLEAPass::ID' data-type='char' data-ref="(anonymousnamespace)::OptimizeLEAPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm21createX86OptimizeLEAsEv" title='llvm::createX86OptimizeLEAs' data-ref="_ZN4llvm21createX86OptimizeLEAsEv">createX86OptimizeLEAs</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115OptimizeLEAPassC1Ev" title='(anonymous namespace)::OptimizeLEAPass::OptimizeLEAPass' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPassC1Ev">(</a>); }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_" title='(anonymous namespace)::OptimizeLEAPass::calcInstrDist' data-type='int (anonymous namespace)::OptimizeLEAPass::calcInstrDist(const llvm::MachineInstr &amp; First, const llvm::MachineInstr &amp; Last)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">calcInstrDist</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="48First">First</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49Last" title='Last' data-type='const llvm::MachineInstr &amp;' data-ref="49Last">Last</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <i>// Both instructions must be in the same basic block and they must be</i></td></tr>
<tr><th id="312">312</th><td><i>  // presented in InstrPos.</i></td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Last.getParent() == First.getParent() &amp;&amp; &quot;Instructions are in different basic blocks&quot;) ? void (0) : __assert_fail (&quot;Last.getParent() == First.getParent() &amp;&amp; \&quot;Instructions are in different basic blocks\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#49Last" title='Last' data-ref="49Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col8 ref" href="#48First" title='First' data-ref="48First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="314">314</th><td>         <q>"Instructions are in different basic blocks"</q>);</td></tr>
<tr><th id="315">315</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InstrPos.find(&amp;First) != InstrPos.end() &amp;&amp; InstrPos.find(&amp;Last) != InstrPos.end() &amp;&amp; &quot;Instructions&apos; positions are undefined&quot;) ? void (0) : __assert_fail (&quot;InstrPos.find(&amp;First) != InstrPos.end() &amp;&amp; InstrPos.find(&amp;Last) != InstrPos.end() &amp;&amp; \&quot;Instructions&apos; positions are undefined\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 317, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col8 ref" href="#48First" title='First' data-ref="48First">First</a>) <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="316">316</th><td>         <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col9 ref" href="#49Last" title='Last' data-ref="49Last">Last</a>) <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="317">317</th><td>         <q>"Instructions' positions are undefined"</q>);</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#49Last" title='Last' data-ref="49Last">Last</a>]</a> - <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col8 ref" href="#48First" title='First' data-ref="48First">First</a>]</a>;</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// Find the best LEA instruction in the List to replace address recalculation in</i></td></tr>
<tr><th id="323">323</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// MI. Such LEA must meet these requirements:</i></td></tr>
<tr><th id="324">324</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// 1) The address calculated by the LEA differs only by the displacement from</i></td></tr>
<tr><th id="325">325</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">//    the address used in MI.</i></td></tr>
<tr><th id="326">326</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// 2) The register class of the definition of the LEA is compatible with the</i></td></tr>
<tr><th id="327">327</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">//    register class of the address base register of MI.</i></td></tr>
<tr><th id="328">328</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// 3) Displacement of the new memory operand should fit in 1 byte if possible.</i></td></tr>
<tr><th id="329">329</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">// 4) The LEA should be as close to MI as possible, and prior to it if</i></td></tr>
<tr><th id="330">330</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">//    possible.</i></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi" title='(anonymous namespace)::OptimizeLEAPass::chooseBestLEA' data-type='bool (anonymous namespace)::OptimizeLEAPass::chooseBestLEA(const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; List, const llvm::MachineInstr &amp; MI, llvm::MachineInstr *&amp; BestLEA, int64_t &amp; AddrDispShift, int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">chooseBestLEA</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="50List" title='List' data-type='const SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="50List">List</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="51MI">MI</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col2 decl" id="52BestLEA" title='BestLEA' data-type='llvm::MachineInstr *&amp;' data-ref="52BestLEA">BestLEA</dfn>,</td></tr>
<tr><th id="334">334</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="53AddrDispShift" title='AddrDispShift' data-type='int64_t &amp;' data-ref="53AddrDispShift">AddrDispShift</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="54Dist" title='Dist' data-type='int &amp;' data-ref="54Dist">Dist</dfn>) {</td></tr>
<tr><th id="335">335</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="55MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="55MF">MF</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="56Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="56Desc">Desc</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="337">337</th><td>  <em>int</em> <dfn class="local col7 decl" id="57MemOpNo" title='MemOpNo' data-type='int' data-ref="57MemOpNo">MemOpNo</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col6 ref" href="#56Desc" title='Desc' data-ref="56Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>) +</td></tr>
<tr><th id="338">338</th><td>                <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col6 ref" href="#56Desc" title='Desc' data-ref="56Desc">Desc</a>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <a class="local col2 ref" href="#52BestLEA" title='BestLEA' data-ref="52BestLEA">BestLEA</a> = <b>nullptr</b>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i>// Loop over all LEA instructions.</i></td></tr>
<tr><th id="343">343</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="58DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="58DefMI">DefMI</dfn> : <a class="local col0 ref" href="#50List" title='List' data-ref="50List">List</a>) {</td></tr>
<tr><th id="344">344</th><td>    <i>// Get new address displacement.</i></td></tr>
<tr><th id="345">345</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="59AddrDispShiftTemp" title='AddrDispShiftTemp' data-type='int64_t' data-ref="59AddrDispShiftTemp">AddrDispShiftTemp</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j" title='(anonymous namespace)::OptimizeLEAPass::getAddrDispShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">getAddrDispShift</a>(<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col7 ref" href="#57MemOpNo" title='MemOpNo' data-ref="57MemOpNo">MemOpNo</a>, *<a class="local col8 ref" href="#58DefMI" title='DefMI' data-ref="58DefMI">DefMI</a>, <var>1</var>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <i>// Make sure address displacement fits 4 bytes.</i></td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col9 ref" href="#59AddrDispShiftTemp" title='AddrDispShiftTemp' data-ref="59AddrDispShiftTemp">AddrDispShiftTemp</a>))</td></tr>
<tr><th id="349">349</th><td>      <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>    <i>// Check that LEA def register can be used as MI address base. Some</i></td></tr>
<tr><th id="352">352</th><td><i>    // instructions can use a limited set of registers as address base, for</i></td></tr>
<tr><th id="353">353</th><td><i>    // example MOV8mr_NOREX. We could constrain the register class of the LEA</i></td></tr>
<tr><th id="354">354</th><td><i>    // def to suit MI, however since this case is very rare and hard to</i></td></tr>
<tr><th id="355">355</th><td><i>    // reproduce in a test it's just more reliable to skip the LEA.</i></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::X86InstrInfo&apos;">getRegClass</span>(Desc, MemOpNo + X86::AddrBaseReg, TRI, *MF) !=</td></tr>
<tr><th id="357">357</th><td>        MRI-&gt;getRegClass(DefMI-&gt;getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="358">358</th><td>      <b>continue</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <i>// Choose the closest LEA instruction from the list, prior to MI if</i></td></tr>
<tr><th id="361">361</th><td><i>    // possible. Note that we took into account resulting address displacement</i></td></tr>
<tr><th id="362">362</th><td><i>    // as well. Also note that the list is sorted by the order in which the LEAs</i></td></tr>
<tr><th id="363">363</th><td><i>    // occur, so the break condition is pretty simple.</i></td></tr>
<tr><th id="364">364</th><td>    <em>int</em> <dfn class="local col0 decl" id="60DistTemp" title='DistTemp' data-type='int' data-ref="60DistTemp">DistTemp</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_" title='(anonymous namespace)::OptimizeLEAPass::calcInstrDist' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">calcInstrDist</a>(*<a class="local col8 ref" href="#58DefMI" title='DefMI' data-ref="58DefMI">DefMI</a>, <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>);</td></tr>
<tr><th id="365">365</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DistTemp != 0 &amp;&amp; &quot;The distance between two different instructions cannot be zero&quot;) ? void (0) : __assert_fail (&quot;DistTemp != 0 &amp;&amp; \&quot;The distance between two different instructions cannot be zero\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 366, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#60DistTemp" title='DistTemp' data-ref="60DistTemp">DistTemp</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="366">366</th><td>           <q>"The distance between two different instructions cannot be zero"</q>);</td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (<a class="local col0 ref" href="#60DistTemp" title='DistTemp' data-ref="60DistTemp">DistTemp</a> &gt; <var>0</var> || <a class="local col2 ref" href="#52BestLEA" title='BestLEA' data-ref="52BestLEA">BestLEA</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="368">368</th><td>      <i>// Do not update return LEA, if the current one provides a displacement</i></td></tr>
<tr><th id="369">369</th><td><i>      // which fits in 1 byte, while the new candidate does not.</i></td></tr>
<tr><th id="370">370</th><td>      <b>if</b> (<a class="local col2 ref" href="#52BestLEA" title='BestLEA' data-ref="52BestLEA">BestLEA</a> != <b>nullptr</b> &amp;&amp; !<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#59AddrDispShiftTemp" title='AddrDispShiftTemp' data-ref="59AddrDispShiftTemp">AddrDispShiftTemp</a>) &amp;&amp;</td></tr>
<tr><th id="371">371</th><td>          <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="local col3 ref" href="#53AddrDispShift" title='AddrDispShift' data-ref="53AddrDispShift">AddrDispShift</a>))</td></tr>
<tr><th id="372">372</th><td>        <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>      <a class="local col2 ref" href="#52BestLEA" title='BestLEA' data-ref="52BestLEA">BestLEA</a> = <a class="local col8 ref" href="#58DefMI" title='DefMI' data-ref="58DefMI">DefMI</a>;</td></tr>
<tr><th id="375">375</th><td>      <a class="local col3 ref" href="#53AddrDispShift" title='AddrDispShift' data-ref="53AddrDispShift">AddrDispShift</a> = <a class="local col9 ref" href="#59AddrDispShiftTemp" title='AddrDispShiftTemp' data-ref="59AddrDispShiftTemp">AddrDispShiftTemp</a>;</td></tr>
<tr><th id="376">376</th><td>      <a class="local col4 ref" href="#54Dist" title='Dist' data-ref="54Dist">Dist</a> = <a class="local col0 ref" href="#60DistTemp" title='DistTemp' data-ref="60DistTemp">DistTemp</a>;</td></tr>
<tr><th id="377">377</th><td>    }</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>    <i>// FIXME: Maybe we should not always stop at the first LEA after MI.</i></td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="local col0 ref" href="#60DistTemp" title='DistTemp' data-ref="60DistTemp">DistTemp</a> &lt; <var>0</var>)</td></tr>
<tr><th id="381">381</th><td>      <b>break</b>;</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <a class="local col2 ref" href="#52BestLEA" title='BestLEA' data-ref="52BestLEA">BestLEA</a> != <b>nullptr</b>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">// Get the difference between the addresses' displacements of the two</i></td></tr>
<tr><th id="388">388</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">// instructions \p MI1 and \p MI2. The numbers of the first memory operands are</i></td></tr>
<tr><th id="389">389</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">// passed through \p N1 and \p N2.</i></td></tr>
<tr><th id="390">390</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j" title='(anonymous namespace)::OptimizeLEAPass::getAddrDispShift' data-type='int64_t (anonymous namespace)::OptimizeLEAPass::getAddrDispShift(const llvm::MachineInstr &amp; MI1, unsigned int N1, const llvm::MachineInstr &amp; MI2, unsigned int N2) const' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">getAddrDispShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="61MI1">MI1</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62N1" title='N1' data-type='unsigned int' data-ref="62N1">N1</dfn>,</td></tr>
<tr><th id="391">391</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="63MI2">MI2</dfn>,</td></tr>
<tr><th id="392">392</th><td>                                          <em>unsigned</em> <dfn class="local col4 decl" id="64N2" title='N2' data-type='unsigned int' data-ref="64N2">N2</dfn>) <em>const</em> {</td></tr>
<tr><th id="393">393</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="65Op1">Op1</dfn> = <a class="local col1 ref" href="#61MI1" title='MI1' data-ref="61MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62N1" title='N1' data-ref="62N1">N1</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="394">394</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="66Op2">Op2</dfn> = <a class="local col3 ref" href="#63MI2" title='MI2' data-ref="63MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64N2" title='N2' data-ref="64N2">N2</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isSimilarDispOp(Op1, Op2) &amp;&amp; &quot;Address displacement operands are not compatible&quot;) ? void (0) : __assert_fail (&quot;isSimilarDispOp(Op1, Op2) &amp;&amp; \&quot;Address displacement operands are not compatible\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 397, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_" title='isSimilarDispOp' data-use='c' data-ref="_ZL15isSimilarDispOpRKN4llvm14MachineOperandES2_">isSimilarDispOp</a>(<a class="local col5 ref" href="#65Op1" title='Op1' data-ref="65Op1">Op1</a>, <a class="local col6 ref" href="#66Op2" title='Op2' data-ref="66Op2">Op2</a>) &amp;&amp;</td></tr>
<tr><th id="397">397</th><td>         <q>"Address displacement operands are not compatible"</q>);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i>// After the assert above we can be sure that both operands are of the same</i></td></tr>
<tr><th id="400">400</th><td><i>  // valid type and use the same symbol/index/address, thus displacement shift</i></td></tr>
<tr><th id="401">401</th><td><i>  // calculation is rather simple.</i></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Op1" title='Op1' data-ref="65Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="404">404</th><td>  <b>return</b> <a class="local col5 ref" href="#65Op1" title='Op1' data-ref="65Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ? <a class="local col5 ref" href="#65Op1" title='Op1' data-ref="65Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() - <a class="local col6 ref" href="#66Op2" title='Op2' data-ref="66Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="405">405</th><td>                     : <a class="local col5 ref" href="#65Op1" title='Op1' data-ref="65Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() - <a class="local col6 ref" href="#66Op2" title='Op2' data-ref="66Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">// Check that the Last LEA can be replaced by the First LEA. To be so,</i></td></tr>
<tr><th id="409">409</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">// these requirements must be met:</i></td></tr>
<tr><th id="410">410</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">// 1) Addresses calculated by LEAs differ only by displacement.</i></td></tr>
<tr><th id="411">411</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">// 2) Def registers of LEAs belong to the same class.</i></td></tr>
<tr><th id="412">412</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">// 3) All uses of the Last LEA def register are replaceable, thus the</i></td></tr>
<tr><th id="413">413</th><td><i  data-doc="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">//    register is used only as address base.</i></td></tr>
<tr><th id="414">414</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl" title='(anonymous namespace)::OptimizeLEAPass::isReplaceable' data-type='bool (anonymous namespace)::OptimizeLEAPass::isReplaceable(const llvm::MachineInstr &amp; First, const llvm::MachineInstr &amp; Last, int64_t &amp; AddrDispShift) const' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">isReplaceable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67First" title='First' data-type='const llvm::MachineInstr &amp;' data-ref="67First">First</dfn>,</td></tr>
<tr><th id="415">415</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68Last" title='Last' data-type='const llvm::MachineInstr &amp;' data-ref="68Last">Last</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="69AddrDispShift" title='AddrDispShift' data-type='int64_t &amp;' data-ref="69AddrDispShift">AddrDispShift</dfn>) <em>const</em> {</td></tr>
<tr><th id="417">417</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLEA(First) &amp;&amp; isLEA(Last) &amp;&amp; &quot;The function works only with LEA instructions&quot;) ? void (0) : __assert_fail (&quot;isLEA(First) &amp;&amp; isLEA(Last) &amp;&amp; \&quot;The function works only with LEA instructions\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 418, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-use='c' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</a>(<a class="local col7 ref" href="#67First" title='First' data-ref="67First">First</a>) &amp;&amp; <a class="tu ref" href="#_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-use='c' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</a>(<a class="local col8 ref" href="#68Last" title='Last' data-ref="68Last">Last</a>) &amp;&amp;</td></tr>
<tr><th id="418">418</th><td>         <q>"The function works only with LEA instructions"</q>);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i>// Make sure that LEA def registers belong to the same class. There may be</i></td></tr>
<tr><th id="421">421</th><td><i>  // instructions (like MOV8mr_NOREX) which allow a limited set of registers to</i></td></tr>
<tr><th id="422">422</th><td><i>  // be used as their operands, so we must be sure that replacing one LEA</i></td></tr>
<tr><th id="423">423</th><td><i>  // with another won't lead to putting a wrong register in the instruction.</i></td></tr>
<tr><th id="424">424</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#67First" title='First' data-ref="67First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) !=</td></tr>
<tr><th id="425">425</th><td>      <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#68Last" title='Last' data-ref="68Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>// Get new address displacement.</i></td></tr>
<tr><th id="429">429</th><td>  <a class="local col9 ref" href="#69AddrDispShift" title='AddrDispShift' data-ref="69AddrDispShift">AddrDispShift</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j" title='(anonymous namespace)::OptimizeLEAPass::getAddrDispShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass16getAddrDispShiftERKN4llvm12MachineInstrEjS4_j">getAddrDispShift</a>(<a class="local col8 ref" href="#68Last" title='Last' data-ref="68Last">Last</a>, <var>1</var>, <a class="local col7 ref" href="#67First" title='First' data-ref="67First">First</a>, <var>1</var>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <i>// Loop over all uses of the Last LEA to check that its def register is</i></td></tr>
<tr><th id="432">432</th><td><i>  // used only as address base for memory accesses. If so, it can be</i></td></tr>
<tr><th id="433">433</th><td><i>  // replaced, otherwise - no.</i></td></tr>
<tr><th id="434">434</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="70MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="70MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col8 ref" href="#68Last" title='Last' data-ref="68Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="435">435</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="71MI">MI</dfn> = *<a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>    <i>// Get the number of the first memory operand.</i></td></tr>
<tr><th id="438">438</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="72Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="72Desc">Desc</dfn> = <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="439">439</th><td>    <em>int</em> <dfn class="local col3 decl" id="73MemOpNo" title='MemOpNo' data-type='int' data-ref="73MemOpNo">MemOpNo</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col2 ref" href="#72Desc" title='Desc' data-ref="72Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <i>// If the use instruction has no memory operand - the LEA is not</i></td></tr>
<tr><th id="442">442</th><td><i>    // replaceable.</i></td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (<a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> &lt; <var>0</var>)</td></tr>
<tr><th id="444">444</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>    <a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col2 ref" href="#72Desc" title='Desc' data-ref="72Desc">Desc</a>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>    <i>// If the address base of the use instruction is not the LEA def register -</i></td></tr>
<tr><th id="449">449</th><td><i>    // the LEA is not replaceable.</i></td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_" title='isIdenticalOp' data-use='c' data-ref="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">isIdenticalOp</a>(<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>), <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>))</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <i>// If the LEA def register is used as any other operand of the use</i></td></tr>
<tr><th id="454">454</th><td><i>    // instruction - the LEA is not replaceable.</i></td></tr>
<tr><th id="455">455</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="74i" title='i' data-type='unsigned int' data-ref="74i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a> &lt; <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>++)</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a> != (<em>unsigned</em>)(<a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>) &amp;&amp;</td></tr>
<tr><th id="457">457</th><td>          <a class="tu ref" href="#_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_" title='isIdenticalOp' data-use='c' data-ref="_ZL13isIdenticalOpRKN4llvm14MachineOperandES2_">isIdenticalOp</a>(<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>), <a class="local col0 ref" href="#70MO" title='MO' data-ref="70MO">MO</a>))</td></tr>
<tr><th id="458">458</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>    <i>// Check that the new address displacement will fit 4 bytes.</i></td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="462">462</th><td>        !<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#73MemOpNo" title='MemOpNo' data-ref="73MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() +</td></tr>
<tr><th id="463">463</th><td>                   <a class="local col9 ref" href="#69AddrDispShift" title='AddrDispShift' data-ref="69AddrDispShift">AddrDispShift</a>))</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784" title='(anonymous namespace)::OptimizeLEAPass::findLEAs' data-type='void (anonymous namespace)::OptimizeLEAPass::findLEAs(const llvm::MachineBasicBlock &amp; MBB, MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">findLEAs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col6 decl" id="76LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="76LEAs">LEAs</dfn>) {</td></tr>
<tr><th id="471">471</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77Pos" title='Pos' data-type='unsigned int' data-ref="77Pos">Pos</dfn> = <var>0</var>;</td></tr>
<tr><th id="472">472</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="78MI">MI</dfn> : <a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB">MBB</a>) {</td></tr>
<tr><th id="473">473</th><td>    <i>// Assign the position number to the instruction. Note that we are going to</i></td></tr>
<tr><th id="474">474</th><td><i>    // move some instructions during the optimization however there will never</i></td></tr>
<tr><th id="475">475</th><td><i>    // be a need to move two instructions before any selected instruction. So to</i></td></tr>
<tr><th id="476">476</th><td><i>    // avoid multiple positions' updates during moves we just increase position</i></td></tr>
<tr><th id="477">477</th><td><i>    // counter by two leaving a free space for instructions which will be moved.</i></td></tr>
<tr><th id="478">478</th><td>    <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>]</a> = <a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a> += <var>2</var>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL5isLEARKN4llvm12MachineInstrE" title='isLEA' data-use='c' data-ref="_ZL5isLEARKN4llvm12MachineInstrE">isLEA</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>))</td></tr>
<tr><th id="481">481</th><td>      <a class="local col6 ref" href="#76LEAs" title='LEAs' data-ref="76LEAs">LEAs</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="tu ref" href="#_ZL11getMemOpKeyRKN4llvm12MachineInstrEj" title='getMemOpKey' data-use='c' data-ref="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj">getMemOpKey</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>, <var>1</var>)]</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(&amp;<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>));</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">// Try to find load and store instructions which recalculate addresses already</i></td></tr>
<tr><th id="486">486</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">// calculated by some LEA and replace their memory operands with its def</i></td></tr>
<tr><th id="487">487</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">// register.</i></td></tr>
<tr><th id="488">488</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantAddrCalc' data-type='bool (anonymous namespace)::OptimizeLEAPass::removeRedundantAddrCalc(MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">removeRedundantAddrCalc</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col9 decl" id="79LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="79LEAs">LEAs</dfn>) {</td></tr>
<tr><th id="489">489</th><td>  <em>bool</em> <dfn class="local col0 decl" id="80Changed" title='Changed' data-type='bool' data-ref="80Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!LEAs.empty()) ? void (0) : __assert_fail (&quot;!LEAs.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 491, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#79LEAs" title='LEAs' data-ref="79LEAs">LEAs</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>());</td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="81MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="81MBB">MBB</dfn> = (*<a class="local col9 ref" href="#79LEAs" title='LEAs' data-ref="79LEAs">LEAs</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>()<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <i>// Process all instructions in basic block.</i></td></tr>
<tr><th id="495">495</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="82I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="82I">I</dfn> = <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col3 decl" id="83E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="83E">E</dfn> = <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#83E" title='E' data-ref="83E">E</a>;) {</td></tr>
<tr><th id="496">496</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>    <i>// Instruction must be load or store.</i></td></tr>
<tr><th id="499">499</th><td>    <b>if</b> (!<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="500">500</th><td>      <b>continue</b>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <i>// Get the number of the first memory operand.</i></td></tr>
<tr><th id="503">503</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="85Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="85Desc">Desc</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="504">504</th><td>    <em>int</em> <dfn class="local col6 decl" id="86MemOpNo" title='MemOpNo' data-type='int' data-ref="86MemOpNo">MemOpNo</dfn> = <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>    <i>// If instruction has no memory operand - skip it.</i></td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (<a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a> &lt; <var>0</var>)</td></tr>
<tr><th id="508">508</th><td>      <b>continue</b>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a> += <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col5 ref" href="#85Desc" title='Desc' data-ref="85Desc">Desc</a>);</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>    <i>// Do not call chooseBestLEA if there was no matching LEA</i></td></tr>
<tr><th id="513">513</th><td>    <em>auto</em> <dfn class="local col7 decl" id="87Insns" title='Insns' data-type='llvm::DenseMapIterator&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt;, llvm::DenseMapInfo&lt;(anonymous namespace)::MemOpKey&gt;, llvm::detail::DenseMapPair&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;, false&gt;' data-ref="87Insns">Insns</dfn> = <a class="local col9 ref" href="#79LEAs" title='LEAs' data-ref="79LEAs">LEAs</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="tu ref" href="#_ZL11getMemOpKeyRKN4llvm12MachineInstrEj" title='getMemOpKey' data-use='c' data-ref="_ZL11getMemOpKeyRKN4llvm12MachineInstrEj">getMemOpKey</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a>));</td></tr>
<tr><th id="514">514</th><td>    <b>if</b> (<a class="local col7 ref" href="#87Insns" title='Insns' data-ref="87Insns">Insns</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#79LEAs" title='LEAs' data-ref="79LEAs">LEAs</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="515">515</th><td>      <b>continue</b>;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <i>// Get the best LEA instruction to replace address calculation.</i></td></tr>
<tr><th id="518">518</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="88DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="88DefMI">DefMI</dfn>;</td></tr>
<tr><th id="519">519</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="89AddrDispShift" title='AddrDispShift' data-type='int64_t' data-ref="89AddrDispShift">AddrDispShift</dfn>;</td></tr>
<tr><th id="520">520</th><td>    <em>int</em> <dfn class="local col0 decl" id="90Dist" title='Dist' data-type='int' data-ref="90Dist">Dist</dfn>;</td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi" title='(anonymous namespace)::OptimizeLEAPass::chooseBestLEA' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi">chooseBestLEA</a>(<a class="local col7 ref" href="#87Insns" title='Insns' data-ref="87Insns">Insns</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>, <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a></span>, <span class='refarg'><a class="local col9 ref" href="#89AddrDispShift" title='AddrDispShift' data-ref="89AddrDispShift">AddrDispShift</a></span>, <span class='refarg'><a class="local col0 ref" href="#90Dist" title='Dist' data-ref="90Dist">Dist</a></span>))</td></tr>
<tr><th id="522">522</th><td>      <b>continue</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <i>// If LEA occurs before current instruction, we can freely replace</i></td></tr>
<tr><th id="525">525</th><td><i>    // the instruction. If LEA occurs after, we can lift LEA above the</i></td></tr>
<tr><th id="526">526</th><td><i>    // instruction and this way to be able to replace it. Since LEA and the</i></td></tr>
<tr><th id="527">527</th><td><i>    // instruction have similar memory operands (thus, the same def</i></td></tr>
<tr><th id="528">528</th><td><i>    // instructions for these operands), we can always do that, without</i></td></tr>
<tr><th id="529">529</th><td><i>    // worries of using registers before their defs.</i></td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (<a class="local col0 ref" href="#90Dist" title='Dist' data-ref="90Dist">Dist</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="531">531</th><td>      <a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="532">532</th><td>      <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>), <a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>);</td></tr>
<tr><th id="533">533</th><td>      <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>]</a> - <var>1</var>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>      <i>// Make sure the instructions' position numbers are sane.</i></td></tr>
<tr><th id="536">536</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((InstrPos[DefMI] == 1 &amp;&amp; MachineBasicBlock::iterator(DefMI) == MBB-&gt;begin()) || InstrPos[DefMI] &gt; InstrPos[&amp;*std::prev(MachineBasicBlock::iterator(DefMI))]) &amp;&amp; &quot;Instruction positioning is broken&quot;) ? void (0) : __assert_fail (&quot;((InstrPos[DefMI] == 1 &amp;&amp; MachineBasicBlock::iterator(DefMI) == MBB-&gt;begin()) || InstrPos[DefMI] &gt; InstrPos[&amp;*std::prev(MachineBasicBlock::iterator(DefMI))]) &amp;&amp; \&quot;Instruction positioning is broken\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 540, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>[<a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>] == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="537">537</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) ||</td></tr>
<tr><th id="538">538</th><td>              <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>[<a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>] &gt;</td></tr>
<tr><th id="539">539</th><td>                  <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>[&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a>std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>))]) &amp;&amp;</td></tr>
<tr><th id="540">540</th><td>             <q>"Instruction positioning is broken"</q>);</td></tr>
<tr><th id="541">541</th><td>    }</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>    <i>// Since we can possibly extend register lifetime, clear kill flags.</i></td></tr>
<tr><th id="544">544</th><td>    <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumSubstLEAs' data-ref="NumSubstLEAs">NumSubstLEAs</a>;</td></tr>
<tr><th id="547">547</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-optimize-LEAs&quot;)) { dbgs() &lt;&lt; &quot;OptimizeLEAs: Candidate to replace: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"OptimizeLEAs: Candidate to replace: "</q>; <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>    <i>// Change instruction operands.</i></td></tr>
<tr><th id="550">550</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>)</td></tr>
<tr><th id="551">551</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col8 ref" href="#88DefMI" title='DefMI' data-ref="88DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>);</td></tr>
<tr><th id="552">552</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<var>1</var>);</td></tr>
<tr><th id="553">553</th><td>    MI.getOperand(MemOpNo + X86::AddrIndexReg)</td></tr>
<tr><th id="554">554</th><td>        .ChangeToRegister(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>, <b>false</b>);</td></tr>
<tr><th id="555">555</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#86MemOpNo" title='MemOpNo' data-ref="86MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col9 ref" href="#89AddrDispShift" title='AddrDispShift' data-ref="89AddrDispShift">AddrDispShift</a>);</td></tr>
<tr><th id="556">556</th><td>    MI.getOperand(MemOpNo + X86::AddrSegmentReg)</td></tr>
<tr><th id="557">557</th><td>        .ChangeToRegister(X86::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::X86&apos;">NoRegister</span>, <b>false</b>);</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-optimize-LEAs&quot;)) { dbgs() &lt;&lt; &quot;OptimizeLEAs: Replaced by: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"OptimizeLEAs: Replaced by: "</q>; <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <a class="local col0 ref" href="#80Changed" title='Changed' data-ref="80Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="562">562</th><td>  }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <a class="local col0 ref" href="#80Changed" title='Changed' data-ref="80Changed">Changed</a>;</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl" title='(anonymous namespace)::OptimizeLEAPass::replaceDebugValue' data-type='llvm::MachineInstr * (anonymous namespace)::OptimizeLEAPass::replaceDebugValue(llvm::MachineInstr &amp; MI, unsigned int VReg, int64_t AddrDispShift)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">replaceDebugValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn>,</td></tr>
<tr><th id="568">568</th><td>                                                 <em>unsigned</em> <dfn class="local col2 decl" id="92VReg" title='VReg' data-type='unsigned int' data-ref="92VReg">VReg</dfn>,</td></tr>
<tr><th id="569">569</th><td>                                                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="93AddrDispShift" title='AddrDispShift' data-type='int64_t' data-ref="93AddrDispShift">AddrDispShift</dfn>) {</td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a> *<dfn class="local col4 decl" id="94Expr" title='Expr' data-type='llvm::DIExpression *' data-ref="94Expr">Expr</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a> *&gt;(<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getDebugExpressionEv" title='llvm::MachineInstr::getDebugExpression' data-ref="_ZNK4llvm12MachineInstr18getDebugExpressionEv">getDebugExpression</a>());</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col3 ref" href="#93AddrDispShift" title='AddrDispShift' data-ref="93AddrDispShift">AddrDispShift</a> != <var>0</var>)</td></tr>
<tr><th id="572">572</th><td>    <a class="local col4 ref" href="#94Expr" title='Expr' data-ref="94Expr">Expr</a> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>::<a class="ref" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm12DIExpression7prependEPKS0_hl" title='llvm::DIExpression::prepend' data-ref="_ZN4llvm12DIExpression7prependEPKS0_hl">prepend</a>(<a class="local col4 ref" href="#94Expr" title='Expr' data-ref="94Expr">Expr</a>, <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression">DIExpression</a>::<a class="enum" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression::PrependOps::StackValue" title='llvm::DIExpression::PrependOps::StackValue' data-ref="llvm::DIExpression::PrependOps::StackValue">StackValue</a>, <a class="local col3 ref" href="#93AddrDispShift" title='AddrDispShift' data-ref="93AddrDispShift">AddrDispShift</a>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// Replace DBG_VALUE instruction with modified version.</i></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="95MBB">MBB</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="96DL" title='DL' data-type='llvm::DebugLoc' data-ref="96DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="local col7 decl" id="97IsIndirect" title='IsIndirect' data-type='bool' data-ref="97IsIndirect">IsIndirect</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</a>();</td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col8 decl" id="98Var" title='Var' data-type='const llvm::MDNode *' data-ref="98Var">Var</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16getDebugVariableEv" title='llvm::MachineInstr::getDebugVariable' data-ref="_ZNK4llvm12MachineInstr16getDebugVariableEv">getDebugVariable</a>();</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="local col7 ref" href="#97IsIndirect" title='IsIndirect' data-ref="97IsIndirect">IsIndirect</a>)</td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(1).getImm() == 0 &amp;&amp; &quot;DBG_VALUE with nonzero offset&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(1).getImm() == 0 &amp;&amp; \&quot;DBG_VALUE with nonzero offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp; <q>"DBG_VALUE with nonzero offset"</q>);</td></tr>
<tr><th id="581">581</th><td>  <b>return</b> BuildMI(*MBB, MBB-&gt;erase(&amp;MI), DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::X86InstrInfo&apos;">get</span>(TargetOpcode::DBG_VALUE),</td></tr>
<tr><th id="582">582</th><td>                 IsIndirect, VReg, Var, Expr);</td></tr>
<tr><th id="583">583</th><td>}</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><i  data-doc="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385">// Try to find similar LEAs in the list and replace one with another.</i></td></tr>
<tr><th id="586">586</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantLEAs' data-type='bool (anonymous namespace)::OptimizeLEAPass::removeRedundantLEAs(MemOpMap &amp; LEAs)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385">removeRedundantLEAs</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> &amp;<dfn class="local col9 decl" id="99LEAs" title='LEAs' data-type='MemOpMap &amp;' data-ref="99LEAs">LEAs</dfn>) {</td></tr>
<tr><th id="587">587</th><td>  <em>bool</em> <dfn class="local col0 decl" id="100Changed" title='Changed' data-type='bool' data-ref="100Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <i>// Loop over all entries in the table.</i></td></tr>
<tr><th id="590">590</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="101E" title='E' data-type='llvm::detail::DenseMapPair&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt; &amp;' data-ref="101E">E</dfn> : <a class="local col9 ref" href="#99LEAs" title='LEAs' data-ref="99LEAs">LEAs</a>) {</td></tr>
<tr><th id="591">591</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="102List" title='List' data-type='llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &amp;' data-ref="102List">List</dfn> = <a class="local col1 ref" href="#101E" title='E' data-ref="101E">E</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::MemOpKey, llvm::SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>    <i>// Loop over all LEA pairs.</i></td></tr>
<tr><th id="594">594</th><td>    <em>auto</em> <dfn class="local col3 decl" id="103I1" title='I1' data-type='llvm::MachineInstr **' data-ref="103I1">I1</dfn> = <a class="local col2 ref" href="#102List" title='List' data-ref="102List">List</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="595">595</th><td>    <b>while</b> (<a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a> != <a class="local col2 ref" href="#102List" title='List' data-ref="102List">List</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="596">596</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104First" title='First' data-type='llvm::MachineInstr &amp;' data-ref="104First">First</dfn> = **<a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>;</td></tr>
<tr><th id="597">597</th><td>      <em>auto</em> <dfn class="local col5 decl" id="105I2" title='I2' data-type='llvm::MachineInstr **' data-ref="105I2">I2</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>);</td></tr>
<tr><th id="598">598</th><td>      <b>while</b> (<a class="local col5 ref" href="#105I2" title='I2' data-ref="105I2">I2</a> != <a class="local col2 ref" href="#102List" title='List' data-ref="102List">List</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="599">599</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106Last" title='Last' data-type='llvm::MachineInstr &amp;' data-ref="106Last">Last</dfn> = **<a class="local col5 ref" href="#105I2" title='I2' data-ref="105I2">I2</a>;</td></tr>
<tr><th id="600">600</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="107AddrDispShift" title='AddrDispShift' data-type='int64_t' data-ref="107AddrDispShift">AddrDispShift</dfn>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>        <i>// LEAs should be in occurrence order in the list, so we can freely</i></td></tr>
<tr><th id="603">603</th><td><i>        // replace later LEAs with earlier ones.</i></td></tr>
<tr><th id="604">604</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (calcInstrDist(First, Last) &gt; 0 &amp;&amp; &quot;LEAs must be in occurrence order in the list&quot;) ? void (0) : __assert_fail (&quot;calcInstrDist(First, Last) &gt; 0 &amp;&amp; \&quot;LEAs must be in occurrence order in the list\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 605, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_" title='(anonymous namespace)::OptimizeLEAPass::calcInstrDist' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass13calcInstrDistERKN4llvm12MachineInstrES4_">calcInstrDist</a>(<a class="local col4 ref" href="#104First" title='First' data-ref="104First">First</a>, <a class="local col6 ref" href="#106Last" title='Last' data-ref="106Last">Last</a>) &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="605">605</th><td>               <q>"LEAs must be in occurrence order in the list"</q>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>        <i>// Check that the Last LEA instruction can be replaced by the First.</i></td></tr>
<tr><th id="608">608</th><td>        <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl" title='(anonymous namespace)::OptimizeLEAPass::isReplaceable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl">isReplaceable</a>(<a class="local col4 ref" href="#104First" title='First' data-ref="104First">First</a>, <a class="local col6 ref" href="#106Last" title='Last' data-ref="106Last">Last</a>, <span class='refarg'><a class="local col7 ref" href="#107AddrDispShift" title='AddrDispShift' data-ref="107AddrDispShift">AddrDispShift</a></span>)) {</td></tr>
<tr><th id="609">609</th><td>          ++<a class="local col5 ref" href="#105I2" title='I2' data-ref="105I2">I2</a>;</td></tr>
<tr><th id="610">610</th><td>          <b>continue</b>;</td></tr>
<tr><th id="611">611</th><td>        }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>        <i>// Loop over all uses of the Last LEA and update their operands. Note</i></td></tr>
<tr><th id="614">614</th><td><i>        // that the correctness of this has already been checked in the</i></td></tr>
<tr><th id="615">615</th><td><i>        // isReplaceable function.</i></td></tr>
<tr><th id="616">616</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="108FirstVReg" title='FirstVReg' data-type='unsigned int' data-ref="108FirstVReg">FirstVReg</dfn> = <a class="local col4 ref" href="#104First" title='First' data-ref="104First">First</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="617">617</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="109LastVReg" title='LastVReg' data-type='unsigned int' data-ref="109LastVReg">LastVReg</dfn> = <a class="local col6 ref" href="#106Last" title='Last' data-ref="106Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="618">618</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="110UI" title='UI' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="110UI">UI</dfn> = <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col9 ref" href="#109LastVReg" title='LastVReg' data-ref="109LastVReg">LastVReg</a>), <dfn class="local col1 decl" id="111UE" title='UE' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="111UE">UE</dfn> = <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="619">619</th><td>             <a class="local col0 ref" href="#110UI" title='UI' data-ref="110UI">UI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#111UE" title='UE' data-ref="111UE">UE</a>;) {</td></tr>
<tr><th id="620">620</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="112MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="112MO">MO</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#110UI" title='UI' data-ref="110UI">UI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEi" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEi">++</a>;</td></tr>
<tr><th id="621">621</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn> = *<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>          <b>if</b> (<a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="624">624</th><td>            <i>// Replace DBG_VALUE instruction with modified version using the</i></td></tr>
<tr><th id="625">625</th><td><i>            // register from the replacing LEA and the address displacement</i></td></tr>
<tr><th id="626">626</th><td><i>            // between the LEA instructions.</i></td></tr>
<tr><th id="627">627</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl" title='(anonymous namespace)::OptimizeLEAPass::replaceDebugValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass17replaceDebugValueERN4llvm12MachineInstrEjl">replaceDebugValue</a>(<span class='refarg'><a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a></span>, <a class="local col8 ref" href="#108FirstVReg" title='FirstVReg' data-ref="108FirstVReg">FirstVReg</a>, <a class="local col7 ref" href="#107AddrDispShift" title='AddrDispShift' data-ref="107AddrDispShift">AddrDispShift</a>);</td></tr>
<tr><th id="628">628</th><td>            <b>continue</b>;</td></tr>
<tr><th id="629">629</th><td>          }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>          <i>// Get the number of the first memory operand.</i></td></tr>
<tr><th id="632">632</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="114Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="114Desc">Desc</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="633">633</th><td>          <em>int</em> <dfn class="local col5 decl" id="115MemOpNo" title='MemOpNo' data-type='int' data-ref="115MemOpNo">MemOpNo</dfn> =</td></tr>
<tr><th id="634">634</th><td>              <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col4 ref" href="#114Desc" title='Desc' data-ref="114Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>) +</td></tr>
<tr><th id="635">635</th><td>              <span class="namespace">X86II::</span><a class="ref" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col4 ref" href="#114Desc" title='Desc' data-ref="114Desc">Desc</a>);</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>          <i>// Update address base.</i></td></tr>
<tr><th id="638">638</th><td>          <a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#108FirstVReg" title='FirstVReg' data-ref="108FirstVReg">FirstVReg</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>          <i>// Update address disp.</i></td></tr>
<tr><th id="641">641</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="116Op">Op</dfn> = <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115MemOpNo" title='MemOpNo' data-ref="115MemOpNo">MemOpNo</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="642">642</th><td>          <b>if</b> (<a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="643">643</th><td>            <a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col7 ref" href="#107AddrDispShift" title='AddrDispShift' data-ref="107AddrDispShift">AddrDispShift</a>);</td></tr>
<tr><th id="644">644</th><td>          <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="645">645</th><td>            <a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col6 ref" href="#116Op" title='Op' data-ref="116Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() + <a class="local col7 ref" href="#107AddrDispShift" title='AddrDispShift' data-ref="107AddrDispShift">AddrDispShift</a>);</td></tr>
<tr><th id="646">646</th><td>        }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>        <i>// Since we can possibly extend register lifetime, clear kill flags.</i></td></tr>
<tr><th id="649">649</th><td>        <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#108FirstVReg" title='FirstVReg' data-ref="108FirstVReg">FirstVReg</a>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#60" title='NumRedundantLEAs' data-ref="NumRedundantLEAs">NumRedundantLEAs</a>;</td></tr>
<tr><th id="652">652</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;x86-optimize-LEAs&quot;)) { dbgs() &lt;&lt; &quot;OptimizeLEAs: Remove redundant LEA: &quot;; Last.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"OptimizeLEAs: Remove redundant LEA: "</q>;</td></tr>
<tr><th id="653">653</th><td>                   <a class="local col6 ref" href="#106Last" title='Last' data-ref="106Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>        <i>// By this moment, all of the Last LEA's uses must be replaced. So we</i></td></tr>
<tr><th id="656">656</th><td><i>        // can freely remove it.</i></td></tr>
<tr><th id="657">657</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;use_empty(LastVReg) &amp;&amp; &quot;The LEA&apos;s def register must have no uses&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;use_empty(LastVReg) &amp;&amp; \&quot;The LEA&apos;s def register must have no uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp&quot;, 658, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='r' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col9 ref" href="#109LastVReg" title='LastVReg' data-ref="109LastVReg">LastVReg</a>) &amp;&amp;</td></tr>
<tr><th id="658">658</th><td>               <q>"The LEA's def register must have no uses"</q>);</td></tr>
<tr><th id="659">659</th><td>        <a class="local col6 ref" href="#106Last" title='Last' data-ref="106Last">Last</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>        <i>// Erase removed LEA from the list.</i></td></tr>
<tr><th id="662">662</th><td>        <a class="local col5 ref" href="#105I2" title='I2' data-ref="105I2">I2</a> = <a class="local col2 ref" href="#102List" title='List' data-ref="102List">List</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col5 ref" href="#105I2" title='I2' data-ref="105I2">I2</a>);</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>        <a class="local col0 ref" href="#100Changed" title='Changed' data-ref="100Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="665">665</th><td>      }</td></tr>
<tr><th id="666">666</th><td>      ++<a class="local col3 ref" href="#103I1" title='I1' data-ref="103I1">I1</a>;</td></tr>
<tr><th id="667">667</th><td>    }</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <b>return</b> <a class="local col0 ref" href="#100Changed" title='Changed' data-ref="100Changed">Changed</a>;</td></tr>
<tr><th id="671">671</th><td>}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::OptimizeLEAPass" title='(anonymous namespace)::OptimizeLEAPass' data-ref="(anonymousnamespace)::OptimizeLEAPass">OptimizeLEAPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::OptimizeLEAPass::runOnMachineFunction' data-type='bool (anonymous namespace)::OptimizeLEAPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="117MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="117MF">MF</dfn>) {</td></tr>
<tr><th id="674">674</th><td>  <em>bool</em> <dfn class="local col8 decl" id="118Changed" title='Changed' data-type='bool' data-ref="118Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableX86LEAOpt" title='DisableX86LEAOpt' data-use='m' data-ref="DisableX86LEAOpt">DisableX86LEAOpt</a> || <a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::MRI" title='(anonymous namespace)::OptimizeLEAPass::MRI' data-use='w' data-ref="(anonymousnamespace)::OptimizeLEAPass::MRI">MRI</a> = &amp;<a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="680">680</th><td>  <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::TII" title='(anonymous namespace)::OptimizeLEAPass::TII' data-use='w' data-ref="(anonymousnamespace)::OptimizeLEAPass::TII">TII</a> = <a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="681">681</th><td>  <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::TRI" title='(anonymous namespace)::OptimizeLEAPass::TRI' data-use='w' data-ref="(anonymousnamespace)::OptimizeLEAPass::TRI">TRI</a> = <a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;().<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i>// Process all basic blocks.</i></td></tr>
<tr><th id="684">684</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="119MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119MBB">MBB</dfn> : <a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>) {</td></tr>
<tr><th id="685">685</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OptimizeLEAPass::MemOpMap" title='(anonymous namespace)::OptimizeLEAPass::MemOpMap' data-type='DenseMap&lt;(anonymous namespace)::MemOpKey, SmallVector&lt;llvm::MachineInstr *, 16&gt; &gt;' data-ref="(anonymousnamespace)::OptimizeLEAPass::MemOpMap">MemOpMap</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-use='c' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col0 decl" id="120LEAs" title='LEAs' data-type='MemOpMap' data-ref="120LEAs">LEAs</dfn>;</td></tr>
<tr><th id="686">686</th><td>    <a class="tu member" href="#(anonymousnamespace)::OptimizeLEAPass::InstrPos" title='(anonymous namespace)::OptimizeLEAPass::InstrPos' data-use='m' data-ref="(anonymousnamespace)::OptimizeLEAPass::InstrPos">InstrPos</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <i>// Find all LEA instructions in basic block.</i></td></tr>
<tr><th id="689">689</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784" title='(anonymous namespace)::OptimizeLEAPass::findLEAs' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass8findLEAsERKN4llvm17MachineBasicBlockERNS1_8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_112761784">findLEAs</a>(<a class="local col9 ref" href="#119MBB" title='MBB' data-ref="119MBB">MBB</a>, <span class='refarg'><a class="local col0 ref" href="#120LEAs" title='LEAs' data-ref="120LEAs">LEAs</a></span>);</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>    <i>// If current basic block has no LEAs, move on to the next one.</i></td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="local col0 ref" href="#120LEAs" title='LEAs' data-ref="120LEAs">LEAs</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>())</td></tr>
<tr><th id="693">693</th><td>      <b>continue</b>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// Remove redundant LEA instructions.</i></td></tr>
<tr><th id="696">696</th><td>    <a class="local col8 ref" href="#118Changed" title='Changed' data-ref="118Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantLEAs' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass19removeRedundantLEAsERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapInfoI2563385">removeRedundantLEAs</a>(<span class='refarg'><a class="local col0 ref" href="#120LEAs" title='LEAs' data-ref="120LEAs">LEAs</a></span>);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <i>// Remove redundant address calculations. Do it only for -Os/-Oz since only</i></td></tr>
<tr><th id="699">699</th><td><i>    // a code size gain is expected from this part of the pass.</i></td></tr>
<tr><th id="700">700</th><td>    <b>if</b> (<a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>())</td></tr>
<tr><th id="701">701</th><td>      <a class="local col8 ref" href="#118Changed" title='Changed' data-ref="118Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423" title='(anonymous namespace)::OptimizeLEAPass::removeRedundantAddrCalc' data-use='c' data-ref="_ZN12_GLOBAL__N_115OptimizeLEAPass23removeRedundantAddrCalcERN4llvm8DenseMapINS_8MemOpKeyENS1_11SmallVectorIPNS1_12MachineInstrELj16EEENS1_12DenseMapI14140423">removeRedundantAddrCalc</a>(<span class='refarg'><a class="local col0 ref" href="#120LEAs" title='LEAs' data-ref="120LEAs">LEAs</a></span>);</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <b>return</b> <a class="local col8 ref" href="#118Changed" title='Changed' data-ref="118Changed">Changed</a>;</td></tr>
<tr><th id="705">705</th><td>}</td></tr>
<tr><th id="706">706</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
