This paper presents an integration study of FeFET devices in a 0.18-Âµm CMOS baseline process. We focus on gate stack formation, process integration strategy, and initial reliability considerations.
