m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/jonat/Documents/FPGA/Taller/simulation/modelsim
vand_
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1582648511
!i10b 1
!s100 5^I99G5OXW3aGlbJ:`O3T3
I:NZS<P6Ri>VQ[fjeSl7^F2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 and__sv_unit
S1
R0
w1582646259
8C:/Users/jonat/Documents/FPGA/Taller/and_.sv
FC:/Users/jonat/Documents/FPGA/Taller/and_.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1582648510.000000
!s107 C:/Users/jonat/Documents/FPGA/Taller/and_.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/jonat/Documents/FPGA/Taller|C:/Users/jonat/Documents/FPGA/Taller/and_.sv|
!i113 1
Z5 o-sv -work work
Z6 !s92 -sv -work work +incdir+C:/Users/jonat/Documents/FPGA/Taller
Z7 tCvgOpt 0
vnot_
R1
R2
!i10b 1
!s100 K0akKbK0^FBFDabgH3m[b3
I@ld26o1aPc9D7II?6W3^g3
R3
!s105 not__sv_unit
S1
R0
w1582646818
8C:/Users/jonat/Documents/FPGA/Taller/not_.sv
FC:/Users/jonat/Documents/FPGA/Taller/not_.sv
L0 1
R4
r1
!s85 0
31
Z8 !s108 1582648511.000000
!s107 C:/Users/jonat/Documents/FPGA/Taller/not_.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/jonat/Documents/FPGA/Taller|C:/Users/jonat/Documents/FPGA/Taller/not_.sv|
!i113 1
R5
R6
R7
vor_
R1
R2
!i10b 1
!s100 4]TgZ8CILz2Wl3RP6`@Vf1
Ia;^?`J4_c@IF:9A[8hg<U0
R3
!s105 or__sv_unit
S1
R0
w1582646556
8C:/Users/jonat/Documents/FPGA/Taller/or_.sv
FC:/Users/jonat/Documents/FPGA/Taller/or_.sv
L0 1
R4
r1
!s85 0
31
R8
!s107 C:/Users/jonat/Documents/FPGA/Taller/or_.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/jonat/Documents/FPGA/Taller|C:/Users/jonat/Documents/FPGA/Taller/or_.sv|
!i113 1
R5
R6
R7
vxor_
R1
R2
!i10b 1
!s100 [QHFY8JbADmDoHNLi?ko22
IOQZcb72kK<4aalA0bJDo;2
R3
!s105 xor__sv_unit
S1
R0
w1582648053
8C:/Users/jonat/Documents/FPGA/Taller/xor_.sv
FC:/Users/jonat/Documents/FPGA/Taller/xor_.sv
L0 1
R4
r1
!s85 0
31
R8
!s107 C:/Users/jonat/Documents/FPGA/Taller/xor_.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/jonat/Documents/FPGA/Taller|C:/Users/jonat/Documents/FPGA/Taller/xor_.sv|
!i113 1
R5
R6
R7
vxor_tb
R1
!s110 1582648512
!i10b 1
!s100 <^4fJeTJ<H;@n^Df`JThZ2
I4_HRLTAXNaNNkbl49Do@Z1
R3
!s105 xor_tb_sv_unit
S1
R0
w1582648437
8C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv
FC:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv
L0 1
R4
r1
!s85 0
31
R8
!s107 C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/jonat/Documents/FPGA/Taller|C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv|
!i113 1
R5
R6
R7
