
01_simple_periodic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e88  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08008f98  08008f98  00018f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094c0  080094c0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080094c0  080094c0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080094c0  080094c0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094c0  080094c0  000194c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094c4  080094c4  000194c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080094c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001294  20000074  0800953c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001308  0800953c  00021308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000208cf  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000422c  00000000  00000000  0004096c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  00044b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001738  00000000  00000000  00046450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8f6  00000000  00000000  00047b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd63  00000000  00000000  0006347e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d494  00000000  00000000  000801e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011d675  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e08  00000000  00000000  0011d6c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08008f80 	.word	0x08008f80

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08008f80 	.word	0x08008f80

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <aht10_init>:
extern I2C_HandleTypeDef hi2c1;
extern ADC_HandleTypeDef hadc1;


void aht10_init()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af02      	add	r7, sp, #8
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 8000652:	4a0b      	ldr	r2, [pc, #44]	; (8000680 <aht10_init+0x34>)
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	6812      	ldr	r2, [r2, #0]
 8000658:	4611      	mov	r1, r2
 800065a:	8019      	strh	r1, [r3, #0]
 800065c:	3302      	adds	r3, #2
 800065e:	0c12      	lsrs	r2, r2, #16
 8000660:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, AHT10_ADDRESS, init_cmd, sizeof(init_cmd), 100);
 8000662:	1d3a      	adds	r2, r7, #4
 8000664:	2364      	movs	r3, #100	; 0x64
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	2303      	movs	r3, #3
 800066a:	2170      	movs	r1, #112	; 0x70
 800066c:	4805      	ldr	r0, [pc, #20]	; (8000684 <aht10_init+0x38>)
 800066e:	f002 fa31 	bl	8002ad4 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000672:	2050      	movs	r0, #80	; 0x50
 8000674:	f001 f940 	bl	80018f8 <HAL_Delay>
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	08008f98 	.word	0x08008f98
 8000684:	200010f8 	.word	0x200010f8

08000688 <aht10_get_data>:

int aht10_get_data(sensor_typedef *m_sensor)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b088      	sub	sp, #32
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
	uint8_t receive_buff[6] = {0};
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	2300      	movs	r3, #0
 8000696:	81bb      	strh	r3, [r7, #12]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init();
 8000698:	f7ff ffd8 	bl	800064c <aht10_init>

	HAL_I2C_Master_Receive(&hi2c1, AHT10_ADDRESS, receive_buff, sizeof(receive_buff), 100);
 800069c:	f107 0208 	add.w	r2, r7, #8
 80006a0:	2364      	movs	r3, #100	; 0x64
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	2306      	movs	r3, #6
 80006a6:	2170      	movs	r1, #112	; 0x70
 80006a8:	482e      	ldr	r0, [pc, #184]	; (8000764 <aht10_get_data+0xdc>)
 80006aa:	f002 fb11 	bl	8002cd0 <HAL_I2C_Master_Receive>

	if (!(receive_buff[0] & 0x80))
 80006ae:	7a3b      	ldrb	r3, [r7, #8]
 80006b0:	b25b      	sxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db50      	blt.n	8000758 <aht10_get_data+0xd0>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006b6:	7a7b      	ldrb	r3, [r7, #9]
 80006b8:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006ba:	7abb      	ldrb	r3, [r7, #10]
 80006bc:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006be:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80006c0:	7afa      	ldrb	r2, [r7, #11]
 80006c2:	0912      	lsrs	r2, r2, #4
 80006c4:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006c6:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006c8:	617b      	str	r3, [r7, #20]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80006ca:	6978      	ldr	r0, [r7, #20]
 80006cc:	f7ff fdf6 	bl	80002bc <__aeabi_ui2f>
 80006d0:	4603      	mov	r3, r0
 80006d2:	4925      	ldr	r1, [pc, #148]	; (8000768 <aht10_get_data+0xe0>)
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fe49 	bl	800036c <__aeabi_fmul>
 80006da:	4603      	mov	r3, r0
 80006dc:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fef7 	bl	80004d4 <__aeabi_fdiv>
 80006e6:	4603      	mov	r3, r0
 80006e8:	491f      	ldr	r1, [pc, #124]	; (8000768 <aht10_get_data+0xe0>)
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff fe3e 	bl	800036c <__aeabi_fmul>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff ff8a 	bl	800060c <__aeabi_f2uiz>
 80006f8:	4603      	mov	r3, r0
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000700:	7afb      	ldrb	r3, [r7, #11]
 8000702:	041b      	lsls	r3, r3, #16
 8000704:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000708:	7b3b      	ldrb	r3, [r7, #12]
 800070a:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 800070c:	4313      	orrs	r3, r2
		                     receive_buff[5];
 800070e:	7b7a      	ldrb	r2, [r7, #13]
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000710:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000712:	613b      	str	r3, [r7, #16]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000714:	6938      	ldr	r0, [r7, #16]
 8000716:	f7ff fdd1 	bl	80002bc <__aeabi_ui2f>
 800071a:	4603      	mov	r3, r0
 800071c:	4913      	ldr	r1, [pc, #76]	; (800076c <aht10_get_data+0xe4>)
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff fe24 	bl	800036c <__aeabi_fmul>
 8000724:	4603      	mov	r3, r0
 8000726:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fed2 	bl	80004d4 <__aeabi_fdiv>
 8000730:	4603      	mov	r3, r0
 8000732:	490f      	ldr	r1, [pc, #60]	; (8000770 <aht10_get_data+0xe8>)
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fd0f 	bl	8000158 <__aeabi_fsub>
 800073a:	4603      	mov	r3, r0
 800073c:	490a      	ldr	r1, [pc, #40]	; (8000768 <aht10_get_data+0xe0>)
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff fe14 	bl	800036c <__aeabi_fmul>
 8000744:	4603      	mov	r3, r0
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff60 	bl	800060c <__aeabi_f2uiz>
 800074c:	4603      	mov	r3, r0
 800074e:	b29a      	uxth	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000754:	2301      	movs	r3, #1
 8000756:	e000      	b.n	800075a <aht10_get_data+0xd2>
	}
	return 1;
 8000758:	2301      	movs	r3, #1
}
 800075a:	4618      	mov	r0, r3
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200010f8 	.word	0x200010f8
 8000768:	42c80000 	.word	0x42c80000
 800076c:	43480000 	.word	0x43480000
 8000770:	42480000 	.word	0x42480000

08000774 <read_adc_once>:

uint16_t read_adc_once(ADC_HandleTypeDef *hadc)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(hadc);
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f001 f9b7 	bl	8001af0 <HAL_ADC_Start>

    // wait for conversion
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8000782:	210a      	movs	r1, #10
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f001 fa8d 	bl	8001ca4 <HAL_ADC_PollForConversion>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <read_adc_once+0x20>
        return 0; // timeout or error
 8000790:	2300      	movs	r3, #0
 8000792:	e008      	b.n	80007a6 <read_adc_once+0x32>

    uint16_t val = HAL_ADC_GetValue(hadc);
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f001 fb8b 	bl	8001eb0 <HAL_ADC_GetValue>
 800079a:	4603      	mov	r3, r0
 800079c:	81fb      	strh	r3, [r7, #14]

    HAL_ADC_Stop(hadc);
 800079e:	6878      	ldr	r0, [r7, #4]
 80007a0:	f001 fa54 	bl	8001c4c <HAL_ADC_Stop>

    return val;
 80007a4:	89fb      	ldrh	r3, [r7, #14]
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <moisture_get>:
}

uint16_t moisture_get(
                      uint32_t MOISTURE_DRY,
                      uint32_t MOISTURE_WET, sensor_typedef *m_sensor)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    uint32_t sum = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]

    /* ---- Take 10 ADC samples ---- */
    for (uint8_t i = 0; i < 10; i++)
 80007c0:	2300      	movs	r3, #0
 80007c2:	76fb      	strb	r3, [r7, #27]
 80007c4:	e00d      	b.n	80007e2 <moisture_get+0x32>
    {
        sum += read_adc_once(&hadc1);
 80007c6:	4827      	ldr	r0, [pc, #156]	; (8000864 <moisture_get+0xb4>)
 80007c8:	f7ff ffd4 	bl	8000774 <read_adc_once>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	4413      	add	r3, r2
 80007d4:	61fb      	str	r3, [r7, #28]
        HAL_Delay(100);
 80007d6:	2064      	movs	r0, #100	; 0x64
 80007d8:	f001 f88e 	bl	80018f8 <HAL_Delay>
    for (uint8_t i = 0; i < 10; i++)
 80007dc:	7efb      	ldrb	r3, [r7, #27]
 80007de:	3301      	adds	r3, #1
 80007e0:	76fb      	strb	r3, [r7, #27]
 80007e2:	7efb      	ldrb	r3, [r7, #27]
 80007e4:	2b09      	cmp	r3, #9
 80007e6:	d9ee      	bls.n	80007c6 <moisture_get+0x16>
    }

    /* ---- Average ADC value ---- */
    uint32_t adc = sum / 10;
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	4a1f      	ldr	r2, [pc, #124]	; (8000868 <moisture_get+0xb8>)
 80007ec:	fba2 2303 	umull	r2, r3, r2, r3
 80007f0:	08db      	lsrs	r3, r3, #3
 80007f2:	613b      	str	r3, [r7, #16]

    int32_t pct_x100;

    /* ---- ADC → moisture percent ×100 ---- */
    if (MOISTURE_WET < MOISTURE_DRY)
 80007f4:	68ba      	ldr	r2, [r7, #8]
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d20e      	bcs.n	800081a <moisture_get+0x6a>
    {
        // Typical soil sensor: wet ADC < dry ADC
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	461a      	mov	r2, r3
 8000804:	f242 7310 	movw	r3, #10000	; 0x2710
 8000808:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_DRY - MOISTURE_WET);
 800080c:	68f9      	ldr	r1, [r7, #12]
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 8000812:	fb93 f3f2 	sdiv	r3, r3, r2
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	e00d      	b.n	8000836 <moisture_get+0x86>
    }
    else
    {
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	1ad3      	subs	r3, r2, r3
 8000820:	461a      	mov	r2, r3
 8000822:	f242 7310 	movw	r3, #10000	; 0x2710
 8000826:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_WET - MOISTURE_DRY);
 800082a:	68b9      	ldr	r1, [r7, #8]
 800082c:	68fa      	ldr	r2, [r7, #12]
 800082e:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 8000830:	fb93 f3f2 	sdiv	r3, r3, r2
 8000834:	617b      	str	r3, [r7, #20]
    }

    /* ---- Clamp to 0–100.00% ---- */
    if (pct_x100 < 0)      pct_x100 = 0;
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	2b00      	cmp	r3, #0
 800083a:	da01      	bge.n	8000840 <moisture_get+0x90>
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
    if (pct_x100 > 10000)  pct_x100 = 10000;
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	f242 7210 	movw	r2, #10000	; 0x2710
 8000846:	4293      	cmp	r3, r2
 8000848:	dd02      	ble.n	8000850 <moisture_get+0xa0>
 800084a:	f242 7310 	movw	r3, #10000	; 0x2710
 800084e:	617b      	str	r3, [r7, #20]
    m_sensor->soil_moisture = (uint16_t)pct_x100;
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	b29a      	uxth	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	809a      	strh	r2, [r3, #4]
    return (uint16_t)pct_x100;
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	b29b      	uxth	r3, r3
}
 800085c:	4618      	mov	r0, r3
 800085e:	3720      	adds	r7, #32
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20001158 	.word	0x20001158
 8000868:	cccccccd 	.word	0xcccccccd

0800086c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	4a06      	ldr	r2, [pc, #24]	; (8000894 <vApplicationGetIdleTaskMemory+0x28>)
 800087c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	4a05      	ldr	r2, [pc, #20]	; (8000898 <vApplicationGetIdleTaskMemory+0x2c>)
 8000882:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2280      	movs	r2, #128	; 0x80
 8000888:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000090 	.word	0x20000090
 8000898:	20000144 	.word	0x20000144

0800089c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800089c:	b5b0      	push	{r4, r5, r7, lr}
 800089e:	b09e      	sub	sp, #120	; 0x78
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a2:	f000 fff7 	bl	8001894 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a6:	f000 f87d 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008aa:	f000 f9e9 	bl	8000c80 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008ae:	f000 f907 	bl	8000ac0 <MX_I2C1_Init>
  MX_TIM1_Init();
 80008b2:	f000 f969 	bl	8000b88 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80008b6:	f000 f9b9 	bl	8000c2c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80008ba:	f000 f92f 	bl	8000b1c <MX_SPI1_Init>
  MX_ADC1_Init();
 80008be:	f000 f8c1 	bl	8000a44 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  oled_init();
 80008c2:	f000 fb97 	bl	8000ff4 <oled_init>
  oled_clear();
 80008c6:	f000 fc06 	bl	80010d6 <oled_clear>

  uart_rx_IT();
 80008ca:	f000 feff 	bl	80016cc <uart_rx_IT>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of sensorMutex */
  osMutexDef(sensorMutex);
 80008ce:	2300      	movs	r3, #0
 80008d0:	673b      	str	r3, [r7, #112]	; 0x70
 80008d2:	2300      	movs	r3, #0
 80008d4:	677b      	str	r3, [r7, #116]	; 0x74
  sensorMutexHandle = osMutexCreate(osMutex(sensorMutex));
 80008d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008da:	4618      	mov	r0, r3
 80008dc:	f005 fb0f 	bl	8005efe <osMutexCreate>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a27      	ldr	r2, [pc, #156]	; (8000980 <main+0xe4>)
 80008e4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of aht10_task */
  osThreadDef(aht10_task, aht10_task_start, 1, 0, 128);
 80008e6:	4b27      	ldr	r3, [pc, #156]	; (8000984 <main+0xe8>)
 80008e8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80008ec:	461d      	mov	r5, r3
 80008ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  aht10_taskHandle = osThreadCreate(osThread(aht10_task), NULL);
 80008fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f005 fa9c 	bl	8005e3e <osThreadCreate>
 8000906:	4603      	mov	r3, r0
 8000908:	4a1f      	ldr	r2, [pc, #124]	; (8000988 <main+0xec>)
 800090a:	6013      	str	r3, [r2, #0]

  /* definition and creation of soil_task */
  osThreadDef(soil_task, soil_task_start, 1, 0, 128);
 800090c:	4b1f      	ldr	r3, [pc, #124]	; (800098c <main+0xf0>)
 800090e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000912:	461d      	mov	r5, r3
 8000914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800091c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  soil_taskHandle = osThreadCreate(osThread(soil_task), NULL);
 8000920:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f005 fa89 	bl	8005e3e <osThreadCreate>
 800092c:	4603      	mov	r3, r0
 800092e:	4a18      	ldr	r2, [pc, #96]	; (8000990 <main+0xf4>)
 8000930:	6013      	str	r3, [r2, #0]

  /* definition and creation of oled_task */
  osThreadDef(oled_task, oled_task_start, 0, 0, 128);
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <main+0xf8>)
 8000934:	f107 041c 	add.w	r4, r7, #28
 8000938:	461d      	mov	r5, r3
 800093a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800093c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800093e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000942:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  oled_taskHandle = osThreadCreate(osThread(oled_task), NULL);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f005 fa76 	bl	8005e3e <osThreadCreate>
 8000952:	4603      	mov	r3, r0
 8000954:	4a10      	ldr	r2, [pc, #64]	; (8000998 <main+0xfc>)
 8000956:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_task */
  osThreadDef(uart_task, uart_task_start, 0, 0, 160);
 8000958:	4b10      	ldr	r3, [pc, #64]	; (800099c <main+0x100>)
 800095a:	463c      	mov	r4, r7
 800095c:	461d      	mov	r5, r3
 800095e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000962:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000966:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart_taskHandle = osThreadCreate(osThread(uart_task), NULL);
 800096a:	463b      	mov	r3, r7
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f005 fa65 	bl	8005e3e <osThreadCreate>
 8000974:	4603      	mov	r3, r0
 8000976:	4a0a      	ldr	r2, [pc, #40]	; (80009a0 <main+0x104>)
 8000978:	6013      	str	r3, [r2, #0]




  /* Start scheduler */
  osKernelStart();
 800097a:	f005 fa49 	bl	8005e10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800097e:	e7fe      	b.n	800097e <main+0xe2>
 8000980:	20001154 	.word	0x20001154
 8000984:	08008fcc 	.word	0x08008fcc
 8000988:	200010f4 	.word	0x200010f4
 800098c:	08008fe8 	.word	0x08008fe8
 8000990:	200011d0 	.word	0x200011d0
 8000994:	08009004 	.word	0x08009004
 8000998:	2000121c 	.word	0x2000121c
 800099c:	08009020 	.word	0x08009020
 80009a0:	200012a8 	.word	0x200012a8

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b094      	sub	sp, #80	; 0x50
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ae:	2228      	movs	r2, #40	; 0x28
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f007 fdfc 	bl	80085b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d4:	2302      	movs	r3, #2
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d8:	2301      	movs	r3, #1
 80009da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009dc:	2310      	movs	r3, #16
 80009de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009e8:	4618      	mov	r0, r3
 80009ea:	f002 ff63 	bl	80038b4 <HAL_RCC_OscConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80009f4:	f000 fab5 	bl	8000f62 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f8:	230f      	movs	r3, #15
 80009fa:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	2100      	movs	r1, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f003 f9ce 	bl	8003db4 <HAL_RCC_ClockConfig>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000a1e:	f000 faa0 	bl	8000f62 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a22:	2302      	movs	r3, #2
 8000a24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f003 fb7f 	bl	8004130 <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a38:	f000 fa93 	bl	8000f62 <Error_Handler>
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3750      	adds	r7, #80	; 0x50
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a56:	4a19      	ldr	r2, [pc, #100]	; (8000abc <MX_ADC1_Init+0x78>)
 8000a58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a66:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a6e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a74:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a80:	480d      	ldr	r0, [pc, #52]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a82:	f000 ff5d 	bl	8001940 <HAL_ADC_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a8c:	f000 fa69 	bl	8000f62 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000aa2:	f001 fa11 	bl	8001ec8 <HAL_ADC_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000aac:	f000 fa59 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20001158 	.word	0x20001158
 8000abc:	40012400 	.word	0x40012400

08000ac0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ac6:	4a13      	ldr	r2, [pc, #76]	; (8000b14 <MX_I2C1_Init+0x54>)
 8000ac8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <MX_I2C1_Init+0x58>)
 8000ace:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ade:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ae2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000afc:	4804      	ldr	r0, [pc, #16]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000afe:	f001 fea5 	bl	800284c <HAL_I2C_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b08:	f000 fa2b 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200010f8 	.word	0x200010f8
 8000b14:	40005400 	.word	0x40005400
 8000b18:	000186a0 	.word	0x000186a0

08000b1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b22:	4a18      	ldr	r2, [pc, #96]	; (8000b84 <MX_SPI1_Init+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b26:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b68:	220a      	movs	r2, #10
 8000b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b6e:	f003 fc4b 	bl	8004408 <HAL_SPI_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b78:	f000 f9f3 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20001250 	.word	0x20001250
 8000b84:	40013000 	.word	0x40013000

08000b88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000ba6:	4a20      	ldr	r2, [pc, #128]	; (8000c28 <MX_TIM1_Init+0xa0>)
 8000ba8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8000baa:	4b1e      	ldr	r3, [pc, #120]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bba:	f241 3287 	movw	r2, #4999	; 0x1387
 8000bbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bcc:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bd2:	4814      	ldr	r0, [pc, #80]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bd4:	f003 fe99 	bl	800490a <HAL_TIM_Base_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000bde:	f000 f9c0 	bl	8000f62 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000be8:	f107 0308 	add.w	r3, r7, #8
 8000bec:	4619      	mov	r1, r3
 8000bee:	480d      	ldr	r0, [pc, #52]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bf0:	f004 f81c 	bl	8004c2c <HAL_TIM_ConfigClockSource>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000bfa:	f000 f9b2 	bl	8000f62 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4806      	ldr	r0, [pc, #24]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000c0c:	f004 f9fe 	bl	800500c <HAL_TIMEx_MasterConfigSynchronization>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000c16:	f000 f9a4 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200011d4 	.word	0x200011d4
 8000c28:	40012c00 	.word	0x40012c00

08000c2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	; (8000c7c <MX_USART1_UART_Init+0x50>)
 8000c34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c52:	220c      	movs	r2, #12
 8000c54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c64:	f004 fa42 	bl	80050ec <HAL_UART_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c6e:	f000 f978 	bl	8000f62 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20001188 	.word	0x20001188
 8000c7c:	40013800 	.word	0x40013800

08000c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c86:	f107 0308 	add.w	r3, r7, #8
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c94:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	4a16      	ldr	r2, [pc, #88]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	6193      	str	r3, [r2, #24]
 8000ca0:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cb2:	f043 0308 	orr.w	r3, r3, #8
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0308 	and.w	r3, r3, #8
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RES_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2158      	movs	r1, #88	; 0x58
 8000cc8:	480b      	ldr	r0, [pc, #44]	; (8000cf8 <MX_GPIO_Init+0x78>)
 8000cca:	f001 fda7 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RES_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = RES_Pin|CS_Pin|DC_Pin;
 8000cce:	2358      	movs	r3, #88	; 0x58
 8000cd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4804      	ldr	r0, [pc, #16]	; (8000cf8 <MX_GPIO_Init+0x78>)
 8000ce6:	f001 fc15 	bl	8002514 <HAL_GPIO_Init>

}
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	40010800 	.word	0x40010800

08000cfc <aht10_task_start>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_aht10_task_start */
void aht10_task_start(void const * argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]

	for (;;)
	{
	    uint32_t now = osKernelSysTick();
 8000d04:	f005 f88b 	bl	8005e1e <osKernelSysTick>
 8000d08:	60f8      	str	r0, [r7, #12]



	    osMutexWait(sensorMutexHandle, osWaitForever);
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <aht10_task_start+0x3c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d12:	4618      	mov	r0, r3
 8000d14:	f005 f90c 	bl	8005f30 <osMutexWait>
	    serial_print("handle aht10 task\r\n");
 8000d18:	4808      	ldr	r0, [pc, #32]	; (8000d3c <aht10_task_start+0x40>)
 8000d1a:	f000 fc7d 	bl	8001618 <serial_print>
	    aht10_get_data(&m_sensor);
 8000d1e:	4808      	ldr	r0, [pc, #32]	; (8000d40 <aht10_task_start+0x44>)
 8000d20:	f7ff fcb2 	bl	8000688 <aht10_get_data>
	    osMutexRelease(sensorMutexHandle);
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <aht10_task_start+0x3c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f005 f94f 	bl	8005fcc <osMutexRelease>



	    osDelay(AHT10_PERIOD);
 8000d2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d32:	f005 f8d0 	bl	8005ed6 <osDelay>
	{
 8000d36:	e7e5      	b.n	8000d04 <aht10_task_start+0x8>
 8000d38:	20001154 	.word	0x20001154
 8000d3c:	0800903c 	.word	0x0800903c
 8000d40:	2000114c 	.word	0x2000114c

08000d44 <soil_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_soil_task_start */
void soil_task_start(void const * argument)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]


    for(;;)
    {
    	uint32_t now = osKernelSysTick();
 8000d4c:	f005 f867 	bl	8005e1e <osKernelSysTick>
 8000d50:	60f8      	str	r0, [r7, #12]



    	osMutexWait(sensorMutexHandle, osWaitForever);
 8000d52:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <soil_task_start+0x44>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f04f 31ff 	mov.w	r1, #4294967295
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f005 f8e8 	bl	8005f30 <osMutexWait>
    	serial_print("handle soil task\r\n");
 8000d60:	480a      	ldr	r0, [pc, #40]	; (8000d8c <soil_task_start+0x48>)
 8000d62:	f000 fc59 	bl	8001618 <serial_print>
    	moisture_get(1500, 4500, &m_sensor);
 8000d66:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <soil_task_start+0x4c>)
 8000d68:	f241 1194 	movw	r1, #4500	; 0x1194
 8000d6c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000d70:	f7ff fd1e 	bl	80007b0 <moisture_get>
    	osMutexRelease(sensorMutexHandle);
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <soil_task_start+0x44>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f005 f927 	bl	8005fcc <osMutexRelease>



    	osDelay(SOIL_PERIOD);
 8000d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d82:	f005 f8a8 	bl	8005ed6 <osDelay>
    {
 8000d86:	e7e1      	b.n	8000d4c <soil_task_start+0x8>
 8000d88:	20001154 	.word	0x20001154
 8000d8c:	08009050 	.word	0x08009050
 8000d90:	2000114c 	.word	0x2000114c

08000d94 <oled_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_task_start */
void oled_task_start(void const * argument)
{
 8000d94:	b590      	push	{r4, r7, lr}
 8000d96:	b08d      	sub	sp, #52	; 0x34
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]


    for(;;)
    {
    	uint32_t now = osKernelSysTick();
 8000d9c:	f005 f83f 	bl	8005e1e <osKernelSysTick>
 8000da0:	62f8      	str	r0, [r7, #44]	; 0x2c


    	char oled_buf[32];

    	serial_print("handle oled task\r\n");
 8000da2:	4834      	ldr	r0, [pc, #208]	; (8000e74 <oled_task_start+0xe0>)
 8000da4:	f000 fc38 	bl	8001618 <serial_print>

    	sprintf(oled_buf, "TEMP: %d.%d C", m_sensor.temp/100, m_sensor.temp %100);
 8000da8:	4b33      	ldr	r3, [pc, #204]	; (8000e78 <oled_task_start+0xe4>)
 8000daa:	885b      	ldrh	r3, [r3, #2]
 8000dac:	4a33      	ldr	r2, [pc, #204]	; (8000e7c <oled_task_start+0xe8>)
 8000dae:	fba2 2303 	umull	r2, r3, r2, r3
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	461c      	mov	r4, r3
 8000db8:	4b2f      	ldr	r3, [pc, #188]	; (8000e78 <oled_task_start+0xe4>)
 8000dba:	885b      	ldrh	r3, [r3, #2]
 8000dbc:	4a2f      	ldr	r2, [pc, #188]	; (8000e7c <oled_task_start+0xe8>)
 8000dbe:	fba2 1203 	umull	r1, r2, r2, r3
 8000dc2:	0952      	lsrs	r2, r2, #5
 8000dc4:	2164      	movs	r1, #100	; 0x64
 8000dc6:	fb01 f202 	mul.w	r2, r1, r2
 8000dca:	1a9b      	subs	r3, r3, r2
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	f107 000c 	add.w	r0, r7, #12
 8000dd2:	4622      	mov	r2, r4
 8000dd4:	492a      	ldr	r1, [pc, #168]	; (8000e80 <oled_task_start+0xec>)
 8000dd6:	f007 fcc7 	bl	8008768 <siprintf>
    	oled_msg(3, 20, oled_buf);
 8000dda:	f107 030c 	add.w	r3, r7, #12
 8000dde:	461a      	mov	r2, r3
 8000de0:	2114      	movs	r1, #20
 8000de2:	2003      	movs	r0, #3
 8000de4:	f000 f9d2 	bl	800118c <oled_msg>
 	    sprintf(oled_buf, "HUMID: %d.%d %%", m_sensor.humidity/100, m_sensor.humidity %100);
 8000de8:	4b23      	ldr	r3, [pc, #140]	; (8000e78 <oled_task_start+0xe4>)
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	4a23      	ldr	r2, [pc, #140]	; (8000e7c <oled_task_start+0xe8>)
 8000dee:	fba2 2303 	umull	r2, r3, r2, r3
 8000df2:	095b      	lsrs	r3, r3, #5
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	461c      	mov	r4, r3
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <oled_task_start+0xe4>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	4a1f      	ldr	r2, [pc, #124]	; (8000e7c <oled_task_start+0xe8>)
 8000dfe:	fba2 1203 	umull	r1, r2, r2, r3
 8000e02:	0952      	lsrs	r2, r2, #5
 8000e04:	2164      	movs	r1, #100	; 0x64
 8000e06:	fb01 f202 	mul.w	r2, r1, r2
 8000e0a:	1a9b      	subs	r3, r3, r2
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	f107 000c 	add.w	r0, r7, #12
 8000e12:	4622      	mov	r2, r4
 8000e14:	491b      	ldr	r1, [pc, #108]	; (8000e84 <oled_task_start+0xf0>)
 8000e16:	f007 fca7 	bl	8008768 <siprintf>
		oled_msg(5, 20, oled_buf);
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2114      	movs	r1, #20
 8000e22:	2005      	movs	r0, #5
 8000e24:	f000 f9b2 	bl	800118c <oled_msg>
    	sprintf(oled_buf, "MOISTURE: %d.%d %%", m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000e28:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <oled_task_start+0xe4>)
 8000e2a:	889b      	ldrh	r3, [r3, #4]
 8000e2c:	4a13      	ldr	r2, [pc, #76]	; (8000e7c <oled_task_start+0xe8>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	095b      	lsrs	r3, r3, #5
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	461c      	mov	r4, r3
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <oled_task_start+0xe4>)
 8000e3a:	889b      	ldrh	r3, [r3, #4]
 8000e3c:	4a0f      	ldr	r2, [pc, #60]	; (8000e7c <oled_task_start+0xe8>)
 8000e3e:	fba2 1203 	umull	r1, r2, r2, r3
 8000e42:	0952      	lsrs	r2, r2, #5
 8000e44:	2164      	movs	r1, #100	; 0x64
 8000e46:	fb01 f202 	mul.w	r2, r1, r2
 8000e4a:	1a9b      	subs	r3, r3, r2
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	f107 000c 	add.w	r0, r7, #12
 8000e52:	4622      	mov	r2, r4
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <oled_task_start+0xf4>)
 8000e56:	f007 fc87 	bl	8008768 <siprintf>
    	oled_msg(7, 20, oled_buf);
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2114      	movs	r1, #20
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 f992 	bl	800118c <oled_msg>



    	osDelay(OLED_PERIOD);
 8000e68:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e6c:	f005 f833 	bl	8005ed6 <osDelay>
    {
 8000e70:	e794      	b.n	8000d9c <oled_task_start+0x8>
 8000e72:	bf00      	nop
 8000e74:	08009064 	.word	0x08009064
 8000e78:	2000114c 	.word	0x2000114c
 8000e7c:	51eb851f 	.word	0x51eb851f
 8000e80:	08009078 	.word	0x08009078
 8000e84:	08009088 	.word	0x08009088
 8000e88:	08009098 	.word	0x08009098

08000e8c <uart_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_edf_schedule_start */
void uart_task_start(void const * argument)
{
 8000e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8e:	b089      	sub	sp, #36	; 0x24
 8000e90:	af04      	add	r7, sp, #16
 8000e92:	6078      	str	r0, [r7, #4]

    for(;;)
    {
    	uint32_t now = osKernelSysTick();
 8000e94:	f004 ffc3 	bl	8005e1e <osKernelSysTick>
 8000e98:	60f8      	str	r0, [r7, #12]


    	serial_print("handle uart task\r\n");
 8000e9a:	4826      	ldr	r0, [pc, #152]	; (8000f34 <uart_task_start+0xa8>)
 8000e9c:	f000 fbbc 	bl	8001618 <serial_print>
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
    	m_sensor.temp/100, m_sensor.temp %100,
 8000ea0:	4b25      	ldr	r3, [pc, #148]	; (8000f38 <uart_task_start+0xac>)
 8000ea2:	885b      	ldrh	r3, [r3, #2]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000ea4:	4a25      	ldr	r2, [pc, #148]	; (8000f3c <uart_task_start+0xb0>)
 8000ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eaa:	095b      	lsrs	r3, r3, #5
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	461d      	mov	r5, r3
    	m_sensor.temp/100, m_sensor.temp %100,
 8000eb0:	4b21      	ldr	r3, [pc, #132]	; (8000f38 <uart_task_start+0xac>)
 8000eb2:	885b      	ldrh	r3, [r3, #2]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000eb4:	4a21      	ldr	r2, [pc, #132]	; (8000f3c <uart_task_start+0xb0>)
 8000eb6:	fba2 1203 	umull	r1, r2, r2, r3
 8000eba:	0952      	lsrs	r2, r2, #5
 8000ebc:	2164      	movs	r1, #100	; 0x64
 8000ebe:	fb01 f202 	mul.w	r2, r1, r2
 8000ec2:	1a9b      	subs	r3, r3, r2
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	461e      	mov	r6, r3
    	m_sensor.humidity/100, m_sensor.humidity %100,
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <uart_task_start+0xac>)
 8000eca:	881b      	ldrh	r3, [r3, #0]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000ecc:	4a1b      	ldr	r2, [pc, #108]	; (8000f3c <uart_task_start+0xb0>)
 8000ece:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed2:	095b      	lsrs	r3, r3, #5
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	469c      	mov	ip, r3
    	m_sensor.humidity/100, m_sensor.humidity %100,
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <uart_task_start+0xac>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000edc:	4a17      	ldr	r2, [pc, #92]	; (8000f3c <uart_task_start+0xb0>)
 8000ede:	fba2 1203 	umull	r1, r2, r2, r3
 8000ee2:	0952      	lsrs	r2, r2, #5
 8000ee4:	2164      	movs	r1, #100	; 0x64
 8000ee6:	fb01 f202 	mul.w	r2, r1, r2
 8000eea:	1a9b      	subs	r3, r3, r2
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	4618      	mov	r0, r3
    	m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000ef0:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <uart_task_start+0xac>)
 8000ef2:	889b      	ldrh	r3, [r3, #4]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000ef4:	4a11      	ldr	r2, [pc, #68]	; (8000f3c <uart_task_start+0xb0>)
 8000ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8000efa:	095b      	lsrs	r3, r3, #5
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	461c      	mov	r4, r3
    	m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000f00:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <uart_task_start+0xac>)
 8000f02:	889b      	ldrh	r3, [r3, #4]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000f04:	4a0d      	ldr	r2, [pc, #52]	; (8000f3c <uart_task_start+0xb0>)
 8000f06:	fba2 1203 	umull	r1, r2, r2, r3
 8000f0a:	0952      	lsrs	r2, r2, #5
 8000f0c:	2164      	movs	r1, #100	; 0x64
 8000f0e:	fb01 f202 	mul.w	r2, r1, r2
 8000f12:	1a9b      	subs	r3, r3, r2
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	9302      	str	r3, [sp, #8]
 8000f18:	9401      	str	r4, [sp, #4]
 8000f1a:	9000      	str	r0, [sp, #0]
 8000f1c:	4663      	mov	r3, ip
 8000f1e:	4632      	mov	r2, r6
 8000f20:	4629      	mov	r1, r5
 8000f22:	4807      	ldr	r0, [pc, #28]	; (8000f40 <uart_task_start+0xb4>)
 8000f24:	f000 fb78 	bl	8001618 <serial_print>





    	osDelay(UART_PERIOD);
 8000f28:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f2c:	f004 ffd3 	bl	8005ed6 <osDelay>
    {
 8000f30:	e7b0      	b.n	8000e94 <uart_task_start+0x8>
 8000f32:	bf00      	nop
 8000f34:	080090ac 	.word	0x080090ac
 8000f38:	2000114c 	.word	0x2000114c
 8000f3c:	51eb851f 	.word	0x51eb851f
 8000f40:	080090c0 	.word	0x080090c0

08000f44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f54:	d101      	bne.n	8000f5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f56:	f000 fcb3 	bl	80018c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f66:	b672      	cpsid	i
}
 8000f68:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <Error_Handler+0x8>

08000f6c <send_cmd>:
#include "oled.h"

extern SPI_HandleTypeDef hspi1;

void send_cmd(uint8_t cmd)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
	DC_cmd();
 8000f76:	2200      	movs	r2, #0
 8000f78:	2140      	movs	r1, #64	; 0x40
 8000f7a:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <send_cmd+0x3c>)
 8000f7c:	f001 fc4e 	bl	800281c <HAL_GPIO_WritePin>
	CS_write(0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2110      	movs	r1, #16
 8000f84:	4808      	ldr	r0, [pc, #32]	; (8000fa8 <send_cmd+0x3c>)
 8000f86:	f001 fc49 	bl	800281c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 8000f8a:	1df9      	adds	r1, r7, #7
 8000f8c:	2364      	movs	r3, #100	; 0x64
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4806      	ldr	r0, [pc, #24]	; (8000fac <send_cmd+0x40>)
 8000f92:	f003 fabd 	bl	8004510 <HAL_SPI_Transmit>
	CS_write(1);
 8000f96:	2201      	movs	r2, #1
 8000f98:	2110      	movs	r1, #16
 8000f9a:	4803      	ldr	r0, [pc, #12]	; (8000fa8 <send_cmd+0x3c>)
 8000f9c:	f001 fc3e 	bl	800281c <HAL_GPIO_WritePin>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40010800 	.word	0x40010800
 8000fac:	20001250 	.word	0x20001250

08000fb0 <send_data>:

void send_data(uint8_t data)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
	DC_data();
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2140      	movs	r1, #64	; 0x40
 8000fbe:	480b      	ldr	r0, [pc, #44]	; (8000fec <send_data+0x3c>)
 8000fc0:	f001 fc2c 	bl	800281c <HAL_GPIO_WritePin>
	CS_write(0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2110      	movs	r1, #16
 8000fc8:	4808      	ldr	r0, [pc, #32]	; (8000fec <send_data+0x3c>)
 8000fca:	f001 fc27 	bl	800281c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8000fce:	1df9      	adds	r1, r7, #7
 8000fd0:	2364      	movs	r3, #100	; 0x64
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4806      	ldr	r0, [pc, #24]	; (8000ff0 <send_data+0x40>)
 8000fd6:	f003 fa9b 	bl	8004510 <HAL_SPI_Transmit>
	CS_write(1);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2110      	movs	r1, #16
 8000fde:	4803      	ldr	r0, [pc, #12]	; (8000fec <send_data+0x3c>)
 8000fe0:	f001 fc1c 	bl	800281c <HAL_GPIO_WritePin>
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40010800 	.word	0x40010800
 8000ff0:	20001250 	.word	0x20001250

08000ff4 <oled_init>:

void oled_init()
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	CS_write(0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4824      	ldr	r0, [pc, #144]	; (8001090 <oled_init+0x9c>)
 8000ffe:	f001 fc0d 	bl	800281c <HAL_GPIO_WritePin>
	RES_write(1);
 8001002:	2201      	movs	r2, #1
 8001004:	2108      	movs	r1, #8
 8001006:	4822      	ldr	r0, [pc, #136]	; (8001090 <oled_init+0x9c>)
 8001008:	f001 fc08 	bl	800281c <HAL_GPIO_WritePin>
	send_cmd(0xA8);
 800100c:	20a8      	movs	r0, #168	; 0xa8
 800100e:	f7ff ffad 	bl	8000f6c <send_cmd>
		send_cmd(0x3F);
 8001012:	203f      	movs	r0, #63	; 0x3f
 8001014:	f7ff ffaa 	bl	8000f6c <send_cmd>

		send_cmd(0xD3);
 8001018:	20d3      	movs	r0, #211	; 0xd3
 800101a:	f7ff ffa7 	bl	8000f6c <send_cmd>
		send_cmd(0x00);
 800101e:	2000      	movs	r0, #0
 8001020:	f7ff ffa4 	bl	8000f6c <send_cmd>

		send_cmd(0x40);
 8001024:	2040      	movs	r0, #64	; 0x40
 8001026:	f7ff ffa1 	bl	8000f6c <send_cmd>

		send_cmd(0xA1);
 800102a:	20a1      	movs	r0, #161	; 0xa1
 800102c:	f7ff ff9e 	bl	8000f6c <send_cmd>

		send_cmd(0xC8);
 8001030:	20c8      	movs	r0, #200	; 0xc8
 8001032:	f7ff ff9b 	bl	8000f6c <send_cmd>

		send_cmd(0xDA);
 8001036:	20da      	movs	r0, #218	; 0xda
 8001038:	f7ff ff98 	bl	8000f6c <send_cmd>
		send_cmd(0x12);
 800103c:	2012      	movs	r0, #18
 800103e:	f7ff ff95 	bl	8000f6c <send_cmd>

		send_cmd(0x81);
 8001042:	2081      	movs	r0, #129	; 0x81
 8001044:	f7ff ff92 	bl	8000f6c <send_cmd>
		send_cmd(0x3F);
 8001048:	203f      	movs	r0, #63	; 0x3f
 800104a:	f7ff ff8f 	bl	8000f6c <send_cmd>

		send_cmd(0xA4);
 800104e:	20a4      	movs	r0, #164	; 0xa4
 8001050:	f7ff ff8c 	bl	8000f6c <send_cmd>

		send_cmd(0xA6);
 8001054:	20a6      	movs	r0, #166	; 0xa6
 8001056:	f7ff ff89 	bl	8000f6c <send_cmd>

		send_cmd(0xD5);
 800105a:	20d5      	movs	r0, #213	; 0xd5
 800105c:	f7ff ff86 	bl	8000f6c <send_cmd>
		send_cmd(0x80);
 8001060:	2080      	movs	r0, #128	; 0x80
 8001062:	f7ff ff83 	bl	8000f6c <send_cmd>

		send_cmd(0x8D);
 8001066:	208d      	movs	r0, #141	; 0x8d
 8001068:	f7ff ff80 	bl	8000f6c <send_cmd>
		send_cmd(0x14);
 800106c:	2014      	movs	r0, #20
 800106e:	f7ff ff7d 	bl	8000f6c <send_cmd>

		send_cmd(0xAF);
 8001072:	20af      	movs	r0, #175	; 0xaf
 8001074:	f7ff ff7a 	bl	8000f6c <send_cmd>

		send_cmd(0x20);
 8001078:	2020      	movs	r0, #32
 800107a:	f7ff ff77 	bl	8000f6c <send_cmd>
		send_cmd(0x10);
 800107e:	2010      	movs	r0, #16
 8001080:	f7ff ff74 	bl	8000f6c <send_cmd>
		HAL_Delay(1000);
 8001084:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001088:	f000 fc36 	bl	80018f8 <HAL_Delay>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40010800 	.word	0x40010800

08001094 <oled_pos>:

void oled_pos(uint8_t y_pos, uint8_t x_pos)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	460a      	mov	r2, r1
 800109e:	71fb      	strb	r3, [r7, #7]
 80010a0:	4613      	mov	r3, r2
 80010a2:	71bb      	strb	r3, [r7, #6]
	send_cmd(0x00 + (0x0F & x_pos));
 80010a4:	79bb      	ldrb	r3, [r7, #6]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff5d 	bl	8000f6c <send_cmd>

		//Set higher column address
		send_cmd(0x10 + (0x0F & (x_pos>>4)));
 80010b2:	79bb      	ldrb	r3, [r7, #6]
 80010b4:	091b      	lsrs	r3, r3, #4
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	3310      	adds	r3, #16
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff55 	bl	8000f6c <send_cmd>

		//Set row address
		send_cmd(0xB0 + y_pos);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	3b50      	subs	r3, #80	; 0x50
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff4f 	bl	8000f6c <send_cmd>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <oled_clear>:

void oled_clear()
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
	int i,j;
		oled_pos(0,0);
 80010dc:	2100      	movs	r1, #0
 80010de:	2000      	movs	r0, #0
 80010e0:	f7ff ffd8 	bl	8001094 <oled_pos>
		for (i = 0;i < 8;i++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	e016      	b.n	8001118 <oled_clear+0x42>
				for (j = 0; j < 130; j++)
 80010ea:	2300      	movs	r3, #0
 80010ec:	603b      	str	r3, [r7, #0]
 80010ee:	e00d      	b.n	800110c <oled_clear+0x36>
							{
								oled_pos(i,j);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	b2d2      	uxtb	r2, r2
 80010f8:	4611      	mov	r1, r2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff ffca 	bl	8001094 <oled_pos>
								send_data(0x00);
 8001100:	2000      	movs	r0, #0
 8001102:	f7ff ff55 	bl	8000fb0 <send_data>
				for (j = 0; j < 130; j++)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	3301      	adds	r3, #1
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	2b81      	cmp	r3, #129	; 0x81
 8001110:	ddee      	ble.n	80010f0 <oled_clear+0x1a>
		for (i = 0;i < 8;i++)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3301      	adds	r3, #1
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b07      	cmp	r3, #7
 800111c:	dde5      	ble.n	80010ea <oled_clear+0x14>
							}

}
 800111e:	bf00      	nop
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <oled_print>:

void oled_print(uint8_t *str)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	 int i,j;
		i=0;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
		while(str[i])
 8001134:	e01d      	b.n	8001172 <oled_print+0x4a>
		{
			for(j=0;j<6;j++)
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	e014      	b.n	8001166 <oled_print+0x3e>
					{
						send_data(ASCII[(str[i]-32)][j]);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	f1a3 0220 	sub.w	r2, r3, #32
 8001148:	490f      	ldr	r1, [pc, #60]	; (8001188 <oled_print+0x60>)
 800114a:	4613      	mov	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	18ca      	adds	r2, r1, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	4413      	add	r3, r2
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff28 	bl	8000fb0 <send_data>
			for(j=0;j<6;j++)
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	3301      	adds	r3, #1
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	2b05      	cmp	r3, #5
 800116a:	dde7      	ble.n	800113c <oled_print+0x14>
					}
					i++;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3301      	adds	r3, #1
 8001170:	60fb      	str	r3, [r7, #12]
		while(str[i])
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1db      	bne.n	8001136 <oled_print+0xe>
		}
}
 800117e:	bf00      	nop
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	080091ac 	.word	0x080091ac

0800118c <oled_msg>:

void oled_msg(uint8_t y_pos, uint8_t x_pos, char * str)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	603a      	str	r2, [r7, #0]
 8001196:	71fb      	strb	r3, [r7, #7]
 8001198:	460b      	mov	r3, r1
 800119a:	71bb      	strb	r3, [r7, #6]
	oled_pos(y_pos, x_pos);
 800119c:	79ba      	ldrb	r2, [r7, #6]
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	4611      	mov	r1, r2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff76 	bl	8001094 <oled_pos>
	oled_print(str);
 80011a8:	6838      	ldr	r0, [r7, #0]
 80011aa:	f7ff ffbd 	bl	8001128 <oled_print>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_MspInit+0x68>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <HAL_MspInit+0x68>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	6193      	str	r3, [r2, #24]
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_MspInit+0x68>)
 80011cc:	699b      	ldr	r3, [r3, #24]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_MspInit+0x68>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4a11      	ldr	r2, [pc, #68]	; (8001220 <HAL_MspInit+0x68>)
 80011dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e0:	61d3      	str	r3, [r2, #28]
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <HAL_MspInit+0x68>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	210f      	movs	r1, #15
 80011f2:	f06f 0001 	mvn.w	r0, #1
 80011f6:	f001 f8b0 	bl	800235a <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <HAL_MspInit+0x6c>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	4a04      	ldr	r2, [pc, #16]	; (8001224 <HAL_MspInit+0x6c>)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	40010000 	.word	0x40010000

08001228 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a14      	ldr	r2, [pc, #80]	; (8001294 <HAL_ADC_MspInit+0x6c>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d121      	bne.n	800128c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <HAL_ADC_MspInit+0x70>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	4a12      	ldr	r2, [pc, #72]	; (8001298 <HAL_ADC_MspInit+0x70>)
 800124e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001252:	6193      	str	r3, [r2, #24]
 8001254:	4b10      	ldr	r3, [pc, #64]	; (8001298 <HAL_ADC_MspInit+0x70>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <HAL_ADC_MspInit+0x70>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a0c      	ldr	r2, [pc, #48]	; (8001298 <HAL_ADC_MspInit+0x70>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_ADC_MspInit+0x70>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001278:	2304      	movs	r3, #4
 800127a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800127c:	2303      	movs	r3, #3
 800127e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	4619      	mov	r1, r3
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <HAL_ADC_MspInit+0x74>)
 8001288:	f001 f944 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800128c:	bf00      	nop
 800128e:	3720      	adds	r7, #32
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40012400 	.word	0x40012400
 8001298:	40021000 	.word	0x40021000
 800129c:	40010800 	.word	0x40010800

080012a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	f107 0310 	add.w	r3, r7, #16
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a15      	ldr	r2, [pc, #84]	; (8001310 <HAL_I2C_MspInit+0x70>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d123      	bne.n	8001308 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	4a13      	ldr	r2, [pc, #76]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012c6:	f043 0308 	orr.w	r3, r3, #8
 80012ca:	6193      	str	r3, [r2, #24]
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0308 	and.w	r3, r3, #8
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012d8:	23c0      	movs	r3, #192	; 0xc0
 80012da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012dc:	2312      	movs	r3, #18
 80012de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e4:	f107 0310 	add.w	r3, r7, #16
 80012e8:	4619      	mov	r1, r3
 80012ea:	480b      	ldr	r0, [pc, #44]	; (8001318 <HAL_I2C_MspInit+0x78>)
 80012ec:	f001 f912 	bl	8002514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f0:	4b08      	ldr	r3, [pc, #32]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012f2:	69db      	ldr	r3, [r3, #28]
 80012f4:	4a07      	ldr	r2, [pc, #28]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012fa:	61d3      	str	r3, [r2, #28]
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_I2C_MspInit+0x74>)
 80012fe:	69db      	ldr	r3, [r3, #28]
 8001300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001308:	bf00      	nop
 800130a:	3720      	adds	r7, #32
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40005400 	.word	0x40005400
 8001314:	40021000 	.word	0x40021000
 8001318:	40010c00 	.word	0x40010c00

0800131c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001324:	f107 0310 	add.w	r3, r7, #16
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a15      	ldr	r2, [pc, #84]	; (800138c <HAL_SPI_MspInit+0x70>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d123      	bne.n	8001384 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <HAL_SPI_MspInit+0x74>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	4a13      	ldr	r2, [pc, #76]	; (8001390 <HAL_SPI_MspInit+0x74>)
 8001342:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001346:	6193      	str	r3, [r2, #24]
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <HAL_SPI_MspInit+0x74>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001354:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <HAL_SPI_MspInit+0x74>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	4a0d      	ldr	r2, [pc, #52]	; (8001390 <HAL_SPI_MspInit+0x74>)
 800135a:	f043 0304 	orr.w	r3, r3, #4
 800135e:	6193      	str	r3, [r2, #24]
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <HAL_SPI_MspInit+0x74>)
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800136c:	23a0      	movs	r3, #160	; 0xa0
 800136e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001374:	2303      	movs	r3, #3
 8001376:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	4619      	mov	r1, r3
 800137e:	4805      	ldr	r0, [pc, #20]	; (8001394 <HAL_SPI_MspInit+0x78>)
 8001380:	f001 f8c8 	bl	8002514 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001384:	bf00      	nop
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40013000 	.word	0x40013000
 8001390:	40021000 	.word	0x40021000
 8001394:	40010800 	.word	0x40010800

08001398 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0d      	ldr	r2, [pc, #52]	; (80013dc <HAL_TIM_Base_MspInit+0x44>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d113      	bne.n	80013d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <HAL_TIM_Base_MspInit+0x48>)
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <HAL_TIM_Base_MspInit+0x48>)
 80013b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013b4:	6193      	str	r3, [r2, #24]
 80013b6:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <HAL_TIM_Base_MspInit+0x48>)
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2105      	movs	r1, #5
 80013c6:	2019      	movs	r0, #25
 80013c8:	f000 ffc7 	bl	800235a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80013cc:	2019      	movs	r0, #25
 80013ce:	f000 ffe0 	bl	8002392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40012c00 	.word	0x40012c00
 80013e0:	40021000 	.word	0x40021000

080013e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a20      	ldr	r2, [pc, #128]	; (8001480 <HAL_UART_MspInit+0x9c>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d139      	bne.n	8001478 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001404:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <HAL_UART_MspInit+0xa0>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a1e      	ldr	r2, [pc, #120]	; (8001484 <HAL_UART_MspInit+0xa0>)
 800140a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <HAL_UART_MspInit+0xa0>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001418:	60fb      	str	r3, [r7, #12]
 800141a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b19      	ldr	r3, [pc, #100]	; (8001484 <HAL_UART_MspInit+0xa0>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	4a18      	ldr	r2, [pc, #96]	; (8001484 <HAL_UART_MspInit+0xa0>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	6193      	str	r3, [r2, #24]
 8001428:	4b16      	ldr	r3, [pc, #88]	; (8001484 <HAL_UART_MspInit+0xa0>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	60bb      	str	r3, [r7, #8]
 8001432:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001434:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001438:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	4619      	mov	r1, r3
 8001448:	480f      	ldr	r0, [pc, #60]	; (8001488 <HAL_UART_MspInit+0xa4>)
 800144a:	f001 f863 	bl	8002514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800144e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001452:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 0310 	add.w	r3, r7, #16
 8001460:	4619      	mov	r1, r3
 8001462:	4809      	ldr	r0, [pc, #36]	; (8001488 <HAL_UART_MspInit+0xa4>)
 8001464:	f001 f856 	bl	8002514 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	2105      	movs	r1, #5
 800146c:	2025      	movs	r0, #37	; 0x25
 800146e:	f000 ff74 	bl	800235a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001472:	2025      	movs	r0, #37	; 0x25
 8001474:	f000 ff8d 	bl	8002392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001478:	bf00      	nop
 800147a:	3720      	adds	r7, #32
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40013800 	.word	0x40013800
 8001484:	40021000 	.word	0x40021000
 8001488:	40010800 	.word	0x40010800

0800148c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08c      	sub	sp, #48	; 0x30
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 800149c:	2200      	movs	r2, #0
 800149e:	6879      	ldr	r1, [r7, #4]
 80014a0:	201c      	movs	r0, #28
 80014a2:	f000 ff5a 	bl	800235a <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014a6:	201c      	movs	r0, #28
 80014a8:	f000 ff73 	bl	8002392 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80014ac:	4b1f      	ldr	r3, [pc, #124]	; (800152c <HAL_InitTick+0xa0>)
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	4a1e      	ldr	r2, [pc, #120]	; (800152c <HAL_InitTick+0xa0>)
 80014b2:	f043 0301 	orr.w	r3, r3, #1
 80014b6:	61d3      	str	r3, [r2, #28]
 80014b8:	4b1c      	ldr	r3, [pc, #112]	; (800152c <HAL_InitTick+0xa0>)
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014c4:	f107 0210 	add.w	r2, r7, #16
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	4611      	mov	r1, r2
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 fde0 	bl	8004094 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014d4:	f002 fdb6 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 80014d8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014dc:	4a14      	ldr	r2, [pc, #80]	; (8001530 <HAL_InitTick+0xa4>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	0c9b      	lsrs	r3, r3, #18
 80014e4:	3b01      	subs	r3, #1
 80014e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <HAL_InitTick+0xa8>)
 80014ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <HAL_InitTick+0xa8>)
 80014f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014f6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80014f8:	4a0e      	ldr	r2, [pc, #56]	; (8001534 <HAL_InitTick+0xa8>)
 80014fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014fc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80014fe:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <HAL_InitTick+0xa8>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <HAL_InitTick+0xa8>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800150a:	480a      	ldr	r0, [pc, #40]	; (8001534 <HAL_InitTick+0xa8>)
 800150c:	f003 f9fd 	bl	800490a <HAL_TIM_Base_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d104      	bne.n	8001520 <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8001516:	4807      	ldr	r0, [pc, #28]	; (8001534 <HAL_InitTick+0xa8>)
 8001518:	f003 fa46 	bl	80049a8 <HAL_TIM_Base_Start_IT>
 800151c:	4603      	mov	r3, r0
 800151e:	e000      	b.n	8001522 <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
}
 8001522:	4618      	mov	r0, r3
 8001524:	3730      	adds	r7, #48	; 0x30
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40021000 	.word	0x40021000
 8001530:	431bde83 	.word	0x431bde83
 8001534:	200012ac 	.word	0x200012ac

08001538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800153c:	e7fe      	b.n	800153c <NMI_Handler+0x4>

0800153e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001542:	e7fe      	b.n	8001542 <HardFault_Handler+0x4>

08001544 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001548:	e7fe      	b.n	8001548 <MemManage_Handler+0x4>

0800154a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800154a:	b480      	push	{r7}
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800154e:	e7fe      	b.n	800154e <BusFault_Handler+0x4>

08001550 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001554:	e7fe      	b.n	8001554 <UsageFault_Handler+0x4>

08001556 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr
	...

08001564 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001568:	4802      	ldr	r0, [pc, #8]	; (8001574 <TIM1_UP_IRQHandler+0x10>)
 800156a:	f003 fa6f 	bl	8004a4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200011d4 	.word	0x200011d4

08001578 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800157c:	4802      	ldr	r0, [pc, #8]	; (8001588 <TIM2_IRQHandler+0x10>)
 800157e:	f003 fa65 	bl	8004a4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200012ac 	.word	0x200012ac

0800158c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001590:	4802      	ldr	r0, [pc, #8]	; (800159c <USART1_IRQHandler+0x10>)
 8001592:	f003 feab 	bl	80052ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20001188 	.word	0x20001188

080015a0 <_sbrk>:
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	4a14      	ldr	r2, [pc, #80]	; (80015fc <_sbrk+0x5c>)
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <_sbrk+0x60>)
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <_sbrk+0x22>
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <_sbrk+0x64>)
 80015be:	4a12      	ldr	r2, [pc, #72]	; (8001608 <_sbrk+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d207      	bcs.n	80015e0 <_sbrk+0x40>
 80015d0:	f006 ffb4 	bl	800853c <__errno>
 80015d4:	4603      	mov	r3, r0
 80015d6:	220c      	movs	r2, #12
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	e009      	b.n	80015f4 <_sbrk+0x54>
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b07      	ldr	r3, [pc, #28]	; (8001604 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	4a05      	ldr	r2, [pc, #20]	; (8001604 <_sbrk+0x64>)
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20005000 	.word	0x20005000
 8001600:	00000400 	.word	0x00000400
 8001604:	20000344 	.word	0x20000344
 8001608:	20001308 	.word	0x20001308

0800160c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <serial_print>:

static EventQueue uart_event_queue;


void serial_print(const char *format,...)
{
 8001618:	b40f      	push	{r0, r1, r2, r3}
 800161a:	b580      	push	{r7, lr}
 800161c:	b0a2      	sub	sp, #136	; 0x88
 800161e:	af00      	add	r7, sp, #0
	char buff[128];
	va_list args;
	va_start(args, format);
 8001620:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001624:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(buff, sizeof(buff), format, args);
 8001626:	1d38      	adds	r0, r7, #4
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800162e:	2180      	movs	r1, #128	; 0x80
 8001630:	f007 f8f8 	bl	8008824 <vsniprintf>
 8001634:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001638:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800163c:	2b00      	cmp	r3, #0
 800163e:	dd0f      	ble.n	8001660 <serial_print+0x48>
	    if (len > sizeof(buff)) len = sizeof(buff);
 8001640:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001644:	2b80      	cmp	r3, #128	; 0x80
 8001646:	d902      	bls.n	800164e <serial_print+0x36>
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)buff, len, 500);
 800164e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001652:	b29a      	uxth	r2, r3
 8001654:	1d39      	adds	r1, r7, #4
 8001656:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800165a:	4805      	ldr	r0, [pc, #20]	; (8001670 <serial_print+0x58>)
 800165c:	f003 fd96 	bl	800518c <HAL_UART_Transmit>
	}
}
 8001660:	bf00      	nop
 8001662:	3788      	adds	r7, #136	; 0x88
 8001664:	46bd      	mov	sp, r7
 8001666:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800166a:	b004      	add	sp, #16
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20001188 	.word	0x20001188

08001674 <event_queue_push>:

void event_queue_push(EventQueue *q, EventType event) {
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
    uint8_t next = (q->tail + 1) % EVENT_QUEUE_SIZE;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7adb      	ldrb	r3, [r3, #11]
 8001684:	1c5a      	adds	r2, r3, #1
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <event_queue_push+0x54>)
 8001688:	fb83 1302 	smull	r1, r3, r3, r2
 800168c:	1099      	asrs	r1, r3, #2
 800168e:	17d3      	asrs	r3, r2, #31
 8001690:	1ac9      	subs	r1, r1, r3
 8001692:	460b      	mov	r3, r1
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	440b      	add	r3, r1
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	1ad1      	subs	r1, r2, r3
 800169c:	460b      	mov	r3, r1
 800169e:	73fb      	strb	r3, [r7, #15]
    if (next != q->head)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7a9b      	ldrb	r3, [r3, #10]
 80016a4:	7bfa      	ldrb	r2, [r7, #15]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d008      	beq.n	80016bc <event_queue_push+0x48>
    {
        q->buffer[q->tail] = event;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	7adb      	ldrb	r3, [r3, #11]
 80016ae:	4619      	mov	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	78fa      	ldrb	r2, [r7, #3]
 80016b4:	545a      	strb	r2, [r3, r1]
        q->tail = next;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	7bfa      	ldrb	r2, [r7, #15]
 80016ba:	72da      	strb	r2, [r3, #11]
    }
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	66666667 	.word	0x66666667

080016cc <uart_rx_IT>:
    EventType event = q->buffer[q->head];
    q->head = (q->head + 1) % EVENT_QUEUE_SIZE;
    return event;
}

void uart_rx_IT() {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
    uart_rx_index = 0;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <uart_rx_IT+0x24>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	801a      	strh	r2, [r3, #0]
    memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 80016d6:	2240      	movs	r2, #64	; 0x40
 80016d8:	2100      	movs	r1, #0
 80016da:	4806      	ldr	r0, [pc, #24]	; (80016f4 <uart_rx_IT+0x28>)
 80016dc:	f006 ff68 	bl	80085b0 <memset>
    HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 80016e0:	2201      	movs	r2, #1
 80016e2:	4905      	ldr	r1, [pc, #20]	; (80016f8 <uart_rx_IT+0x2c>)
 80016e4:	4805      	ldr	r0, [pc, #20]	; (80016fc <uart_rx_IT+0x30>)
 80016e6:	f003 fddc 	bl	80052a2 <HAL_UART_Receive_IT>
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2000038a 	.word	0x2000038a
 80016f4:	20000348 	.word	0x20000348
 80016f8:	20000388 	.word	0x20000388
 80016fc:	20001188 	.word	0x20001188

08001700 <HAL_UART_RxCpltCallback>:

// Hàm callback ngắt
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a19      	ldr	r2, [pc, #100]	; (8001774 <HAL_UART_RxCpltCallback+0x74>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d12c      	bne.n	800176c <HAL_UART_RxCpltCallback+0x6c>
        if (uart_rx_index < UART_RX_BUFFER_SIZE - 1) {
 8001712:	4b19      	ldr	r3, [pc, #100]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	2b3e      	cmp	r3, #62	; 0x3e
 8001718:	d820      	bhi.n	800175c <HAL_UART_RxCpltCallback+0x5c>
            uart_rx_buffer[uart_rx_index++] = uart_rx_data;
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	b291      	uxth	r1, r2
 8001722:	4a15      	ldr	r2, [pc, #84]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 8001724:	8011      	strh	r1, [r2, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_UART_RxCpltCallback+0x7c>)
 800172a:	7819      	ldrb	r1, [r3, #0]
 800172c:	4b14      	ldr	r3, [pc, #80]	; (8001780 <HAL_UART_RxCpltCallback+0x80>)
 800172e:	5499      	strb	r1, [r3, r2]

            if (uart_rx_data == '.') {
 8001730:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_UART_RxCpltCallback+0x7c>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b2e      	cmp	r3, #46	; 0x2e
 8001736:	d114      	bne.n	8001762 <HAL_UART_RxCpltCallback+0x62>
                uart_rx_buffer[uart_rx_index] = '\0';
 8001738:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_UART_RxCpltCallback+0x80>)
 8001740:	2100      	movs	r1, #0
 8001742:	5499      	strb	r1, [r3, r2]
                uart_rx_process((char *)uart_rx_buffer);
 8001744:	480e      	ldr	r0, [pc, #56]	; (8001780 <HAL_UART_RxCpltCallback+0x80>)
 8001746:	f000 f81f 	bl	8001788 <uart_rx_process>
                uart_rx_index = 0;
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 800174c:	2200      	movs	r2, #0
 800174e:	801a      	strh	r2, [r3, #0]
                memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 8001750:	2240      	movs	r2, #64	; 0x40
 8001752:	2100      	movs	r1, #0
 8001754:	480a      	ldr	r0, [pc, #40]	; (8001780 <HAL_UART_RxCpltCallback+0x80>)
 8001756:	f006 ff2b 	bl	80085b0 <memset>
 800175a:	e002      	b.n	8001762 <HAL_UART_RxCpltCallback+0x62>
            }
        } else {
            uart_rx_index = 0;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_UART_RxCpltCallback+0x78>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8001762:	2201      	movs	r2, #1
 8001764:	4905      	ldr	r1, [pc, #20]	; (800177c <HAL_UART_RxCpltCallback+0x7c>)
 8001766:	4807      	ldr	r0, [pc, #28]	; (8001784 <HAL_UART_RxCpltCallback+0x84>)
 8001768:	f003 fd9b 	bl	80052a2 <HAL_UART_Receive_IT>
    }
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40013800 	.word	0x40013800
 8001778:	2000038a 	.word	0x2000038a
 800177c:	20000388 	.word	0x20000388
 8001780:	20000348 	.word	0x20000348
 8001784:	20001188 	.word	0x20001188

08001788 <uart_rx_process>:

void uart_rx_process(char *data)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	if (strncmp(data, "task: uart.", sizeof("task: uart.") - 1) == 0)
 8001790:	220b      	movs	r2, #11
 8001792:	4923      	ldr	r1, [pc, #140]	; (8001820 <uart_rx_process+0x98>)
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f007 f807 	bl	80087a8 <strncmp>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d107      	bne.n	80017b0 <uart_rx_process+0x28>
	{
		event_queue_push(&uart_event_queue, EVENT_UART);
 80017a0:	2101      	movs	r1, #1
 80017a2:	4820      	ldr	r0, [pc, #128]	; (8001824 <uart_rx_process+0x9c>)
 80017a4:	f7ff ff66 	bl	8001674 <event_queue_push>
		serial_print("Queued: UART event\r\n");
 80017a8:	481f      	ldr	r0, [pc, #124]	; (8001828 <uart_rx_process+0xa0>)
 80017aa:	f7ff ff35 	bl	8001618 <serial_print>
	}
	else
	{
		serial_print("Invalid command format\r\n");
	}
}
 80017ae:	e032      	b.n	8001816 <uart_rx_process+0x8e>
	else if (strncmp(data, "task: oled.", sizeof("task: oled.") - 1) == 0)
 80017b0:	220b      	movs	r2, #11
 80017b2:	491e      	ldr	r1, [pc, #120]	; (800182c <uart_rx_process+0xa4>)
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f006 fff7 	bl	80087a8 <strncmp>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d107      	bne.n	80017d0 <uart_rx_process+0x48>
		event_queue_push(&uart_event_queue, EVENT_OLED);
 80017c0:	2102      	movs	r1, #2
 80017c2:	4818      	ldr	r0, [pc, #96]	; (8001824 <uart_rx_process+0x9c>)
 80017c4:	f7ff ff56 	bl	8001674 <event_queue_push>
		serial_print("Queued: OLED event\r\n");
 80017c8:	4819      	ldr	r0, [pc, #100]	; (8001830 <uart_rx_process+0xa8>)
 80017ca:	f7ff ff25 	bl	8001618 <serial_print>
}
 80017ce:	e022      	b.n	8001816 <uart_rx_process+0x8e>
	else if (strncmp(data, "task: temp.", sizeof("task: temp.") - 1) == 0)
 80017d0:	220b      	movs	r2, #11
 80017d2:	4918      	ldr	r1, [pc, #96]	; (8001834 <uart_rx_process+0xac>)
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f006 ffe7 	bl	80087a8 <strncmp>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d107      	bne.n	80017f0 <uart_rx_process+0x68>
		event_queue_push(&uart_event_queue, EVENT_TEMP);
 80017e0:	2103      	movs	r1, #3
 80017e2:	4810      	ldr	r0, [pc, #64]	; (8001824 <uart_rx_process+0x9c>)
 80017e4:	f7ff ff46 	bl	8001674 <event_queue_push>
		serial_print("Queued: TEMP event\r\n");
 80017e8:	4813      	ldr	r0, [pc, #76]	; (8001838 <uart_rx_process+0xb0>)
 80017ea:	f7ff ff15 	bl	8001618 <serial_print>
}
 80017ee:	e012      	b.n	8001816 <uart_rx_process+0x8e>
	else if (strncmp(data, "task: moist.", sizeof("task: moist.") - 1) == 0)
 80017f0:	220c      	movs	r2, #12
 80017f2:	4912      	ldr	r1, [pc, #72]	; (800183c <uart_rx_process+0xb4>)
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f006 ffd7 	bl	80087a8 <strncmp>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d107      	bne.n	8001810 <uart_rx_process+0x88>
		event_queue_push(&uart_event_queue, EVENT_MOISTURE);
 8001800:	2104      	movs	r1, #4
 8001802:	4808      	ldr	r0, [pc, #32]	; (8001824 <uart_rx_process+0x9c>)
 8001804:	f7ff ff36 	bl	8001674 <event_queue_push>
		serial_print("Queued: MOISTURE event\r\n");
 8001808:	480d      	ldr	r0, [pc, #52]	; (8001840 <uart_rx_process+0xb8>)
 800180a:	f7ff ff05 	bl	8001618 <serial_print>
}
 800180e:	e002      	b.n	8001816 <uart_rx_process+0x8e>
		serial_print("Invalid command format\r\n");
 8001810:	480c      	ldr	r0, [pc, #48]	; (8001844 <uart_rx_process+0xbc>)
 8001812:	f7ff ff01 	bl	8001618 <serial_print>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	080090f0 	.word	0x080090f0
 8001824:	2000038c 	.word	0x2000038c
 8001828:	080090fc 	.word	0x080090fc
 800182c:	08009114 	.word	0x08009114
 8001830:	08009120 	.word	0x08009120
 8001834:	08009138 	.word	0x08009138
 8001838:	08009144 	.word	0x08009144
 800183c:	0800915c 	.word	0x0800915c
 8001840:	0800916c 	.word	0x0800916c
 8001844:	08009188 	.word	0x08009188

08001848 <Reset_Handler>:
 8001848:	f7ff fee0 	bl	800160c <SystemInit>
 800184c:	480b      	ldr	r0, [pc, #44]	; (800187c <LoopFillZerobss+0xe>)
 800184e:	490c      	ldr	r1, [pc, #48]	; (8001880 <LoopFillZerobss+0x12>)
 8001850:	4a0c      	ldr	r2, [pc, #48]	; (8001884 <LoopFillZerobss+0x16>)
 8001852:	2300      	movs	r3, #0
 8001854:	e002      	b.n	800185c <LoopCopyDataInit>

08001856 <CopyDataInit>:
 8001856:	58d4      	ldr	r4, [r2, r3]
 8001858:	50c4      	str	r4, [r0, r3]
 800185a:	3304      	adds	r3, #4

0800185c <LoopCopyDataInit>:
 800185c:	18c4      	adds	r4, r0, r3
 800185e:	428c      	cmp	r4, r1
 8001860:	d3f9      	bcc.n	8001856 <CopyDataInit>
 8001862:	4a09      	ldr	r2, [pc, #36]	; (8001888 <LoopFillZerobss+0x1a>)
 8001864:	4c09      	ldr	r4, [pc, #36]	; (800188c <LoopFillZerobss+0x1e>)
 8001866:	2300      	movs	r3, #0
 8001868:	e001      	b.n	800186e <LoopFillZerobss>

0800186a <FillZerobss>:
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	3204      	adds	r2, #4

0800186e <LoopFillZerobss>:
 800186e:	42a2      	cmp	r2, r4
 8001870:	d3fb      	bcc.n	800186a <FillZerobss>
 8001872:	f006 fe69 	bl	8008548 <__libc_init_array>
 8001876:	f7ff f811 	bl	800089c <main>
 800187a:	4770      	bx	lr
 800187c:	20000000 	.word	0x20000000
 8001880:	20000074 	.word	0x20000074
 8001884:	080094c8 	.word	0x080094c8
 8001888:	20000074 	.word	0x20000074
 800188c:	20001308 	.word	0x20001308

08001890 <ADC1_2_IRQHandler>:
 8001890:	e7fe      	b.n	8001890 <ADC1_2_IRQHandler>
	...

08001894 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001898:	4b08      	ldr	r3, [pc, #32]	; (80018bc <HAL_Init+0x28>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a07      	ldr	r2, [pc, #28]	; (80018bc <HAL_Init+0x28>)
 800189e:	f043 0310 	orr.w	r3, r3, #16
 80018a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a4:	2003      	movs	r0, #3
 80018a6:	f000 fd4d 	bl	8002344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018aa:	200f      	movs	r0, #15
 80018ac:	f7ff fdee 	bl	800148c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018b0:	f7ff fc82 	bl	80011b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40022000 	.word	0x40022000

080018c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018c4:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_IncTick+0x1c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <HAL_IncTick+0x20>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	4a03      	ldr	r2, [pc, #12]	; (80018e0 <HAL_IncTick+0x20>)
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	20000008 	.word	0x20000008
 80018e0:	200012f4 	.word	0x200012f4

080018e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return uwTick;
 80018e8:	4b02      	ldr	r3, [pc, #8]	; (80018f4 <HAL_GetTick+0x10>)
 80018ea:	681b      	ldr	r3, [r3, #0]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	200012f4 	.word	0x200012f4

080018f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001900:	f7ff fff0 	bl	80018e4 <HAL_GetTick>
 8001904:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001910:	d005      	beq.n	800191e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001912:	4b0a      	ldr	r3, [pc, #40]	; (800193c <HAL_Delay+0x44>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	461a      	mov	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4413      	add	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800191e:	bf00      	nop
 8001920:	f7ff ffe0 	bl	80018e4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	429a      	cmp	r2, r3
 800192e:	d8f7      	bhi.n	8001920 <HAL_Delay+0x28>
  {
  }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000008 	.word	0x20000008

08001940 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e0be      	b.n	8001ae0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196c:	2b00      	cmp	r3, #0
 800196e:	d109      	bne.n	8001984 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff fc52 	bl	8001228 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f000 fbf1 	bl	800216c <ADC_ConversionStop_Disable>
 800198a:	4603      	mov	r3, r0
 800198c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001992:	f003 0310 	and.w	r3, r3, #16
 8001996:	2b00      	cmp	r3, #0
 8001998:	f040 8099 	bne.w	8001ace <HAL_ADC_Init+0x18e>
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 8095 	bne.w	8001ace <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019ac:	f023 0302 	bic.w	r3, r3, #2
 80019b0:	f043 0202 	orr.w	r2, r3, #2
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	7b1b      	ldrb	r3, [r3, #12]
 80019c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d8:	d003      	beq.n	80019e2 <HAL_ADC_Init+0xa2>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d102      	bne.n	80019e8 <HAL_ADC_Init+0xa8>
 80019e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019e6:	e000      	b.n	80019ea <HAL_ADC_Init+0xaa>
 80019e8:	2300      	movs	r3, #0
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7d1b      	ldrb	r3, [r3, #20]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d119      	bne.n	8001a2c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7b1b      	ldrb	r3, [r3, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d109      	bne.n	8001a14 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	035a      	lsls	r2, r3, #13
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	e00b      	b.n	8001a2c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a18:	f043 0220 	orr.w	r2, r3, #32
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <HAL_ADC_Init+0x1a8>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	68b9      	ldr	r1, [r7, #8]
 8001a50:	430b      	orrs	r3, r1
 8001a52:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a5c:	d003      	beq.n	8001a66 <HAL_ADC_Init+0x126>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d104      	bne.n	8001a70 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	051b      	lsls	r3, r3, #20
 8001a6e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a76:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	4b18      	ldr	r3, [pc, #96]	; (8001aec <HAL_ADC_Init+0x1ac>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d10b      	bne.n	8001aac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9e:	f023 0303 	bic.w	r3, r3, #3
 8001aa2:	f043 0201 	orr.w	r2, r3, #1
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001aaa:	e018      	b.n	8001ade <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab0:	f023 0312 	bic.w	r3, r3, #18
 8001ab4:	f043 0210 	orr.w	r2, r3, #16
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac0:	f043 0201 	orr.w	r2, r3, #1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001acc:	e007      	b.n	8001ade <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad2:	f043 0210 	orr.w	r2, r3, #16
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ade:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	ffe1f7fd 	.word	0xffe1f7fd
 8001aec:	ff1f0efe 	.word	0xff1f0efe

08001af0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001af8:	2300      	movs	r3, #0
 8001afa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_ADC_Start+0x1a>
 8001b06:	2302      	movs	r3, #2
 8001b08:	e098      	b.n	8001c3c <HAL_ADC_Start+0x14c>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 fad0 	bl	80020b8 <ADC_Enable>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f040 8087 	bne.w	8001c32 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a41      	ldr	r2, [pc, #260]	; (8001c44 <HAL_ADC_Start+0x154>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d105      	bne.n	8001b4e <HAL_ADC_Start+0x5e>
 8001b42:	4b41      	ldr	r3, [pc, #260]	; (8001c48 <HAL_ADC_Start+0x158>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d115      	bne.n	8001b7a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b52:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d026      	beq.n	8001bb6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b78:	e01d      	b.n	8001bb6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a2f      	ldr	r2, [pc, #188]	; (8001c48 <HAL_ADC_Start+0x158>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d004      	beq.n	8001b9a <HAL_ADC_Start+0xaa>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a2b      	ldr	r2, [pc, #172]	; (8001c44 <HAL_ADC_Start+0x154>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d10d      	bne.n	8001bb6 <HAL_ADC_Start+0xc6>
 8001b9a:	4b2b      	ldr	r3, [pc, #172]	; (8001c48 <HAL_ADC_Start+0x158>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001baa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d006      	beq.n	8001bd0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc6:	f023 0206 	bic.w	r2, r3, #6
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bce:	e002      	b.n	8001bd6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f06f 0202 	mvn.w	r2, #2
 8001be6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bf2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bf6:	d113      	bne.n	8001c20 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001bfc:	4a11      	ldr	r2, [pc, #68]	; (8001c44 <HAL_ADC_Start+0x154>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d105      	bne.n	8001c0e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_ADC_Start+0x158>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d108      	bne.n	8001c20 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	e00c      	b.n	8001c3a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	e003      	b.n	8001c3a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40012800 	.word	0x40012800
 8001c48:	40012400 	.word	0x40012400

08001c4c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d101      	bne.n	8001c66 <HAL_ADC_Stop+0x1a>
 8001c62:	2302      	movs	r3, #2
 8001c64:	e01a      	b.n	8001c9c <HAL_ADC_Stop+0x50>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 fa7c 	bl	800216c <ADC_ConversionStop_Disable>
 8001c74:	4603      	mov	r3, r0
 8001c76:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d109      	bne.n	8001c92 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c86:	f023 0301 	bic.w	r3, r3, #1
 8001c8a:	f043 0201 	orr.w	r2, r3, #1
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ca4:	b590      	push	{r4, r7, lr}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001cba:	f7ff fe13 	bl	80018e4 <HAL_GetTick>
 8001cbe:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00b      	beq.n	8001ce6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd2:	f043 0220 	orr.w	r2, r3, #32
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e0d3      	b.n	8001e8e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d131      	bne.n	8001d58 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d12a      	bne.n	8001d58 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d02:	e021      	b.n	8001d48 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d0a:	d01d      	beq.n	8001d48 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d007      	beq.n	8001d22 <HAL_ADC_PollForConversion+0x7e>
 8001d12:	f7ff fde7 	bl	80018e4 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d212      	bcs.n	8001d48 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d34:	f043 0204 	orr.w	r2, r3, #4
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e0a2      	b.n	8001e8e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0d6      	beq.n	8001d04 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001d56:	e070      	b.n	8001e3a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001d58:	4b4f      	ldr	r3, [pc, #316]	; (8001e98 <HAL_ADC_PollForConversion+0x1f4>)
 8001d5a:	681c      	ldr	r4, [r3, #0]
 8001d5c:	2002      	movs	r0, #2
 8001d5e:	f002 fa9d 	bl	800429c <HAL_RCCEx_GetPeriphCLKFreq>
 8001d62:	4603      	mov	r3, r0
 8001d64:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6919      	ldr	r1, [r3, #16]
 8001d6e:	4b4b      	ldr	r3, [pc, #300]	; (8001e9c <HAL_ADC_PollForConversion+0x1f8>)
 8001d70:	400b      	ands	r3, r1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d118      	bne.n	8001da8 <HAL_ADC_PollForConversion+0x104>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68d9      	ldr	r1, [r3, #12]
 8001d7c:	4b48      	ldr	r3, [pc, #288]	; (8001ea0 <HAL_ADC_PollForConversion+0x1fc>)
 8001d7e:	400b      	ands	r3, r1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d111      	bne.n	8001da8 <HAL_ADC_PollForConversion+0x104>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	6919      	ldr	r1, [r3, #16]
 8001d8a:	4b46      	ldr	r3, [pc, #280]	; (8001ea4 <HAL_ADC_PollForConversion+0x200>)
 8001d8c:	400b      	ands	r3, r1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d108      	bne.n	8001da4 <HAL_ADC_PollForConversion+0x100>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68d9      	ldr	r1, [r3, #12]
 8001d98:	4b43      	ldr	r3, [pc, #268]	; (8001ea8 <HAL_ADC_PollForConversion+0x204>)
 8001d9a:	400b      	ands	r3, r1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_PollForConversion+0x100>
 8001da0:	2314      	movs	r3, #20
 8001da2:	e020      	b.n	8001de6 <HAL_ADC_PollForConversion+0x142>
 8001da4:	2329      	movs	r3, #41	; 0x29
 8001da6:	e01e      	b.n	8001de6 <HAL_ADC_PollForConversion+0x142>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6919      	ldr	r1, [r3, #16]
 8001dae:	4b3d      	ldr	r3, [pc, #244]	; (8001ea4 <HAL_ADC_PollForConversion+0x200>)
 8001db0:	400b      	ands	r3, r1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d106      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0x120>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68d9      	ldr	r1, [r3, #12]
 8001dbc:	4b3a      	ldr	r3, [pc, #232]	; (8001ea8 <HAL_ADC_PollForConversion+0x204>)
 8001dbe:	400b      	ands	r3, r1
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00d      	beq.n	8001de0 <HAL_ADC_PollForConversion+0x13c>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6919      	ldr	r1, [r3, #16]
 8001dca:	4b38      	ldr	r3, [pc, #224]	; (8001eac <HAL_ADC_PollForConversion+0x208>)
 8001dcc:	400b      	ands	r3, r1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d108      	bne.n	8001de4 <HAL_ADC_PollForConversion+0x140>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68d9      	ldr	r1, [r3, #12]
 8001dd8:	4b34      	ldr	r3, [pc, #208]	; (8001eac <HAL_ADC_PollForConversion+0x208>)
 8001dda:	400b      	ands	r3, r1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_ADC_PollForConversion+0x140>
 8001de0:	2354      	movs	r3, #84	; 0x54
 8001de2:	e000      	b.n	8001de6 <HAL_ADC_PollForConversion+0x142>
 8001de4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001de6:	fb02 f303 	mul.w	r3, r2, r3
 8001dea:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001dec:	e021      	b.n	8001e32 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d01a      	beq.n	8001e2c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d007      	beq.n	8001e0c <HAL_ADC_PollForConversion+0x168>
 8001dfc:	f7ff fd72 	bl	80018e4 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d20f      	bcs.n	8001e2c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d90b      	bls.n	8001e2c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e18:	f043 0204 	orr.w	r2, r3, #4
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e030      	b.n	8001e8e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d8d9      	bhi.n	8001dee <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f06f 0212 	mvn.w	r2, #18
 8001e42:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e48:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e5a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e5e:	d115      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d111      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd90      	pop	{r4, r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	24924924 	.word	0x24924924
 8001ea0:	00924924 	.word	0x00924924
 8001ea4:	12492492 	.word	0x12492492
 8001ea8:	00492492 	.word	0x00492492
 8001eac:	00249249 	.word	0x00249249

08001eb0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d101      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x20>
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	e0dc      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x1da>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b06      	cmp	r3, #6
 8001ef6:	d81c      	bhi.n	8001f32 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	4613      	mov	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	3b05      	subs	r3, #5
 8001f0a:	221f      	movs	r2, #31
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4019      	ands	r1, r3
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	6818      	ldr	r0, [r3, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685a      	ldr	r2, [r3, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4413      	add	r3, r2
 8001f22:	3b05      	subs	r3, #5
 8001f24:	fa00 f203 	lsl.w	r2, r0, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	635a      	str	r2, [r3, #52]	; 0x34
 8001f30:	e03c      	b.n	8001fac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b0c      	cmp	r3, #12
 8001f38:	d81c      	bhi.n	8001f74 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	3b23      	subs	r3, #35	; 0x23
 8001f4c:	221f      	movs	r2, #31
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4019      	ands	r1, r3
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	6818      	ldr	r0, [r3, #0]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	3b23      	subs	r3, #35	; 0x23
 8001f66:	fa00 f203 	lsl.w	r2, r0, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	631a      	str	r2, [r3, #48]	; 0x30
 8001f72:	e01b      	b.n	8001fac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	3b41      	subs	r3, #65	; 0x41
 8001f86:	221f      	movs	r2, #31
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	4019      	ands	r1, r3
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b41      	subs	r3, #65	; 0x41
 8001fa0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b09      	cmp	r3, #9
 8001fb2:	d91c      	bls.n	8001fee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68d9      	ldr	r1, [r3, #12]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3b1e      	subs	r3, #30
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	4019      	ands	r1, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6898      	ldr	r0, [r3, #8]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b1e      	subs	r3, #30
 8001fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	60da      	str	r2, [r3, #12]
 8001fec:	e019      	b.n	8002022 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6919      	ldr	r1, [r3, #16]
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	4413      	add	r3, r2
 8001ffe:	2207      	movs	r2, #7
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43db      	mvns	r3, r3
 8002006:	4019      	ands	r1, r3
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	6898      	ldr	r0, [r3, #8]
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	fa00 f203 	lsl.w	r2, r0, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	430a      	orrs	r2, r1
 8002020:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b10      	cmp	r3, #16
 8002028:	d003      	beq.n	8002032 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800202e:	2b11      	cmp	r3, #17
 8002030:	d132      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a1d      	ldr	r2, [pc, #116]	; (80020ac <HAL_ADC_ConfigChannel+0x1e4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d125      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d126      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002058:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2b10      	cmp	r3, #16
 8002060:	d11a      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002062:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a13      	ldr	r2, [pc, #76]	; (80020b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002068:	fba2 2303 	umull	r2, r3, r2, r3
 800206c:	0c9a      	lsrs	r2, r3, #18
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002078:	e002      	b.n	8002080 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	3b01      	subs	r3, #1
 800207e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f9      	bne.n	800207a <HAL_ADC_ConfigChannel+0x1b2>
 8002086:	e007      	b.n	8002098 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	f043 0220 	orr.w	r2, r3, #32
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr
 80020ac:	40012400 	.word	0x40012400
 80020b0:	20000000 	.word	0x20000000
 80020b4:	431bde83 	.word	0x431bde83

080020b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d040      	beq.n	8002158 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f042 0201 	orr.w	r2, r2, #1
 80020e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020e6:	4b1f      	ldr	r3, [pc, #124]	; (8002164 <ADC_Enable+0xac>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a1f      	ldr	r2, [pc, #124]	; (8002168 <ADC_Enable+0xb0>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	0c9b      	lsrs	r3, r3, #18
 80020f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020f4:	e002      	b.n	80020fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f9      	bne.n	80020f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002102:	f7ff fbef 	bl	80018e4 <HAL_GetTick>
 8002106:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002108:	e01f      	b.n	800214a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800210a:	f7ff fbeb 	bl	80018e4 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d918      	bls.n	800214a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b01      	cmp	r3, #1
 8002124:	d011      	beq.n	800214a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212a:	f043 0210 	orr.w	r2, r3, #16
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002136:	f043 0201 	orr.w	r2, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e007      	b.n	800215a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b01      	cmp	r3, #1
 8002156:	d1d8      	bne.n	800210a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000000 	.word	0x20000000
 8002168:	431bde83 	.word	0x431bde83

0800216c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b01      	cmp	r3, #1
 8002184:	d12e      	bne.n	80021e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0201 	bic.w	r2, r2, #1
 8002194:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002196:	f7ff fba5 	bl	80018e4 <HAL_GetTick>
 800219a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800219c:	e01b      	b.n	80021d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800219e:	f7ff fba1 	bl	80018e4 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d914      	bls.n	80021d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d10d      	bne.n	80021d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021be:	f043 0210 	orr.w	r2, r3, #16
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ca:	f043 0201 	orr.w	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e007      	b.n	80021e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d0dc      	beq.n	800219e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002200:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <__NVIC_SetPriorityGrouping+0x44>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800220c:	4013      	ands	r3, r2
 800220e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002218:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800221c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002220:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002222:	4a04      	ldr	r2, [pc, #16]	; (8002234 <__NVIC_SetPriorityGrouping+0x44>)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	60d3      	str	r3, [r2, #12]
}
 8002228:	bf00      	nop
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800223c:	4b04      	ldr	r3, [pc, #16]	; (8002250 <__NVIC_GetPriorityGrouping+0x18>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	0a1b      	lsrs	r3, r3, #8
 8002242:	f003 0307 	and.w	r3, r3, #7
}
 8002246:	4618      	mov	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	2b00      	cmp	r3, #0
 8002264:	db0b      	blt.n	800227e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	f003 021f 	and.w	r2, r3, #31
 800226c:	4906      	ldr	r1, [pc, #24]	; (8002288 <__NVIC_EnableIRQ+0x34>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	2001      	movs	r0, #1
 8002276:	fa00 f202 	lsl.w	r2, r0, r2
 800227a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	e000e100 	.word	0xe000e100

0800228c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	6039      	str	r1, [r7, #0]
 8002296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	db0a      	blt.n	80022b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	490c      	ldr	r1, [pc, #48]	; (80022d8 <__NVIC_SetPriority+0x4c>)
 80022a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022aa:	0112      	lsls	r2, r2, #4
 80022ac:	b2d2      	uxtb	r2, r2
 80022ae:	440b      	add	r3, r1
 80022b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022b4:	e00a      	b.n	80022cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	4908      	ldr	r1, [pc, #32]	; (80022dc <__NVIC_SetPriority+0x50>)
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	3b04      	subs	r3, #4
 80022c4:	0112      	lsls	r2, r2, #4
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	440b      	add	r3, r1
 80022ca:	761a      	strb	r2, [r3, #24]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b089      	sub	sp, #36	; 0x24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f1c3 0307 	rsb	r3, r3, #7
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	bf28      	it	cs
 80022fe:	2304      	movcs	r3, #4
 8002300:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3304      	adds	r3, #4
 8002306:	2b06      	cmp	r3, #6
 8002308:	d902      	bls.n	8002310 <NVIC_EncodePriority+0x30>
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	3b03      	subs	r3, #3
 800230e:	e000      	b.n	8002312 <NVIC_EncodePriority+0x32>
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002314:	f04f 32ff 	mov.w	r2, #4294967295
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43da      	mvns	r2, r3
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	401a      	ands	r2, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002328:	f04f 31ff 	mov.w	r1, #4294967295
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	fa01 f303 	lsl.w	r3, r1, r3
 8002332:	43d9      	mvns	r1, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002338:	4313      	orrs	r3, r2
         );
}
 800233a:	4618      	mov	r0, r3
 800233c:	3724      	adds	r7, #36	; 0x24
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff4f 	bl	80021f0 <__NVIC_SetPriorityGrouping>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235a:	b580      	push	{r7, lr}
 800235c:	b086      	sub	sp, #24
 800235e:	af00      	add	r7, sp, #0
 8002360:	4603      	mov	r3, r0
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
 8002366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800236c:	f7ff ff64 	bl	8002238 <__NVIC_GetPriorityGrouping>
 8002370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68b9      	ldr	r1, [r7, #8]
 8002376:	6978      	ldr	r0, [r7, #20]
 8002378:	f7ff ffb2 	bl	80022e0 <NVIC_EncodePriority>
 800237c:	4602      	mov	r2, r0
 800237e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff81 	bl	800228c <__NVIC_SetPriority>
}
 800238a:	bf00      	nop
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	4603      	mov	r3, r0
 800239a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff57 	bl	8002254 <__NVIC_EnableIRQ>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d008      	beq.n	80023d8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2204      	movs	r2, #4
 80023ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e020      	b.n	800241a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 020e 	bic.w	r2, r2, #14
 80023e6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002400:	2101      	movs	r1, #1
 8002402:	fa01 f202 	lsl.w	r2, r1, r2
 8002406:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002418:	7bfb      	ldrb	r3, [r7, #15]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800242c:	2300      	movs	r3, #0
 800242e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d005      	beq.n	8002448 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2204      	movs	r2, #4
 8002440:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	73fb      	strb	r3, [r7, #15]
 8002446:	e051      	b.n	80024ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 020e 	bic.w	r2, r2, #14
 8002456:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0201 	bic.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a22      	ldr	r2, [pc, #136]	; (80024f8 <HAL_DMA_Abort_IT+0xd4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d029      	beq.n	80024c6 <HAL_DMA_Abort_IT+0xa2>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a21      	ldr	r2, [pc, #132]	; (80024fc <HAL_DMA_Abort_IT+0xd8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <HAL_DMA_Abort_IT+0x9e>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a1f      	ldr	r2, [pc, #124]	; (8002500 <HAL_DMA_Abort_IT+0xdc>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01a      	beq.n	80024bc <HAL_DMA_Abort_IT+0x98>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a1e      	ldr	r2, [pc, #120]	; (8002504 <HAL_DMA_Abort_IT+0xe0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d012      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x92>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <HAL_DMA_Abort_IT+0xe4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00a      	beq.n	80024b0 <HAL_DMA_Abort_IT+0x8c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1b      	ldr	r2, [pc, #108]	; (800250c <HAL_DMA_Abort_IT+0xe8>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d102      	bne.n	80024aa <HAL_DMA_Abort_IT+0x86>
 80024a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80024a8:	e00e      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024ae:	e00b      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024b4:	e008      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024ba:	e005      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024c0:	e002      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024c2:	2310      	movs	r3, #16
 80024c4:	e000      	b.n	80024c8 <HAL_DMA_Abort_IT+0xa4>
 80024c6:	2301      	movs	r3, #1
 80024c8:	4a11      	ldr	r2, [pc, #68]	; (8002510 <HAL_DMA_Abort_IT+0xec>)
 80024ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	4798      	blx	r3
    } 
  }
  return status;
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40020008 	.word	0x40020008
 80024fc:	4002001c 	.word	0x4002001c
 8002500:	40020030 	.word	0x40020030
 8002504:	40020044 	.word	0x40020044
 8002508:	40020058 	.word	0x40020058
 800250c:	4002006c 	.word	0x4002006c
 8002510:	40020000 	.word	0x40020000

08002514 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002514:	b480      	push	{r7}
 8002516:	b08b      	sub	sp, #44	; 0x2c
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800251e:	2300      	movs	r3, #0
 8002520:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002522:	2300      	movs	r3, #0
 8002524:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002526:	e169      	b.n	80027fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002528:	2201      	movs	r2, #1
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	69fa      	ldr	r2, [r7, #28]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	429a      	cmp	r2, r3
 8002542:	f040 8158 	bne.w	80027f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	4a9a      	ldr	r2, [pc, #616]	; (80027b4 <HAL_GPIO_Init+0x2a0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d05e      	beq.n	800260e <HAL_GPIO_Init+0xfa>
 8002550:	4a98      	ldr	r2, [pc, #608]	; (80027b4 <HAL_GPIO_Init+0x2a0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d875      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 8002556:	4a98      	ldr	r2, [pc, #608]	; (80027b8 <HAL_GPIO_Init+0x2a4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d058      	beq.n	800260e <HAL_GPIO_Init+0xfa>
 800255c:	4a96      	ldr	r2, [pc, #600]	; (80027b8 <HAL_GPIO_Init+0x2a4>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d86f      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 8002562:	4a96      	ldr	r2, [pc, #600]	; (80027bc <HAL_GPIO_Init+0x2a8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d052      	beq.n	800260e <HAL_GPIO_Init+0xfa>
 8002568:	4a94      	ldr	r2, [pc, #592]	; (80027bc <HAL_GPIO_Init+0x2a8>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d869      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 800256e:	4a94      	ldr	r2, [pc, #592]	; (80027c0 <HAL_GPIO_Init+0x2ac>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d04c      	beq.n	800260e <HAL_GPIO_Init+0xfa>
 8002574:	4a92      	ldr	r2, [pc, #584]	; (80027c0 <HAL_GPIO_Init+0x2ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d863      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 800257a:	4a92      	ldr	r2, [pc, #584]	; (80027c4 <HAL_GPIO_Init+0x2b0>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d046      	beq.n	800260e <HAL_GPIO_Init+0xfa>
 8002580:	4a90      	ldr	r2, [pc, #576]	; (80027c4 <HAL_GPIO_Init+0x2b0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d85d      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 8002586:	2b12      	cmp	r3, #18
 8002588:	d82a      	bhi.n	80025e0 <HAL_GPIO_Init+0xcc>
 800258a:	2b12      	cmp	r3, #18
 800258c:	d859      	bhi.n	8002642 <HAL_GPIO_Init+0x12e>
 800258e:	a201      	add	r2, pc, #4	; (adr r2, 8002594 <HAL_GPIO_Init+0x80>)
 8002590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002594:	0800260f 	.word	0x0800260f
 8002598:	080025e9 	.word	0x080025e9
 800259c:	080025fb 	.word	0x080025fb
 80025a0:	0800263d 	.word	0x0800263d
 80025a4:	08002643 	.word	0x08002643
 80025a8:	08002643 	.word	0x08002643
 80025ac:	08002643 	.word	0x08002643
 80025b0:	08002643 	.word	0x08002643
 80025b4:	08002643 	.word	0x08002643
 80025b8:	08002643 	.word	0x08002643
 80025bc:	08002643 	.word	0x08002643
 80025c0:	08002643 	.word	0x08002643
 80025c4:	08002643 	.word	0x08002643
 80025c8:	08002643 	.word	0x08002643
 80025cc:	08002643 	.word	0x08002643
 80025d0:	08002643 	.word	0x08002643
 80025d4:	08002643 	.word	0x08002643
 80025d8:	080025f1 	.word	0x080025f1
 80025dc:	08002605 	.word	0x08002605
 80025e0:	4a79      	ldr	r2, [pc, #484]	; (80027c8 <HAL_GPIO_Init+0x2b4>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d013      	beq.n	800260e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025e6:	e02c      	b.n	8002642 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	623b      	str	r3, [r7, #32]
          break;
 80025ee:	e029      	b.n	8002644 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	3304      	adds	r3, #4
 80025f6:	623b      	str	r3, [r7, #32]
          break;
 80025f8:	e024      	b.n	8002644 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	3308      	adds	r3, #8
 8002600:	623b      	str	r3, [r7, #32]
          break;
 8002602:	e01f      	b.n	8002644 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	330c      	adds	r3, #12
 800260a:	623b      	str	r3, [r7, #32]
          break;
 800260c:	e01a      	b.n	8002644 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d102      	bne.n	800261c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002616:	2304      	movs	r3, #4
 8002618:	623b      	str	r3, [r7, #32]
          break;
 800261a:	e013      	b.n	8002644 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d105      	bne.n	8002630 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002624:	2308      	movs	r3, #8
 8002626:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69fa      	ldr	r2, [r7, #28]
 800262c:	611a      	str	r2, [r3, #16]
          break;
 800262e:	e009      	b.n	8002644 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002630:	2308      	movs	r3, #8
 8002632:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	69fa      	ldr	r2, [r7, #28]
 8002638:	615a      	str	r2, [r3, #20]
          break;
 800263a:	e003      	b.n	8002644 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800263c:	2300      	movs	r3, #0
 800263e:	623b      	str	r3, [r7, #32]
          break;
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x130>
          break;
 8002642:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	2bff      	cmp	r3, #255	; 0xff
 8002648:	d801      	bhi.n	800264e <HAL_GPIO_Init+0x13a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	e001      	b.n	8002652 <HAL_GPIO_Init+0x13e>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	2bff      	cmp	r3, #255	; 0xff
 8002658:	d802      	bhi.n	8002660 <HAL_GPIO_Init+0x14c>
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	e002      	b.n	8002666 <HAL_GPIO_Init+0x152>
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	3b08      	subs	r3, #8
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	210f      	movs	r1, #15
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	fa01 f303 	lsl.w	r3, r1, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	401a      	ands	r2, r3
 8002678:	6a39      	ldr	r1, [r7, #32]
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	fa01 f303 	lsl.w	r3, r1, r3
 8002680:	431a      	orrs	r2, r3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 80b1 	beq.w	80027f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002694:	4b4d      	ldr	r3, [pc, #308]	; (80027cc <HAL_GPIO_Init+0x2b8>)
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	4a4c      	ldr	r2, [pc, #304]	; (80027cc <HAL_GPIO_Init+0x2b8>)
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	6193      	str	r3, [r2, #24]
 80026a0:	4b4a      	ldr	r3, [pc, #296]	; (80027cc <HAL_GPIO_Init+0x2b8>)
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	60bb      	str	r3, [r7, #8]
 80026aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026ac:	4a48      	ldr	r2, [pc, #288]	; (80027d0 <HAL_GPIO_Init+0x2bc>)
 80026ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b0:	089b      	lsrs	r3, r3, #2
 80026b2:	3302      	adds	r3, #2
 80026b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	220f      	movs	r2, #15
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	4013      	ands	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a40      	ldr	r2, [pc, #256]	; (80027d4 <HAL_GPIO_Init+0x2c0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d013      	beq.n	8002700 <HAL_GPIO_Init+0x1ec>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a3f      	ldr	r2, [pc, #252]	; (80027d8 <HAL_GPIO_Init+0x2c4>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d00d      	beq.n	80026fc <HAL_GPIO_Init+0x1e8>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a3e      	ldr	r2, [pc, #248]	; (80027dc <HAL_GPIO_Init+0x2c8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d007      	beq.n	80026f8 <HAL_GPIO_Init+0x1e4>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a3d      	ldr	r2, [pc, #244]	; (80027e0 <HAL_GPIO_Init+0x2cc>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d101      	bne.n	80026f4 <HAL_GPIO_Init+0x1e0>
 80026f0:	2303      	movs	r3, #3
 80026f2:	e006      	b.n	8002702 <HAL_GPIO_Init+0x1ee>
 80026f4:	2304      	movs	r3, #4
 80026f6:	e004      	b.n	8002702 <HAL_GPIO_Init+0x1ee>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e002      	b.n	8002702 <HAL_GPIO_Init+0x1ee>
 80026fc:	2301      	movs	r3, #1
 80026fe:	e000      	b.n	8002702 <HAL_GPIO_Init+0x1ee>
 8002700:	2300      	movs	r3, #0
 8002702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002704:	f002 0203 	and.w	r2, r2, #3
 8002708:	0092      	lsls	r2, r2, #2
 800270a:	4093      	lsls	r3, r2
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002712:	492f      	ldr	r1, [pc, #188]	; (80027d0 <HAL_GPIO_Init+0x2bc>)
 8002714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002716:	089b      	lsrs	r3, r3, #2
 8002718:	3302      	adds	r3, #2
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d006      	beq.n	800273a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800272c:	4b2d      	ldr	r3, [pc, #180]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	492c      	ldr	r1, [pc, #176]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	4313      	orrs	r3, r2
 8002736:	608b      	str	r3, [r1, #8]
 8002738:	e006      	b.n	8002748 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800273a:	4b2a      	ldr	r3, [pc, #168]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	43db      	mvns	r3, r3
 8002742:	4928      	ldr	r1, [pc, #160]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002744:	4013      	ands	r3, r2
 8002746:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d006      	beq.n	8002762 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002754:	4b23      	ldr	r3, [pc, #140]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	4922      	ldr	r1, [pc, #136]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	4313      	orrs	r3, r2
 800275e:	60cb      	str	r3, [r1, #12]
 8002760:	e006      	b.n	8002770 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002762:	4b20      	ldr	r3, [pc, #128]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	43db      	mvns	r3, r3
 800276a:	491e      	ldr	r1, [pc, #120]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800276c:	4013      	ands	r3, r2
 800276e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d006      	beq.n	800278a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800277c:	4b19      	ldr	r3, [pc, #100]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	4918      	ldr	r1, [pc, #96]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	4313      	orrs	r3, r2
 8002786:	604b      	str	r3, [r1, #4]
 8002788:	e006      	b.n	8002798 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800278a:	4b16      	ldr	r3, [pc, #88]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	43db      	mvns	r3, r3
 8002792:	4914      	ldr	r1, [pc, #80]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 8002794:	4013      	ands	r3, r2
 8002796:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d021      	beq.n	80027e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027a4:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	490e      	ldr	r1, [pc, #56]	; (80027e4 <HAL_GPIO_Init+0x2d0>)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	600b      	str	r3, [r1, #0]
 80027b0:	e021      	b.n	80027f6 <HAL_GPIO_Init+0x2e2>
 80027b2:	bf00      	nop
 80027b4:	10320000 	.word	0x10320000
 80027b8:	10310000 	.word	0x10310000
 80027bc:	10220000 	.word	0x10220000
 80027c0:	10210000 	.word	0x10210000
 80027c4:	10120000 	.word	0x10120000
 80027c8:	10110000 	.word	0x10110000
 80027cc:	40021000 	.word	0x40021000
 80027d0:	40010000 	.word	0x40010000
 80027d4:	40010800 	.word	0x40010800
 80027d8:	40010c00 	.word	0x40010c00
 80027dc:	40011000 	.word	0x40011000
 80027e0:	40011400 	.word	0x40011400
 80027e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_GPIO_Init+0x304>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	4909      	ldr	r1, [pc, #36]	; (8002818 <HAL_GPIO_Init+0x304>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	3301      	adds	r3, #1
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002802:	fa22 f303 	lsr.w	r3, r2, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	f47f ae8e 	bne.w	8002528 <HAL_GPIO_Init+0x14>
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	372c      	adds	r7, #44	; 0x2c
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr
 8002818:	40010400 	.word	0x40010400

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002838:	e003      	b.n	8002842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	041a      	lsls	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	611a      	str	r2, [r3, #16]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e12b      	b.n	8002ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d106      	bne.n	8002878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7fe fd14 	bl	80012a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2224      	movs	r2, #36	; 0x24
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0201 	bic.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800289e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028b0:	f001 fbc8 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 80028b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4a81      	ldr	r2, [pc, #516]	; (8002ac0 <HAL_I2C_Init+0x274>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d807      	bhi.n	80028d0 <HAL_I2C_Init+0x84>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4a80      	ldr	r2, [pc, #512]	; (8002ac4 <HAL_I2C_Init+0x278>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	bf94      	ite	ls
 80028c8:	2301      	movls	r3, #1
 80028ca:	2300      	movhi	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	e006      	b.n	80028de <HAL_I2C_Init+0x92>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a7d      	ldr	r2, [pc, #500]	; (8002ac8 <HAL_I2C_Init+0x27c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	bf94      	ite	ls
 80028d8:	2301      	movls	r3, #1
 80028da:	2300      	movhi	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e0e7      	b.n	8002ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4a78      	ldr	r2, [pc, #480]	; (8002acc <HAL_I2C_Init+0x280>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	0c9b      	lsrs	r3, r3, #18
 80028f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	430a      	orrs	r2, r1
 8002904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	4a6a      	ldr	r2, [pc, #424]	; (8002ac0 <HAL_I2C_Init+0x274>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d802      	bhi.n	8002920 <HAL_I2C_Init+0xd4>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	3301      	adds	r3, #1
 800291e:	e009      	b.n	8002934 <HAL_I2C_Init+0xe8>
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002926:	fb02 f303 	mul.w	r3, r2, r3
 800292a:	4a69      	ldr	r2, [pc, #420]	; (8002ad0 <HAL_I2C_Init+0x284>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	099b      	lsrs	r3, r3, #6
 8002932:	3301      	adds	r3, #1
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	430b      	orrs	r3, r1
 800293a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002946:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	495c      	ldr	r1, [pc, #368]	; (8002ac0 <HAL_I2C_Init+0x274>)
 8002950:	428b      	cmp	r3, r1
 8002952:	d819      	bhi.n	8002988 <HAL_I2C_Init+0x13c>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1e59      	subs	r1, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002962:	1c59      	adds	r1, r3, #1
 8002964:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002968:	400b      	ands	r3, r1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00a      	beq.n	8002984 <HAL_I2C_Init+0x138>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	1e59      	subs	r1, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fbb1 f3f3 	udiv	r3, r1, r3
 800297c:	3301      	adds	r3, #1
 800297e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002982:	e051      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002984:	2304      	movs	r3, #4
 8002986:	e04f      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d111      	bne.n	80029b4 <HAL_I2C_Init+0x168>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1e58      	subs	r0, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	440b      	add	r3, r1
 800299e:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf0c      	ite	eq
 80029ac:	2301      	moveq	r3, #1
 80029ae:	2300      	movne	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	e012      	b.n	80029da <HAL_I2C_Init+0x18e>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1e58      	subs	r0, r3, #1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	0099      	lsls	r1, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ca:	3301      	adds	r3, #1
 80029cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf0c      	ite	eq
 80029d4:	2301      	moveq	r3, #1
 80029d6:	2300      	movne	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_I2C_Init+0x196>
 80029de:	2301      	movs	r3, #1
 80029e0:	e022      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10e      	bne.n	8002a08 <HAL_I2C_Init+0x1bc>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1e58      	subs	r0, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6859      	ldr	r1, [r3, #4]
 80029f2:	460b      	mov	r3, r1
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	440b      	add	r3, r1
 80029f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a06:	e00f      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1e58      	subs	r0, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6859      	ldr	r1, [r3, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	0099      	lsls	r1, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	6809      	ldr	r1, [r1, #0]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69da      	ldr	r2, [r3, #28]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6911      	ldr	r1, [r2, #16]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	68d2      	ldr	r2, [r2, #12]
 8002a62:	4311      	orrs	r1, r2
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	000186a0 	.word	0x000186a0
 8002ac4:	001e847f 	.word	0x001e847f
 8002ac8:	003d08ff 	.word	0x003d08ff
 8002acc:	431bde83 	.word	0x431bde83
 8002ad0:	10624dd3 	.word	0x10624dd3

08002ad4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	607a      	str	r2, [r7, #4]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	817b      	strh	r3, [r7, #10]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ae8:	f7fe fefc 	bl	80018e4 <HAL_GetTick>
 8002aec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b20      	cmp	r3, #32
 8002af8:	f040 80e0 	bne.w	8002cbc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	2319      	movs	r3, #25
 8002b02:	2201      	movs	r2, #1
 8002b04:	4970      	ldr	r1, [pc, #448]	; (8002cc8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 fc9e 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b12:	2302      	movs	r3, #2
 8002b14:	e0d3      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_I2C_Master_Transmit+0x50>
 8002b20:	2302      	movs	r3, #2
 8002b22:	e0cc      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d007      	beq.n	8002b4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 0201 	orr.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2221      	movs	r2, #33	; 0x21
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2210      	movs	r2, #16
 8002b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	893a      	ldrh	r2, [r7, #8]
 8002b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4a50      	ldr	r2, [pc, #320]	; (8002ccc <HAL_I2C_Master_Transmit+0x1f8>)
 8002b8a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b8c:	8979      	ldrh	r1, [r7, #10]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	6a3a      	ldr	r2, [r7, #32]
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 fb08 	bl	80031a8 <I2C_MasterRequestWrite>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e08d      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	613b      	str	r3, [r7, #16]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bb8:	e066      	b.n	8002c88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	6a39      	ldr	r1, [r7, #32]
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 fd5c 	bl	800367c <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00d      	beq.n	8002be6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d107      	bne.n	8002be2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002be0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e06b      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	781a      	ldrb	r2, [r3, #0]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d11b      	bne.n	8002c5c <HAL_I2C_Master_Transmit+0x188>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d017      	beq.n	8002c5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	781a      	ldrb	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	6a39      	ldr	r1, [r7, #32]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 fd53 	bl	800370c <I2C_WaitOnBTFFlagUntilTimeout>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00d      	beq.n	8002c88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	2b04      	cmp	r3, #4
 8002c72:	d107      	bne.n	8002c84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e01a      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d194      	bne.n	8002bba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e000      	b.n	8002cbe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cbc:	2302      	movs	r3, #2
  }
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	00100002 	.word	0x00100002
 8002ccc:	ffff0000 	.word	0xffff0000

08002cd0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08c      	sub	sp, #48	; 0x30
 8002cd4:	af02      	add	r7, sp, #8
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	607a      	str	r2, [r7, #4]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	460b      	mov	r3, r1
 8002cde:	817b      	strh	r3, [r7, #10]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce8:	f7fe fdfc 	bl	80018e4 <HAL_GetTick>
 8002cec:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b20      	cmp	r3, #32
 8002cf8:	f040 824b 	bne.w	8003192 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	9300      	str	r3, [sp, #0]
 8002d00:	2319      	movs	r3, #25
 8002d02:	2201      	movs	r2, #1
 8002d04:	497f      	ldr	r1, [pc, #508]	; (8002f04 <HAL_I2C_Master_Receive+0x234>)
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 fb9e 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
 8002d14:	e23e      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_I2C_Master_Receive+0x54>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e237      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d007      	beq.n	8002d4a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f042 0201 	orr.w	r2, r2, #1
 8002d48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2222      	movs	r2, #34	; 0x22
 8002d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2210      	movs	r2, #16
 8002d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	893a      	ldrh	r2, [r7, #8]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	4a5f      	ldr	r2, [pc, #380]	; (8002f08 <HAL_I2C_Master_Receive+0x238>)
 8002d8a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d8c:	8979      	ldrh	r1, [r7, #10]
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 fa8a 	bl	80032ac <I2C_MasterRequestRead>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e1f8      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d113      	bne.n	8002dd2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	61fb      	str	r3, [r7, #28]
 8002dbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	e1cc      	b.n	800316c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d11e      	bne.n	8002e18 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dea:	b672      	cpsid	i
}
 8002dec:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dee:	2300      	movs	r3, #0
 8002df0:	61bb      	str	r3, [r7, #24]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e14:	b662      	cpsie	i
}
 8002e16:	e035      	b.n	8002e84 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d11e      	bne.n	8002e5e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e30:	b672      	cpsid	i
}
 8002e32:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e58:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e5a:	b662      	cpsie	i
}
 8002e5c:	e012      	b.n	8002e84 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e84:	e172      	b.n	800316c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8a:	2b03      	cmp	r3, #3
 8002e8c:	f200 811f 	bhi.w	80030ce <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d123      	bne.n	8002ee0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 fc7d 	bl	800379c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e173      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	691a      	ldr	r2, [r3, #16]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ede:	e145      	b.n	800316c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d152      	bne.n	8002f8e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4906      	ldr	r1, [pc, #24]	; (8002f0c <HAL_I2C_Master_Receive+0x23c>)
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 faa8 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d008      	beq.n	8002f10 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e148      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
 8002f02:	bf00      	nop
 8002f04:	00100002 	.word	0x00100002
 8002f08:	ffff0000 	.word	0xffff0000
 8002f0c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f10:	b672      	cpsid	i
}
 8002f12:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f56:	b662      	cpsie	i
}
 8002f58:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	1c5a      	adds	r2, r3, #1
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f76:	3b01      	subs	r3, #1
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	3b01      	subs	r3, #1
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f8c:	e0ee      	b.n	800316c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f94:	2200      	movs	r2, #0
 8002f96:	4981      	ldr	r1, [pc, #516]	; (800319c <HAL_I2C_Master_Receive+0x4cc>)
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 fa55 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e0f5      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fb6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb8:	b672      	cpsid	i
}
 8002fba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002fee:	4b6c      	ldr	r3, [pc, #432]	; (80031a0 <HAL_I2C_Master_Receive+0x4d0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	08db      	lsrs	r3, r3, #3
 8002ff4:	4a6b      	ldr	r2, [pc, #428]	; (80031a4 <HAL_I2C_Master_Receive+0x4d4>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0a1a      	lsrs	r2, r3, #8
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	00da      	lsls	r2, r3, #3
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	3b01      	subs	r3, #1
 800300c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d118      	bne.n	8003046 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2220      	movs	r2, #32
 800301e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	f043 0220 	orr.w	r2, r3, #32
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003036:	b662      	cpsie	i
}
 8003038:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e0a6      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	f003 0304 	and.w	r3, r3, #4
 8003050:	2b04      	cmp	r3, #4
 8003052:	d1d9      	bne.n	8003008 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691a      	ldr	r2, [r3, #16]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308c:	b29b      	uxth	r3, r3
 800308e:	3b01      	subs	r3, #1
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003096:	b662      	cpsie	i
}
 8003098:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	691a      	ldr	r2, [r3, #16]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030cc:	e04e      	b.n	800316c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 fb62 	bl	800379c <I2C_WaitOnRXNEFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e058      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fe:	3b01      	subs	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b04      	cmp	r3, #4
 8003120:	d124      	bne.n	800316c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003126:	2b03      	cmp	r3, #3
 8003128:	d107      	bne.n	800313a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003138:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	691a      	ldr	r2, [r3, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	b2d2      	uxtb	r2, r2
 8003146:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003162:	b29b      	uxth	r3, r3
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f ae88 	bne.w	8002e86 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	e000      	b.n	8003194 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003192:	2302      	movs	r3, #2
  }
}
 8003194:	4618      	mov	r0, r3
 8003196:	3728      	adds	r7, #40	; 0x28
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	00010004 	.word	0x00010004
 80031a0:	20000000 	.word	0x20000000
 80031a4:	14f8b589 	.word	0x14f8b589

080031a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b088      	sub	sp, #32
 80031ac:	af02      	add	r7, sp, #8
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	607a      	str	r2, [r7, #4]
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	460b      	mov	r3, r1
 80031b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d006      	beq.n	80031d2 <I2C_MasterRequestWrite+0x2a>
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d003      	beq.n	80031d2 <I2C_MasterRequestWrite+0x2a>
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031d0:	d108      	bne.n	80031e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031e0:	601a      	str	r2, [r3, #0]
 80031e2:	e00b      	b.n	80031fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e8:	2b12      	cmp	r3, #18
 80031ea:	d107      	bne.n	80031fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 f91d 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00d      	beq.n	8003230 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003222:	d103      	bne.n	800322c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f44f 7200 	mov.w	r2, #512	; 0x200
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e035      	b.n	800329c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003238:	d108      	bne.n	800324c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800323a:	897b      	ldrh	r3, [r7, #10]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	461a      	mov	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003248:	611a      	str	r2, [r3, #16]
 800324a:	e01b      	b.n	8003284 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800324c:	897b      	ldrh	r3, [r7, #10]
 800324e:	11db      	asrs	r3, r3, #7
 8003250:	b2db      	uxtb	r3, r3
 8003252:	f003 0306 	and.w	r3, r3, #6
 8003256:	b2db      	uxtb	r3, r3
 8003258:	f063 030f 	orn	r3, r3, #15
 800325c:	b2da      	uxtb	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	490e      	ldr	r1, [pc, #56]	; (80032a4 <I2C_MasterRequestWrite+0xfc>)
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 f966 	bl	800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e010      	b.n	800329c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800327a:	897b      	ldrh	r3, [r7, #10]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	4907      	ldr	r1, [pc, #28]	; (80032a8 <I2C_MasterRequestWrite+0x100>)
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f956 	bl	800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e000      	b.n	800329c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	00010008 	.word	0x00010008
 80032a8:	00010002 	.word	0x00010002

080032ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	607a      	str	r2, [r7, #4]
 80032b6:	603b      	str	r3, [r7, #0]
 80032b8:	460b      	mov	r3, r1
 80032ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d006      	beq.n	80032e6 <I2C_MasterRequestRead+0x3a>
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d003      	beq.n	80032e6 <I2C_MasterRequestRead+0x3a>
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032e4:	d108      	bne.n	80032f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e00b      	b.n	8003310 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	2b11      	cmp	r3, #17
 80032fe:	d107      	bne.n	8003310 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800330e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 f893 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00d      	beq.n	8003344 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003336:	d103      	bne.n	8003340 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800333e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e079      	b.n	8003438 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800334c:	d108      	bne.n	8003360 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800334e:	897b      	ldrh	r3, [r7, #10]
 8003350:	b2db      	uxtb	r3, r3
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	b2da      	uxtb	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	611a      	str	r2, [r3, #16]
 800335e:	e05f      	b.n	8003420 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003360:	897b      	ldrh	r3, [r7, #10]
 8003362:	11db      	asrs	r3, r3, #7
 8003364:	b2db      	uxtb	r3, r3
 8003366:	f003 0306 	and.w	r3, r3, #6
 800336a:	b2db      	uxtb	r3, r3
 800336c:	f063 030f 	orn	r3, r3, #15
 8003370:	b2da      	uxtb	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	4930      	ldr	r1, [pc, #192]	; (8003440 <I2C_MasterRequestRead+0x194>)
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f8dc 	bl	800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e054      	b.n	8003438 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800338e:	897b      	ldrh	r3, [r7, #10]
 8003390:	b2da      	uxtb	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	4929      	ldr	r1, [pc, #164]	; (8003444 <I2C_MasterRequestRead+0x198>)
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f000 f8cc 	bl	800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e044      	b.n	8003438 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ae:	2300      	movs	r3, #0
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033d2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 f831 	bl	8003448 <I2C_WaitOnFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00d      	beq.n	8003408 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033fa:	d103      	bne.n	8003404 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e017      	b.n	8003438 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003408:	897b      	ldrh	r3, [r7, #10]
 800340a:	11db      	asrs	r3, r3, #7
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f003 0306 	and.w	r3, r3, #6
 8003412:	b2db      	uxtb	r3, r3
 8003414:	f063 030e 	orn	r3, r3, #14
 8003418:	b2da      	uxtb	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4907      	ldr	r1, [pc, #28]	; (8003444 <I2C_MasterRequestRead+0x198>)
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f888 	bl	800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	00010008 	.word	0x00010008
 8003444:	00010002 	.word	0x00010002

08003448 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	4613      	mov	r3, r2
 8003456:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003458:	e048      	b.n	80034ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003460:	d044      	beq.n	80034ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003462:	f7fe fa3f 	bl	80018e4 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d302      	bcc.n	8003478 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d139      	bne.n	80034ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	0c1b      	lsrs	r3, r3, #16
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d10d      	bne.n	800349e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	43da      	mvns	r2, r3
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4013      	ands	r3, r2
 800348e:	b29b      	uxth	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	461a      	mov	r2, r3
 800349c:	e00c      	b.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	43da      	mvns	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	4013      	ands	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf0c      	ite	eq
 80034b0:	2301      	moveq	r3, #1
 80034b2:	2300      	movne	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	461a      	mov	r2, r3
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d116      	bne.n	80034ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e023      	b.n	8003534 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	0c1b      	lsrs	r3, r3, #16
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d10d      	bne.n	8003512 <I2C_WaitOnFlagUntilTimeout+0xca>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	43da      	mvns	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	4013      	ands	r3, r2
 8003502:	b29b      	uxth	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf0c      	ite	eq
 8003508:	2301      	moveq	r3, #1
 800350a:	2300      	movne	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	461a      	mov	r2, r3
 8003510:	e00c      	b.n	800352c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	43da      	mvns	r2, r3
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	4013      	ands	r3, r2
 800351e:	b29b      	uxth	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	bf0c      	ite	eq
 8003524:	2301      	moveq	r3, #1
 8003526:	2300      	movne	r3, #0
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	429a      	cmp	r2, r3
 8003530:	d093      	beq.n	800345a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
 8003548:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800354a:	e071      	b.n	8003630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003556:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800355a:	d123      	bne.n	80035a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003574:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f043 0204 	orr.w	r2, r3, #4
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e067      	b.n	8003674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035aa:	d041      	beq.n	8003630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ac:	f7fe f99a 	bl	80018e4 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d302      	bcc.n	80035c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d136      	bne.n	8003630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	0c1b      	lsrs	r3, r3, #16
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d10c      	bne.n	80035e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	43da      	mvns	r2, r3
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	4013      	ands	r3, r2
 80035d8:	b29b      	uxth	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	bf14      	ite	ne
 80035de:	2301      	movne	r3, #1
 80035e0:	2300      	moveq	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	e00b      	b.n	80035fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	43da      	mvns	r2, r3
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	4013      	ands	r3, r2
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	bf14      	ite	ne
 80035f8:	2301      	movne	r3, #1
 80035fa:	2300      	moveq	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d016      	beq.n	8003630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	f043 0220 	orr.w	r2, r3, #32
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e021      	b.n	8003674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	0c1b      	lsrs	r3, r3, #16
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d10c      	bne.n	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	43da      	mvns	r2, r3
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	4013      	ands	r3, r2
 8003646:	b29b      	uxth	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf14      	ite	ne
 800364c:	2301      	movne	r3, #1
 800364e:	2300      	moveq	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	e00b      	b.n	800366c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	43da      	mvns	r2, r3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	4013      	ands	r3, r2
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	bf14      	ite	ne
 8003666:	2301      	movne	r3, #1
 8003668:	2300      	moveq	r3, #0
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b00      	cmp	r3, #0
 800366e:	f47f af6d 	bne.w	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003688:	e034      	b.n	80036f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f8e3 	bl	8003856 <I2C_IsAcknowledgeFailed>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e034      	b.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a0:	d028      	beq.n	80036f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a2:	f7fe f91f 	bl	80018e4 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d302      	bcc.n	80036b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d11d      	bne.n	80036f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c2:	2b80      	cmp	r3, #128	; 0x80
 80036c4:	d016      	beq.n	80036f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e0:	f043 0220 	orr.w	r2, r3, #32
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e007      	b.n	8003704 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fe:	2b80      	cmp	r3, #128	; 0x80
 8003700:	d1c3      	bne.n	800368a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003718:	e034      	b.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 f89b 	bl	8003856 <I2C_IsAcknowledgeFailed>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e034      	b.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d028      	beq.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003732:	f7fe f8d7 	bl	80018e4 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	429a      	cmp	r2, r3
 8003740:	d302      	bcc.n	8003748 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d11d      	bne.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f003 0304 	and.w	r3, r3, #4
 8003752:	2b04      	cmp	r3, #4
 8003754:	d016      	beq.n	8003784 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	f043 0220 	orr.w	r2, r3, #32
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e007      	b.n	8003794 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0304 	and.w	r3, r3, #4
 800378e:	2b04      	cmp	r3, #4
 8003790:	d1c3      	bne.n	800371a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037a8:	e049      	b.n	800383e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	f003 0310 	and.w	r3, r3, #16
 80037b4:	2b10      	cmp	r3, #16
 80037b6:	d119      	bne.n	80037ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f06f 0210 	mvn.w	r2, #16
 80037c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e030      	b.n	800384e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ec:	f7fe f87a 	bl	80018e4 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d302      	bcc.n	8003802 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d11d      	bne.n	800383e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800380c:	2b40      	cmp	r3, #64	; 0x40
 800380e:	d016      	beq.n	800383e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f043 0220 	orr.w	r2, r3, #32
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e007      	b.n	800384e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003848:	2b40      	cmp	r3, #64	; 0x40
 800384a:	d1ae      	bne.n	80037aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800386c:	d11b      	bne.n	80038a6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003876:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	f043 0204 	orr.w	r2, r3, #4
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr
	...

080038b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e26c      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 8087 	beq.w	80039e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038d4:	4b92      	ldr	r3, [pc, #584]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 030c 	and.w	r3, r3, #12
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d00c      	beq.n	80038fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038e0:	4b8f      	ldr	r3, [pc, #572]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 030c 	and.w	r3, r3, #12
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d112      	bne.n	8003912 <HAL_RCC_OscConfig+0x5e>
 80038ec:	4b8c      	ldr	r3, [pc, #560]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f8:	d10b      	bne.n	8003912 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fa:	4b89      	ldr	r3, [pc, #548]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d06c      	beq.n	80039e0 <HAL_RCC_OscConfig+0x12c>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d168      	bne.n	80039e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e246      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391a:	d106      	bne.n	800392a <HAL_RCC_OscConfig+0x76>
 800391c:	4b80      	ldr	r3, [pc, #512]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a7f      	ldr	r2, [pc, #508]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	e02e      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0x98>
 8003932:	4b7b      	ldr	r3, [pc, #492]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a7a      	ldr	r2, [pc, #488]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b78      	ldr	r3, [pc, #480]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a77      	ldr	r2, [pc, #476]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003944:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e01d      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003954:	d10c      	bne.n	8003970 <HAL_RCC_OscConfig+0xbc>
 8003956:	4b72      	ldr	r3, [pc, #456]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a71      	ldr	r2, [pc, #452]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 800395c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	4b6f      	ldr	r3, [pc, #444]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a6e      	ldr	r2, [pc, #440]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800396c:	6013      	str	r3, [r2, #0]
 800396e:	e00b      	b.n	8003988 <HAL_RCC_OscConfig+0xd4>
 8003970:	4b6b      	ldr	r3, [pc, #428]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a6a      	ldr	r2, [pc, #424]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800397a:	6013      	str	r3, [r2, #0]
 800397c:	4b68      	ldr	r3, [pc, #416]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a67      	ldr	r2, [pc, #412]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003986:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d013      	beq.n	80039b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003990:	f7fd ffa8 	bl	80018e4 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003998:	f7fd ffa4 	bl	80018e4 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b64      	cmp	r3, #100	; 0x64
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e1fa      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039aa:	4b5d      	ldr	r3, [pc, #372]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0f0      	beq.n	8003998 <HAL_RCC_OscConfig+0xe4>
 80039b6:	e014      	b.n	80039e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b8:	f7fd ff94 	bl	80018e4 <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c0:	f7fd ff90 	bl	80018e4 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b64      	cmp	r3, #100	; 0x64
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e1e6      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039d2:	4b53      	ldr	r3, [pc, #332]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1f0      	bne.n	80039c0 <HAL_RCC_OscConfig+0x10c>
 80039de:	e000      	b.n	80039e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d063      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ee:	4b4c      	ldr	r3, [pc, #304]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 030c 	and.w	r3, r3, #12
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00b      	beq.n	8003a12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039fa:	4b49      	ldr	r3, [pc, #292]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 030c 	and.w	r3, r3, #12
 8003a02:	2b08      	cmp	r3, #8
 8003a04:	d11c      	bne.n	8003a40 <HAL_RCC_OscConfig+0x18c>
 8003a06:	4b46      	ldr	r3, [pc, #280]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d116      	bne.n	8003a40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a12:	4b43      	ldr	r3, [pc, #268]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d005      	beq.n	8003a2a <HAL_RCC_OscConfig+0x176>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d001      	beq.n	8003a2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e1ba      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a2a:	4b3d      	ldr	r3, [pc, #244]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	4939      	ldr	r1, [pc, #228]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a3e:	e03a      	b.n	8003ab6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d020      	beq.n	8003a8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a48:	4b36      	ldr	r3, [pc, #216]	; (8003b24 <HAL_RCC_OscConfig+0x270>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4e:	f7fd ff49 	bl	80018e4 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a56:	f7fd ff45 	bl	80018e4 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e19b      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a68:	4b2d      	ldr	r3, [pc, #180]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a74:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4927      	ldr	r1, [pc, #156]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	600b      	str	r3, [r1, #0]
 8003a88:	e015      	b.n	8003ab6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8a:	4b26      	ldr	r3, [pc, #152]	; (8003b24 <HAL_RCC_OscConfig+0x270>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fd ff28 	bl	80018e4 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a98:	f7fd ff24 	bl	80018e4 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e17a      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aaa:	4b1d      	ldr	r3, [pc, #116]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d03a      	beq.n	8003b38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d019      	beq.n	8003afe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aca:	4b17      	ldr	r3, [pc, #92]	; (8003b28 <HAL_RCC_OscConfig+0x274>)
 8003acc:	2201      	movs	r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad0:	f7fd ff08 	bl	80018e4 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad8:	f7fd ff04 	bl	80018e4 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e15a      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aea:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <HAL_RCC_OscConfig+0x26c>)
 8003aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0f0      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003af6:	2001      	movs	r0, #1
 8003af8:	f000 fafc 	bl	80040f4 <RCC_Delay>
 8003afc:	e01c      	b.n	8003b38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003afe:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <HAL_RCC_OscConfig+0x274>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b04:	f7fd feee 	bl	80018e4 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b0a:	e00f      	b.n	8003b2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b0c:	f7fd feea 	bl	80018e4 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d908      	bls.n	8003b2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e140      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000
 8003b24:	42420000 	.word	0x42420000
 8003b28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b2c:	4b9e      	ldr	r3, [pc, #632]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1e9      	bne.n	8003b0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0304 	and.w	r3, r3, #4
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 80a6 	beq.w	8003c92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b46:	2300      	movs	r3, #0
 8003b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b4a:	4b97      	ldr	r3, [pc, #604]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10d      	bne.n	8003b72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b56:	4b94      	ldr	r3, [pc, #592]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	4a93      	ldr	r2, [pc, #588]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b60:	61d3      	str	r3, [r2, #28]
 8003b62:	4b91      	ldr	r3, [pc, #580]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b72:	4b8e      	ldr	r3, [pc, #568]	; (8003dac <HAL_RCC_OscConfig+0x4f8>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d118      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b7e:	4b8b      	ldr	r3, [pc, #556]	; (8003dac <HAL_RCC_OscConfig+0x4f8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a8a      	ldr	r2, [pc, #552]	; (8003dac <HAL_RCC_OscConfig+0x4f8>)
 8003b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b8a:	f7fd feab 	bl	80018e4 <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b92:	f7fd fea7 	bl	80018e4 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b64      	cmp	r3, #100	; 0x64
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e0fd      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba4:	4b81      	ldr	r3, [pc, #516]	; (8003dac <HAL_RCC_OscConfig+0x4f8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f0      	beq.n	8003b92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d106      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x312>
 8003bb8:	4b7b      	ldr	r3, [pc, #492]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	4a7a      	ldr	r2, [pc, #488]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	6213      	str	r3, [r2, #32]
 8003bc4:	e02d      	b.n	8003c22 <HAL_RCC_OscConfig+0x36e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x334>
 8003bce:	4b76      	ldr	r3, [pc, #472]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4a75      	ldr	r2, [pc, #468]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	f023 0301 	bic.w	r3, r3, #1
 8003bd8:	6213      	str	r3, [r2, #32]
 8003bda:	4b73      	ldr	r3, [pc, #460]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	4a72      	ldr	r2, [pc, #456]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003be0:	f023 0304 	bic.w	r3, r3, #4
 8003be4:	6213      	str	r3, [r2, #32]
 8003be6:	e01c      	b.n	8003c22 <HAL_RCC_OscConfig+0x36e>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	2b05      	cmp	r3, #5
 8003bee:	d10c      	bne.n	8003c0a <HAL_RCC_OscConfig+0x356>
 8003bf0:	4b6d      	ldr	r3, [pc, #436]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bf2:	6a1b      	ldr	r3, [r3, #32]
 8003bf4:	4a6c      	ldr	r2, [pc, #432]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bf6:	f043 0304 	orr.w	r3, r3, #4
 8003bfa:	6213      	str	r3, [r2, #32]
 8003bfc:	4b6a      	ldr	r3, [pc, #424]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	4a69      	ldr	r2, [pc, #420]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c02:	f043 0301 	orr.w	r3, r3, #1
 8003c06:	6213      	str	r3, [r2, #32]
 8003c08:	e00b      	b.n	8003c22 <HAL_RCC_OscConfig+0x36e>
 8003c0a:	4b67      	ldr	r3, [pc, #412]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	4a66      	ldr	r2, [pc, #408]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c10:	f023 0301 	bic.w	r3, r3, #1
 8003c14:	6213      	str	r3, [r2, #32]
 8003c16:	4b64      	ldr	r3, [pc, #400]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	4a63      	ldr	r2, [pc, #396]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c1c:	f023 0304 	bic.w	r3, r3, #4
 8003c20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d015      	beq.n	8003c56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2a:	f7fd fe5b 	bl	80018e4 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c30:	e00a      	b.n	8003c48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c32:	f7fd fe57 	bl	80018e4 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e0ab      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c48:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ee      	beq.n	8003c32 <HAL_RCC_OscConfig+0x37e>
 8003c54:	e014      	b.n	8003c80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c56:	f7fd fe45 	bl	80018e4 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5e:	f7fd fe41 	bl	80018e4 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e095      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c74:	4b4c      	ldr	r3, [pc, #304]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1ee      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c80:	7dfb      	ldrb	r3, [r7, #23]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d105      	bne.n	8003c92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c86:	4b48      	ldr	r3, [pc, #288]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c88:	69db      	ldr	r3, [r3, #28]
 8003c8a:	4a47      	ldr	r2, [pc, #284]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 8081 	beq.w	8003d9e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c9c:	4b42      	ldr	r3, [pc, #264]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 030c 	and.w	r3, r3, #12
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d061      	beq.n	8003d6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d146      	bne.n	8003d3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb0:	4b3f      	ldr	r3, [pc, #252]	; (8003db0 <HAL_RCC_OscConfig+0x4fc>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb6:	f7fd fe15 	bl	80018e4 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbe:	f7fd fe11 	bl	80018e4 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e067      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cd0:	4b35      	ldr	r3, [pc, #212]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1f0      	bne.n	8003cbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce4:	d108      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ce6:	4b30      	ldr	r3, [pc, #192]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	492d      	ldr	r1, [pc, #180]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cf8:	4b2b      	ldr	r3, [pc, #172]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a19      	ldr	r1, [r3, #32]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	4927      	ldr	r1, [pc, #156]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d10:	4b27      	ldr	r3, [pc, #156]	; (8003db0 <HAL_RCC_OscConfig+0x4fc>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d16:	f7fd fde5 	bl	80018e4 <HAL_GetTick>
 8003d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d1c:	e008      	b.n	8003d30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d1e:	f7fd fde1 	bl	80018e4 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e037      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d30:	4b1d      	ldr	r3, [pc, #116]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0f0      	beq.n	8003d1e <HAL_RCC_OscConfig+0x46a>
 8003d3c:	e02f      	b.n	8003d9e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3e:	4b1c      	ldr	r3, [pc, #112]	; (8003db0 <HAL_RCC_OscConfig+0x4fc>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d44:	f7fd fdce 	bl	80018e4 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d4c:	f7fd fdca 	bl	80018e4 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e020      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d5e:	4b12      	ldr	r3, [pc, #72]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1f0      	bne.n	8003d4c <HAL_RCC_OscConfig+0x498>
 8003d6a:	e018      	b.n	8003d9e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69db      	ldr	r3, [r3, #28]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e013      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d78:	4b0b      	ldr	r3, [pc, #44]	; (8003da8 <HAL_RCC_OscConfig+0x4f4>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d106      	bne.n	8003d9a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d001      	beq.n	8003d9e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e000      	b.n	8003da0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	40021000 	.word	0x40021000
 8003dac:	40007000 	.word	0x40007000
 8003db0:	42420060 	.word	0x42420060

08003db4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d101      	bne.n	8003dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e0d0      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dc8:	4b6a      	ldr	r3, [pc, #424]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d910      	bls.n	8003df8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dd6:	4b67      	ldr	r3, [pc, #412]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f023 0207 	bic.w	r2, r3, #7
 8003dde:	4965      	ldr	r1, [pc, #404]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de6:	4b63      	ldr	r3, [pc, #396]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e0b8      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d020      	beq.n	8003e46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e10:	4b59      	ldr	r3, [pc, #356]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	4a58      	ldr	r2, [pc, #352]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e28:	4b53      	ldr	r3, [pc, #332]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	4a52      	ldr	r2, [pc, #328]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e34:	4b50      	ldr	r3, [pc, #320]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	494d      	ldr	r1, [pc, #308]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d040      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d107      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5a:	4b47      	ldr	r3, [pc, #284]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d115      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e07f      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d107      	bne.n	8003e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e72:	4b41      	ldr	r3, [pc, #260]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d109      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e073      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e82:	4b3d      	ldr	r3, [pc, #244]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e06b      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e92:	4b39      	ldr	r3, [pc, #228]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f023 0203 	bic.w	r2, r3, #3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	4936      	ldr	r1, [pc, #216]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ea4:	f7fd fd1e 	bl	80018e4 <HAL_GetTick>
 8003ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eaa:	e00a      	b.n	8003ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eac:	f7fd fd1a 	bl	80018e4 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e053      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec2:	4b2d      	ldr	r3, [pc, #180]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f003 020c 	and.w	r2, r3, #12
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d1eb      	bne.n	8003eac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ed4:	4b27      	ldr	r3, [pc, #156]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d210      	bcs.n	8003f04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee2:	4b24      	ldr	r3, [pc, #144]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f023 0207 	bic.w	r2, r3, #7
 8003eea:	4922      	ldr	r1, [pc, #136]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef2:	4b20      	ldr	r3, [pc, #128]	; (8003f74 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d001      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e032      	b.n	8003f6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0304 	and.w	r3, r3, #4
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f10:	4b19      	ldr	r3, [pc, #100]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	4916      	ldr	r1, [pc, #88]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d009      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f2e:	4b12      	ldr	r3, [pc, #72]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	490e      	ldr	r1, [pc, #56]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f42:	f000 f821 	bl	8003f88 <HAL_RCC_GetSysClockFreq>
 8003f46:	4602      	mov	r2, r0
 8003f48:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	091b      	lsrs	r3, r3, #4
 8003f4e:	f003 030f 	and.w	r3, r3, #15
 8003f52:	490a      	ldr	r1, [pc, #40]	; (8003f7c <HAL_RCC_ClockConfig+0x1c8>)
 8003f54:	5ccb      	ldrb	r3, [r1, r3]
 8003f56:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5a:	4a09      	ldr	r2, [pc, #36]	; (8003f80 <HAL_RCC_ClockConfig+0x1cc>)
 8003f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f5e:	4b09      	ldr	r3, [pc, #36]	; (8003f84 <HAL_RCC_ClockConfig+0x1d0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fd fa92 	bl	800148c <HAL_InitTick>

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	40022000 	.word	0x40022000
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	080093ec 	.word	0x080093ec
 8003f80:	20000000 	.word	0x20000000
 8003f84:	20000004 	.word	0x20000004

08003f88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b087      	sub	sp, #28
 8003f8c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	2300      	movs	r3, #0
 8003f94:	60bb      	str	r3, [r7, #8]
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003fa2:	4b1e      	ldr	r3, [pc, #120]	; (800401c <HAL_RCC_GetSysClockFreq+0x94>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 030c 	and.w	r3, r3, #12
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d002      	beq.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x30>
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	d003      	beq.n	8003fbe <HAL_RCC_GetSysClockFreq+0x36>
 8003fb6:	e027      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fb8:	4b19      	ldr	r3, [pc, #100]	; (8004020 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fba:	613b      	str	r3, [r7, #16]
      break;
 8003fbc:	e027      	b.n	800400e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	0c9b      	lsrs	r3, r3, #18
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	4a17      	ldr	r2, [pc, #92]	; (8004024 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003fc8:	5cd3      	ldrb	r3, [r2, r3]
 8003fca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d010      	beq.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <HAL_RCC_GetSysClockFreq+0x94>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	0c5b      	lsrs	r3, r3, #17
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	4a11      	ldr	r2, [pc, #68]	; (8004028 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003fe2:	5cd3      	ldrb	r3, [r2, r3]
 8003fe4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a0d      	ldr	r2, [pc, #52]	; (8004020 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fea:	fb02 f203 	mul.w	r2, r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff4:	617b      	str	r3, [r7, #20]
 8003ff6:	e004      	b.n	8004002 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a0c      	ldr	r2, [pc, #48]	; (800402c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ffc:	fb02 f303 	mul.w	r3, r2, r3
 8004000:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	613b      	str	r3, [r7, #16]
      break;
 8004006:	e002      	b.n	800400e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004008:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_RCC_GetSysClockFreq+0x98>)
 800400a:	613b      	str	r3, [r7, #16]
      break;
 800400c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800400e:	693b      	ldr	r3, [r7, #16]
}
 8004010:	4618      	mov	r0, r3
 8004012:	371c      	adds	r7, #28
 8004014:	46bd      	mov	sp, r7
 8004016:	bc80      	pop	{r7}
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40021000 	.word	0x40021000
 8004020:	007a1200 	.word	0x007a1200
 8004024:	08009404 	.word	0x08009404
 8004028:	08009414 	.word	0x08009414
 800402c:	003d0900 	.word	0x003d0900

08004030 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004034:	4b02      	ldr	r3, [pc, #8]	; (8004040 <HAL_RCC_GetHCLKFreq+0x10>)
 8004036:	681b      	ldr	r3, [r3, #0]
}
 8004038:	4618      	mov	r0, r3
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr
 8004040:	20000000 	.word	0x20000000

08004044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004048:	f7ff fff2 	bl	8004030 <HAL_RCC_GetHCLKFreq>
 800404c:	4602      	mov	r2, r0
 800404e:	4b05      	ldr	r3, [pc, #20]	; (8004064 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	0a1b      	lsrs	r3, r3, #8
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	4903      	ldr	r1, [pc, #12]	; (8004068 <HAL_RCC_GetPCLK1Freq+0x24>)
 800405a:	5ccb      	ldrb	r3, [r1, r3]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004060:	4618      	mov	r0, r3
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40021000 	.word	0x40021000
 8004068:	080093fc 	.word	0x080093fc

0800406c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004070:	f7ff ffde 	bl	8004030 <HAL_RCC_GetHCLKFreq>
 8004074:	4602      	mov	r2, r0
 8004076:	4b05      	ldr	r3, [pc, #20]	; (800408c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	0adb      	lsrs	r3, r3, #11
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	4903      	ldr	r1, [pc, #12]	; (8004090 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004082:	5ccb      	ldrb	r3, [r1, r3]
 8004084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40021000 	.word	0x40021000
 8004090:	080093fc 	.word	0x080093fc

08004094 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	220f      	movs	r2, #15
 80040a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040a4:	4b11      	ldr	r3, [pc, #68]	; (80040ec <HAL_RCC_GetClockConfig+0x58>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 0203 	and.w	r2, r3, #3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040b0:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <HAL_RCC_GetClockConfig+0x58>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80040bc:	4b0b      	ldr	r3, [pc, #44]	; (80040ec <HAL_RCC_GetClockConfig+0x58>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80040c8:	4b08      	ldr	r3, [pc, #32]	; (80040ec <HAL_RCC_GetClockConfig+0x58>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	08db      	lsrs	r3, r3, #3
 80040ce:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040d6:	4b06      	ldr	r3, [pc, #24]	; (80040f0 <HAL_RCC_GetClockConfig+0x5c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0207 	and.w	r2, r3, #7
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr
 80040ec:	40021000 	.word	0x40021000
 80040f0:	40022000 	.word	0x40022000

080040f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80040fc:	4b0a      	ldr	r3, [pc, #40]	; (8004128 <RCC_Delay+0x34>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a0a      	ldr	r2, [pc, #40]	; (800412c <RCC_Delay+0x38>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	0a5b      	lsrs	r3, r3, #9
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	fb02 f303 	mul.w	r3, r2, r3
 800410e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004110:	bf00      	nop
  }
  while (Delay --);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	1e5a      	subs	r2, r3, #1
 8004116:	60fa      	str	r2, [r7, #12]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1f9      	bne.n	8004110 <RCC_Delay+0x1c>
}
 800411c:	bf00      	nop
 800411e:	bf00      	nop
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	bc80      	pop	{r7}
 8004126:	4770      	bx	lr
 8004128:	20000000 	.word	0x20000000
 800412c:	10624dd3 	.word	0x10624dd3

08004130 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d07d      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800414c:	2300      	movs	r3, #0
 800414e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004150:	4b4f      	ldr	r3, [pc, #316]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10d      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800415c:	4b4c      	ldr	r3, [pc, #304]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	4a4b      	ldr	r2, [pc, #300]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004166:	61d3      	str	r3, [r2, #28]
 8004168:	4b49      	ldr	r3, [pc, #292]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004170:	60bb      	str	r3, [r7, #8]
 8004172:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004174:	2301      	movs	r3, #1
 8004176:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004178:	4b46      	ldr	r3, [pc, #280]	; (8004294 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004180:	2b00      	cmp	r3, #0
 8004182:	d118      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004184:	4b43      	ldr	r3, [pc, #268]	; (8004294 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a42      	ldr	r2, [pc, #264]	; (8004294 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800418a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800418e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004190:	f7fd fba8 	bl	80018e4 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004196:	e008      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004198:	f7fd fba4 	bl	80018e4 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b64      	cmp	r3, #100	; 0x64
 80041a4:	d901      	bls.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e06d      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041aa:	4b3a      	ldr	r3, [pc, #232]	; (8004294 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0f0      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041b6:	4b36      	ldr	r3, [pc, #216]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d02e      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d027      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041d4:	4b2e      	ldr	r3, [pc, #184]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041de:	4b2e      	ldr	r3, [pc, #184]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041e4:	4b2c      	ldr	r3, [pc, #176]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041ea:	4a29      	ldr	r2, [pc, #164]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d014      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fa:	f7fd fb73 	bl	80018e4 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004200:	e00a      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004202:	f7fd fb6f 	bl	80018e4 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004210:	4293      	cmp	r3, r2
 8004212:	d901      	bls.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e036      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004218:	4b1d      	ldr	r3, [pc, #116]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d0ee      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004224:	4b1a      	ldr	r3, [pc, #104]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	4917      	ldr	r1, [pc, #92]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004232:	4313      	orrs	r3, r2
 8004234:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004236:	7dfb      	ldrb	r3, [r7, #23]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d105      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	4a13      	ldr	r2, [pc, #76]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004246:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d008      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004254:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	490b      	ldr	r1, [pc, #44]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004262:	4313      	orrs	r3, r2
 8004264:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0310 	and.w	r3, r3, #16
 800426e:	2b00      	cmp	r3, #0
 8004270:	d008      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004272:	4b07      	ldr	r3, [pc, #28]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	4904      	ldr	r1, [pc, #16]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004280:	4313      	orrs	r3, r2
 8004282:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	40021000 	.word	0x40021000
 8004294:	40007000 	.word	0x40007000
 8004298:	42420440 	.word	0x42420440

0800429c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	2300      	movs	r3, #0
 80042aa:	61fb      	str	r3, [r7, #28]
 80042ac:	2300      	movs	r3, #0
 80042ae:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	2300      	movs	r3, #0
 80042b6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b10      	cmp	r3, #16
 80042bc:	d00a      	beq.n	80042d4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b10      	cmp	r3, #16
 80042c2:	f200 808a 	bhi.w	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d045      	beq.n	8004358 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d075      	beq.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80042d2:	e082      	b.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80042d4:	4b46      	ldr	r3, [pc, #280]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80042da:	4b45      	ldr	r3, [pc, #276]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d07b      	beq.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	0c9b      	lsrs	r3, r3, #18
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	4a41      	ldr	r2, [pc, #260]	; (80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80042f0:	5cd3      	ldrb	r3, [r2, r3]
 80042f2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d015      	beq.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042fe:	4b3c      	ldr	r3, [pc, #240]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	0c5b      	lsrs	r3, r3, #17
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	4a3b      	ldr	r2, [pc, #236]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800430a:	5cd3      	ldrb	r3, [r2, r3]
 800430c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00d      	beq.n	8004334 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004318:	4a38      	ldr	r2, [pc, #224]	; (80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	61fb      	str	r3, [r7, #28]
 8004328:	e004      	b.n	8004334 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4a34      	ldr	r2, [pc, #208]	; (8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800432e:	fb02 f303 	mul.w	r3, r2, r3
 8004332:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004334:	4b2e      	ldr	r3, [pc, #184]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004340:	d102      	bne.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	61bb      	str	r3, [r7, #24]
      break;
 8004346:	e04a      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	4a2d      	ldr	r2, [pc, #180]	; (8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	085b      	lsrs	r3, r3, #1
 8004354:	61bb      	str	r3, [r7, #24]
      break;
 8004356:	e042      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004358:	4b25      	ldr	r3, [pc, #148]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004368:	d108      	bne.n	800437c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004374:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004378:	61bb      	str	r3, [r7, #24]
 800437a:	e01f      	b.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004386:	d109      	bne.n	800439c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004388:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004394:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004398:	61bb      	str	r3, [r7, #24]
 800439a:	e00f      	b.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a6:	d11c      	bne.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043a8:	4b11      	ldr	r3, [pc, #68]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d016      	beq.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80043b4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043b8:	61bb      	str	r3, [r7, #24]
      break;
 80043ba:	e012      	b.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043bc:	e011      	b.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80043be:	f7ff fe55 	bl	800406c <HAL_RCC_GetPCLK2Freq>
 80043c2:	4602      	mov	r2, r0
 80043c4:	4b0a      	ldr	r3, [pc, #40]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	0b9b      	lsrs	r3, r3, #14
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	3301      	adds	r3, #1
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d6:	61bb      	str	r3, [r7, #24]
      break;
 80043d8:	e004      	b.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043da:	bf00      	nop
 80043dc:	e002      	b.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043de:	bf00      	nop
 80043e0:	e000      	b.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043e2:	bf00      	nop
    }
  }
  return (frequency);
 80043e4:	69bb      	ldr	r3, [r7, #24]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3720      	adds	r7, #32
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	40021000 	.word	0x40021000
 80043f4:	08009418 	.word	0x08009418
 80043f8:	08009428 	.word	0x08009428
 80043fc:	007a1200 	.word	0x007a1200
 8004400:	003d0900 	.word	0x003d0900
 8004404:	aaaaaaab 	.word	0xaaaaaaab

08004408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e076      	b.n	8004508 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	2b00      	cmp	r3, #0
 8004420:	d108      	bne.n	8004434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800442a:	d009      	beq.n	8004440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	61da      	str	r2, [r3, #28]
 8004432:	e005      	b.n	8004440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d106      	bne.n	8004460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7fc ff5e 	bl	800131c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004476:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004488:	431a      	orrs	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	431a      	orrs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	431a      	orrs	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044ba:	431a      	orrs	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c4:	ea42 0103 	orr.w	r1, r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	0c1a      	lsrs	r2, r3, #16
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f002 0204 	and.w	r2, r2, #4
 80044e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	69da      	ldr	r2, [r3, #28]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b088      	sub	sp, #32
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	603b      	str	r3, [r7, #0]
 800451c:	4613      	mov	r3, r2
 800451e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004520:	f7fd f9e0 	bl	80018e4 <HAL_GetTick>
 8004524:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004526:	88fb      	ldrh	r3, [r7, #6]
 8004528:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b01      	cmp	r3, #1
 8004534:	d001      	beq.n	800453a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004536:	2302      	movs	r3, #2
 8004538:	e12a      	b.n	8004790 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d002      	beq.n	8004546 <HAL_SPI_Transmit+0x36>
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e122      	b.n	8004790 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_SPI_Transmit+0x48>
 8004554:	2302      	movs	r3, #2
 8004556:	e11b      	b.n	8004790 <HAL_SPI_Transmit+0x280>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2203      	movs	r2, #3
 8004564:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	88fa      	ldrh	r2, [r7, #6]
 8004578:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	88fa      	ldrh	r2, [r7, #6]
 800457e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045a6:	d10f      	bne.n	80045c8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d2:	2b40      	cmp	r3, #64	; 0x40
 80045d4:	d007      	beq.n	80045e6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ee:	d152      	bne.n	8004696 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <HAL_SPI_Transmit+0xee>
 80045f8:	8b7b      	ldrh	r3, [r7, #26]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d145      	bne.n	800468a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004602:	881a      	ldrh	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460e:	1c9a      	adds	r2, r3, #2
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004618:	b29b      	uxth	r3, r3
 800461a:	3b01      	subs	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004622:	e032      	b.n	800468a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b02      	cmp	r3, #2
 8004630:	d112      	bne.n	8004658 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	881a      	ldrh	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	1c9a      	adds	r2, r3, #2
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800464c:	b29b      	uxth	r3, r3
 800464e:	3b01      	subs	r3, #1
 8004650:	b29a      	uxth	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	86da      	strh	r2, [r3, #54]	; 0x36
 8004656:	e018      	b.n	800468a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004658:	f7fd f944 	bl	80018e4 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	429a      	cmp	r2, r3
 8004666:	d803      	bhi.n	8004670 <HAL_SPI_Transmit+0x160>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	d102      	bne.n	8004676 <HAL_SPI_Transmit+0x166>
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d109      	bne.n	800468a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e082      	b.n	8004790 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800468e:	b29b      	uxth	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1c7      	bne.n	8004624 <HAL_SPI_Transmit+0x114>
 8004694:	e053      	b.n	800473e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <HAL_SPI_Transmit+0x194>
 800469e:	8b7b      	ldrh	r3, [r7, #26]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d147      	bne.n	8004734 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	330c      	adds	r3, #12
 80046ae:	7812      	ldrb	r2, [r2, #0]
 80046b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046ca:	e033      	b.n	8004734 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d113      	bne.n	8004702 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	330c      	adds	r3, #12
 80046e4:	7812      	ldrb	r2, [r2, #0]
 80046e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ec:	1c5a      	adds	r2, r3, #1
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8004700:	e018      	b.n	8004734 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004702:	f7fd f8ef 	bl	80018e4 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d803      	bhi.n	800471a <HAL_SPI_Transmit+0x20a>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004718:	d102      	bne.n	8004720 <HAL_SPI_Transmit+0x210>
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d109      	bne.n	8004734 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e02d      	b.n	8004790 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1c6      	bne.n	80046cc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800473e:	69fa      	ldr	r2, [r7, #28]
 8004740:	6839      	ldr	r1, [r7, #0]
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 f8b0 	bl	80048a8 <SPI_EndRxTxTransaction>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d002      	beq.n	8004754 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2220      	movs	r2, #32
 8004752:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10a      	bne.n	8004772 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800475c:	2300      	movs	r3, #0
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800478e:	2300      	movs	r3, #0
  }
}
 8004790:	4618      	mov	r0, r3
 8004792:	3720      	adds	r7, #32
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	603b      	str	r3, [r7, #0]
 80047a4:	4613      	mov	r3, r2
 80047a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047a8:	f7fd f89c 	bl	80018e4 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	4413      	add	r3, r2
 80047b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047b8:	f7fd f894 	bl	80018e4 <HAL_GetTick>
 80047bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047be:	4b39      	ldr	r3, [pc, #228]	; (80048a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	015b      	lsls	r3, r3, #5
 80047c4:	0d1b      	lsrs	r3, r3, #20
 80047c6:	69fa      	ldr	r2, [r7, #28]
 80047c8:	fb02 f303 	mul.w	r3, r2, r3
 80047cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ce:	e054      	b.n	800487a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d050      	beq.n	800487a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047d8:	f7fd f884 	bl	80018e4 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	69fa      	ldr	r2, [r7, #28]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d902      	bls.n	80047ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d13d      	bne.n	800486a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004806:	d111      	bne.n	800482c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004810:	d004      	beq.n	800481c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800481a:	d107      	bne.n	800482c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800482a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004834:	d10f      	bne.n	8004856 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004854:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e017      	b.n	800489a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	3b01      	subs	r3, #1
 8004878:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4013      	ands	r3, r2
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	429a      	cmp	r2, r3
 8004888:	bf0c      	ite	eq
 800488a:	2301      	moveq	r3, #1
 800488c:	2300      	movne	r3, #0
 800488e:	b2db      	uxtb	r3, r3
 8004890:	461a      	mov	r2, r3
 8004892:	79fb      	ldrb	r3, [r7, #7]
 8004894:	429a      	cmp	r2, r3
 8004896:	d19b      	bne.n	80047d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3720      	adds	r7, #32
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	20000000 	.word	0x20000000

080048a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af02      	add	r7, sp, #8
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	9300      	str	r3, [sp, #0]
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2201      	movs	r2, #1
 80048bc:	2102      	movs	r1, #2
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f7ff ff6a 	bl	8004798 <SPI_WaitFlagStateUntilTimeout>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d007      	beq.n	80048da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ce:	f043 0220 	orr.w	r2, r3, #32
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e013      	b.n	8004902 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2200      	movs	r2, #0
 80048e2:	2180      	movs	r1, #128	; 0x80
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f7ff ff57 	bl	8004798 <SPI_WaitFlagStateUntilTimeout>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d007      	beq.n	8004900 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f4:	f043 0220 	orr.w	r2, r3, #32
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e000      	b.n	8004902 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e041      	b.n	80049a0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fc fd31 	bl	8001398 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2202      	movs	r2, #2
 800493a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3304      	adds	r3, #4
 8004946:	4619      	mov	r1, r3
 8004948:	4610      	mov	r0, r2
 800494a:	f000 fa5b 	bl	8004e04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d001      	beq.n	80049c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e03a      	b.n	8004a36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2202      	movs	r2, #2
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a18      	ldr	r2, [pc, #96]	; (8004a40 <HAL_TIM_Base_Start_IT+0x98>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00e      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0x58>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ea:	d009      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0x58>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a14      	ldr	r2, [pc, #80]	; (8004a44 <HAL_TIM_Base_Start_IT+0x9c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0x58>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a13      	ldr	r2, [pc, #76]	; (8004a48 <HAL_TIM_Base_Start_IT+0xa0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d111      	bne.n	8004a24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b06      	cmp	r3, #6
 8004a10:	d010      	beq.n	8004a34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a22:	e007      	b.n	8004a34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0201 	orr.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr
 8004a40:	40012c00 	.word	0x40012c00
 8004a44:	40000400 	.word	0x40000400
 8004a48:	40000800 	.word	0x40000800

08004a4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d020      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01b      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0202 	mvn.w	r2, #2
 8004a80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f998 	bl	8004dcc <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f98b 	bl	8004dba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 f99a 	bl	8004dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d020      	beq.n	8004afc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d01b      	beq.n	8004afc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f06f 0204 	mvn.w	r2, #4
 8004acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f972 	bl	8004dcc <HAL_TIM_IC_CaptureCallback>
 8004ae8:	e005      	b.n	8004af6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f965 	bl	8004dba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f974 	bl	8004dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f003 0308 	and.w	r3, r3, #8
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d020      	beq.n	8004b48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d01b      	beq.n	8004b48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0208 	mvn.w	r2, #8
 8004b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2204      	movs	r2, #4
 8004b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	f003 0303 	and.w	r3, r3, #3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f94c 	bl	8004dcc <HAL_TIM_IC_CaptureCallback>
 8004b34:	e005      	b.n	8004b42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f93f 	bl	8004dba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f94e 	bl	8004dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f003 0310 	and.w	r3, r3, #16
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d020      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d01b      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0210 	mvn.w	r2, #16
 8004b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2208      	movs	r2, #8
 8004b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f926 	bl	8004dcc <HAL_TIM_IC_CaptureCallback>
 8004b80:	e005      	b.n	8004b8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f919 	bl	8004dba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f928 	bl	8004dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00c      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f06f 0201 	mvn.w	r2, #1
 8004bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7fc f9c6 	bl	8000f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00c      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fa7f 	bl	80050da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00c      	beq.n	8004c00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d007      	beq.n	8004c00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f8f8 	bl	8004df0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00c      	beq.n	8004c24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0220 	mvn.w	r2, #32
 8004c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fa52 	bl	80050c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c24:	bf00      	nop
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_TIM_ConfigClockSource+0x1c>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e0b4      	b.n	8004db2 <HAL_TIM_ConfigClockSource+0x186>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c80:	d03e      	beq.n	8004d00 <HAL_TIM_ConfigClockSource+0xd4>
 8004c82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c86:	f200 8087 	bhi.w	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c8e:	f000 8086 	beq.w	8004d9e <HAL_TIM_ConfigClockSource+0x172>
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c96:	d87f      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004c98:	2b70      	cmp	r3, #112	; 0x70
 8004c9a:	d01a      	beq.n	8004cd2 <HAL_TIM_ConfigClockSource+0xa6>
 8004c9c:	2b70      	cmp	r3, #112	; 0x70
 8004c9e:	d87b      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca0:	2b60      	cmp	r3, #96	; 0x60
 8004ca2:	d050      	beq.n	8004d46 <HAL_TIM_ConfigClockSource+0x11a>
 8004ca4:	2b60      	cmp	r3, #96	; 0x60
 8004ca6:	d877      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b50      	cmp	r3, #80	; 0x50
 8004caa:	d03c      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0xfa>
 8004cac:	2b50      	cmp	r3, #80	; 0x50
 8004cae:	d873      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b40      	cmp	r3, #64	; 0x40
 8004cb2:	d058      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0x13a>
 8004cb4:	2b40      	cmp	r3, #64	; 0x40
 8004cb6:	d86f      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b30      	cmp	r3, #48	; 0x30
 8004cba:	d064      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x15a>
 8004cbc:	2b30      	cmp	r3, #48	; 0x30
 8004cbe:	d86b      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b20      	cmp	r3, #32
 8004cc2:	d060      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x15a>
 8004cc4:	2b20      	cmp	r3, #32
 8004cc6:	d867      	bhi.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d05c      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x15a>
 8004ccc:	2b10      	cmp	r3, #16
 8004cce:	d05a      	beq.n	8004d86 <HAL_TIM_ConfigClockSource+0x15a>
 8004cd0:	e062      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6899      	ldr	r1, [r3, #8]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	f000 f974 	bl	8004fce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cf4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	609a      	str	r2, [r3, #8]
      break;
 8004cfe:	e04f      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6818      	ldr	r0, [r3, #0]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	6899      	ldr	r1, [r3, #8]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f000 f95d 	bl	8004fce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	689a      	ldr	r2, [r3, #8]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d22:	609a      	str	r2, [r3, #8]
      break;
 8004d24:	e03c      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	6859      	ldr	r1, [r3, #4]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	461a      	mov	r2, r3
 8004d34:	f000 f8d4 	bl	8004ee0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2150      	movs	r1, #80	; 0x50
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 f92b 	bl	8004f9a <TIM_ITRx_SetConfig>
      break;
 8004d44:	e02c      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	6859      	ldr	r1, [r3, #4]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	461a      	mov	r2, r3
 8004d54:	f000 f8f2 	bl	8004f3c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2160      	movs	r1, #96	; 0x60
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f000 f91b 	bl	8004f9a <TIM_ITRx_SetConfig>
      break;
 8004d64:	e01c      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	6859      	ldr	r1, [r3, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	461a      	mov	r2, r3
 8004d74:	f000 f8b4 	bl	8004ee0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2140      	movs	r1, #64	; 0x40
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f90b 	bl	8004f9a <TIM_ITRx_SetConfig>
      break;
 8004d84:	e00c      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4610      	mov	r0, r2
 8004d92:	f000 f902 	bl	8004f9a <TIM_ITRx_SetConfig>
      break;
 8004d96:	e003      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d9c:	e000      	b.n	8004da0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bc80      	pop	{r7}
 8004dca:	4770      	bx	lr

08004dcc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bc80      	pop	{r7}
 8004ddc:	4770      	bx	lr

08004dde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr
	...

08004e04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a2f      	ldr	r2, [pc, #188]	; (8004ed4 <TIM_Base_SetConfig+0xd0>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d00b      	beq.n	8004e34 <TIM_Base_SetConfig+0x30>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e22:	d007      	beq.n	8004e34 <TIM_Base_SetConfig+0x30>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a2c      	ldr	r2, [pc, #176]	; (8004ed8 <TIM_Base_SetConfig+0xd4>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d003      	beq.n	8004e34 <TIM_Base_SetConfig+0x30>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a2b      	ldr	r2, [pc, #172]	; (8004edc <TIM_Base_SetConfig+0xd8>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d108      	bne.n	8004e46 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a22      	ldr	r2, [pc, #136]	; (8004ed4 <TIM_Base_SetConfig+0xd0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d00b      	beq.n	8004e66 <TIM_Base_SetConfig+0x62>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e54:	d007      	beq.n	8004e66 <TIM_Base_SetConfig+0x62>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a1f      	ldr	r2, [pc, #124]	; (8004ed8 <TIM_Base_SetConfig+0xd4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d003      	beq.n	8004e66 <TIM_Base_SetConfig+0x62>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a1e      	ldr	r2, [pc, #120]	; (8004edc <TIM_Base_SetConfig+0xd8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d108      	bne.n	8004e78 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a0d      	ldr	r2, [pc, #52]	; (8004ed4 <TIM_Base_SetConfig+0xd0>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d103      	bne.n	8004eac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	691a      	ldr	r2, [r3, #16]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	f023 0201 	bic.w	r2, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	611a      	str	r2, [r3, #16]
  }
}
 8004eca:	bf00      	nop
 8004ecc:	3714      	adds	r7, #20
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr
 8004ed4:	40012c00 	.word	0x40012c00
 8004ed8:	40000400 	.word	0x40000400
 8004edc:	40000800 	.word	0x40000800

08004ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	f023 0201 	bic.w	r2, r3, #1
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f023 030a 	bic.w	r3, r3, #10
 8004f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	621a      	str	r2, [r3, #32]
}
 8004f32:	bf00      	nop
 8004f34:	371c      	adds	r7, #28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	f023 0210 	bic.w	r2, r3, #16
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	031b      	lsls	r3, r3, #12
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	621a      	str	r2, [r3, #32]
}
 8004f90:	bf00      	nop
 8004f92:	371c      	adds	r7, #28
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bc80      	pop	{r7}
 8004f98:	4770      	bx	lr

08004f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fb2:	683a      	ldr	r2, [r7, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f043 0307 	orr.w	r3, r3, #7
 8004fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	609a      	str	r2, [r3, #8]
}
 8004fc4:	bf00      	nop
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr

08004fce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b087      	sub	sp, #28
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
 8004fda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	021a      	lsls	r2, r3, #8
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	609a      	str	r2, [r3, #8]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800501c:	2b01      	cmp	r3, #1
 800501e:	d101      	bne.n	8005024 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005020:	2302      	movs	r3, #2
 8005022:	e046      	b.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800504a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a16      	ldr	r2, [pc, #88]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d00e      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005070:	d009      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a12      	ldr	r2, [pc, #72]	; (80050c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d004      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a10      	ldr	r2, [pc, #64]	; (80050c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d10c      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800508c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr
 80050bc:	40012c00 	.word	0x40012c00
 80050c0:	40000400 	.word	0x40000400
 80050c4:	40000800 	.word	0x40000800

080050c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr

080050da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050da:	b480      	push	{r7}
 80050dc:	b083      	sub	sp, #12
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050e2:	bf00      	nop
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bc80      	pop	{r7}
 80050ea:	4770      	bx	lr

080050ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d101      	bne.n	80050fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e042      	b.n	8005184 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc f966 	bl	80013e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	; 0x24
 800511c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68da      	ldr	r2, [r3, #12]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800512e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fdb7 	bl	8005ca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005144:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695a      	ldr	r2, [r3, #20]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005154:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005164:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b08a      	sub	sp, #40	; 0x28
 8005190:	af02      	add	r7, sp, #8
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	4613      	mov	r3, r2
 800519a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b20      	cmp	r3, #32
 80051aa:	d175      	bne.n	8005298 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_UART_Transmit+0x2c>
 80051b2:	88fb      	ldrh	r3, [r7, #6]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e06e      	b.n	800529a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2221      	movs	r2, #33	; 0x21
 80051c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051ca:	f7fc fb8b 	bl	80018e4 <HAL_GetTick>
 80051ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	88fa      	ldrh	r2, [r7, #6]
 80051d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051e4:	d108      	bne.n	80051f8 <HAL_UART_Transmit+0x6c>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d104      	bne.n	80051f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	61bb      	str	r3, [r7, #24]
 80051f6:	e003      	b.n	8005200 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051fc:	2300      	movs	r3, #0
 80051fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005200:	e02e      	b.n	8005260 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2200      	movs	r2, #0
 800520a:	2180      	movs	r1, #128	; 0x80
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 fb1c 	bl	800584a <UART_WaitOnFlagUntilTimeout>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e03a      	b.n	800529a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10b      	bne.n	8005242 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	881b      	ldrh	r3, [r3, #0]
 800522e:	461a      	mov	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005238:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	3302      	adds	r3, #2
 800523e:	61bb      	str	r3, [r7, #24]
 8005240:	e007      	b.n	8005252 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	781a      	ldrb	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	3301      	adds	r3, #1
 8005250:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005256:	b29b      	uxth	r3, r3
 8005258:	3b01      	subs	r3, #1
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1cb      	bne.n	8005202 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2200      	movs	r2, #0
 8005272:	2140      	movs	r1, #64	; 0x40
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fae8 	bl	800584a <UART_WaitOnFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d005      	beq.n	800528c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e006      	b.n	800529a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	e000      	b.n	800529a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005298:	2302      	movs	r3, #2
  }
}
 800529a:	4618      	mov	r0, r3
 800529c:	3720      	adds	r7, #32
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	60f8      	str	r0, [r7, #12]
 80052aa:	60b9      	str	r1, [r7, #8]
 80052ac:	4613      	mov	r3, r2
 80052ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b20      	cmp	r3, #32
 80052ba:	d112      	bne.n	80052e2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d002      	beq.n	80052c8 <HAL_UART_Receive_IT+0x26>
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e00b      	b.n	80052e4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052d2:	88fb      	ldrh	r3, [r7, #6]
 80052d4:	461a      	mov	r2, r3
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 fb0f 	bl	80058fc <UART_Start_Receive_IT>
 80052de:	4603      	mov	r3, r0
 80052e0:	e000      	b.n	80052e4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b0ba      	sub	sp, #232	; 0xe8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005312:	2300      	movs	r3, #0
 8005314:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005318:	2300      	movs	r3, #0
 800531a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800531e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800532a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10f      	bne.n	8005352 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <HAL_UART_IRQHandler+0x66>
 800533e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005342:	f003 0320 	and.w	r3, r3, #32
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 fbec 	bl	8005b28 <UART_Receive_IT>
      return;
 8005350:	e25b      	b.n	800580a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005352:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 80de 	beq.w	8005518 <HAL_UART_IRQHandler+0x22c>
 800535c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d106      	bne.n	8005376 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800536c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005370:	2b00      	cmp	r3, #0
 8005372:	f000 80d1 	beq.w	8005518 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00b      	beq.n	800539a <HAL_UART_IRQHandler+0xae>
 8005382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538a:	2b00      	cmp	r3, #0
 800538c:	d005      	beq.n	800539a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005392:	f043 0201 	orr.w	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800539a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00b      	beq.n	80053be <HAL_UART_IRQHandler+0xd2>
 80053a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d005      	beq.n	80053be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b6:	f043 0202 	orr.w	r2, r3, #2
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <HAL_UART_IRQHandler+0xf6>
 80053ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d005      	beq.n	80053e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053da:	f043 0204 	orr.w	r2, r3, #4
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e6:	f003 0308 	and.w	r3, r3, #8
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d011      	beq.n	8005412 <HAL_UART_IRQHandler+0x126>
 80053ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053f2:	f003 0320 	and.w	r3, r3, #32
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d105      	bne.n	8005406 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540a:	f043 0208 	orr.w	r2, r3, #8
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 81f2 	beq.w	8005800 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800541c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005420:	f003 0320 	and.w	r3, r3, #32
 8005424:	2b00      	cmp	r3, #0
 8005426:	d008      	beq.n	800543a <HAL_UART_IRQHandler+0x14e>
 8005428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 fb77 	bl	8005b28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	bf14      	ite	ne
 8005448:	2301      	movne	r3, #1
 800544a:	2300      	moveq	r3, #0
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d103      	bne.n	8005466 <HAL_UART_IRQHandler+0x17a>
 800545e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d04f      	beq.n	8005506 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fa81 	bl	800596e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d041      	beq.n	80054fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3314      	adds	r3, #20
 8005480:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005488:	e853 3f00 	ldrex	r3, [r3]
 800548c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005490:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005494:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005498:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3314      	adds	r3, #20
 80054a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054b6:	e841 2300 	strex	r3, r2, [r1]
 80054ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1d9      	bne.n	800547a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d013      	beq.n	80054f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d2:	4a7e      	ldr	r2, [pc, #504]	; (80056cc <HAL_UART_IRQHandler+0x3e0>)
 80054d4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054da:	4618      	mov	r0, r3
 80054dc:	f7fc ffa2 	bl	8002424 <HAL_DMA_Abort_IT>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d016      	beq.n	8005514 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054f0:	4610      	mov	r0, r2
 80054f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f4:	e00e      	b.n	8005514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f993 	bl	8005822 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054fc:	e00a      	b.n	8005514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f98f 	bl	8005822 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005504:	e006      	b.n	8005514 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f98b 	bl	8005822 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005512:	e175      	b.n	8005800 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	bf00      	nop
    return;
 8005516:	e173      	b.n	8005800 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551c:	2b01      	cmp	r3, #1
 800551e:	f040 814f 	bne.w	80057c0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005526:	f003 0310 	and.w	r3, r3, #16
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 8148 	beq.w	80057c0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005534:	f003 0310 	and.w	r3, r3, #16
 8005538:	2b00      	cmp	r3, #0
 800553a:	f000 8141 	beq.w	80057c0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	60bb      	str	r3, [r7, #8]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	60bb      	str	r3, [r7, #8]
 8005552:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555e:	2b00      	cmp	r3, #0
 8005560:	f000 80b6 	beq.w	80056d0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005570:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 8145 	beq.w	8005804 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800557e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005582:	429a      	cmp	r2, r3
 8005584:	f080 813e 	bcs.w	8005804 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800558e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	2b20      	cmp	r3, #32
 8005598:	f000 8088 	beq.w	80056ac <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	330c      	adds	r3, #12
 80055c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055c8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1d9      	bne.n	800559c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3314      	adds	r3, #20
 80055ee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	3314      	adds	r3, #20
 8005608:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800560c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005610:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005612:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005614:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800561e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e1      	bne.n	80055e8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3314      	adds	r3, #20
 800562a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800562e:	e853 3f00 	ldrex	r3, [r3]
 8005632:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005634:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800563a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3314      	adds	r3, #20
 8005644:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005648:	66fa      	str	r2, [r7, #108]	; 0x6c
 800564a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800564e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005650:	e841 2300 	strex	r3, r2, [r1]
 8005654:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005656:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1e3      	bne.n	8005624 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800567a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800567c:	f023 0310 	bic.w	r3, r3, #16
 8005680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800568e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005690:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800569c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e3      	bne.n	800566a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7fc fe81 	bl	80023ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	b29b      	uxth	r3, r3
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f8b6 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056c8:	e09c      	b.n	8005804 <HAL_UART_IRQHandler+0x518>
 80056ca:	bf00      	nop
 80056cc:	08005a33 	.word	0x08005a33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056d8:	b29b      	uxth	r3, r3
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f000 808e 	beq.w	8005808 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 8089 	beq.w	8005808 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	330c      	adds	r3, #12
 80056fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005700:	e853 3f00 	ldrex	r3, [r3]
 8005704:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005708:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800570c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	330c      	adds	r3, #12
 8005716:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800571a:	647a      	str	r2, [r7, #68]	; 0x44
 800571c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005720:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005722:	e841 2300 	strex	r3, r2, [r1]
 8005726:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1e3      	bne.n	80056f6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3314      	adds	r3, #20
 8005734:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005738:	e853 3f00 	ldrex	r3, [r3]
 800573c:	623b      	str	r3, [r7, #32]
   return(result);
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	f023 0301 	bic.w	r3, r3, #1
 8005744:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3314      	adds	r3, #20
 800574e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005752:	633a      	str	r2, [r7, #48]	; 0x30
 8005754:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1e3      	bne.n	800572e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2220      	movs	r2, #32
 800576a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	330c      	adds	r3, #12
 800577a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	e853 3f00 	ldrex	r3, [r3]
 8005782:	60fb      	str	r3, [r7, #12]
   return(result);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0310 	bic.w	r3, r3, #16
 800578a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005798:	61fa      	str	r2, [r7, #28]
 800579a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	69b9      	ldr	r1, [r7, #24]
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	617b      	str	r3, [r7, #20]
   return(result);
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e3      	bne.n	8005774 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057b6:	4619      	mov	r1, r3
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f83b 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057be:	e023      	b.n	8005808 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d009      	beq.n	80057e0 <HAL_UART_IRQHandler+0x4f4>
 80057cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 f93e 	bl	8005a5a <UART_Transmit_IT>
    return;
 80057de:	e014      	b.n	800580a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00e      	beq.n	800580a <HAL_UART_IRQHandler+0x51e>
 80057ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f97d 	bl	8005af8 <UART_EndTransmit_IT>
    return;
 80057fe:	e004      	b.n	800580a <HAL_UART_IRQHandler+0x51e>
    return;
 8005800:	bf00      	nop
 8005802:	e002      	b.n	800580a <HAL_UART_IRQHandler+0x51e>
      return;
 8005804:	bf00      	nop
 8005806:	e000      	b.n	800580a <HAL_UART_IRQHandler+0x51e>
      return;
 8005808:	bf00      	nop
  }
}
 800580a:	37e8      	adds	r7, #232	; 0xe8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	bc80      	pop	{r7}
 8005820:	4770      	bx	lr

08005822 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800582a:	bf00      	nop
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	bc80      	pop	{r7}
 8005832:	4770      	bx	lr

08005834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	460b      	mov	r3, r1
 800583e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	bc80      	pop	{r7}
 8005848:	4770      	bx	lr

0800584a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800584a:	b580      	push	{r7, lr}
 800584c:	b086      	sub	sp, #24
 800584e:	af00      	add	r7, sp, #0
 8005850:	60f8      	str	r0, [r7, #12]
 8005852:	60b9      	str	r1, [r7, #8]
 8005854:	603b      	str	r3, [r7, #0]
 8005856:	4613      	mov	r3, r2
 8005858:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800585a:	e03b      	b.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005862:	d037      	beq.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005864:	f7fc f83e 	bl	80018e4 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	6a3a      	ldr	r2, [r7, #32]
 8005870:	429a      	cmp	r2, r3
 8005872:	d302      	bcc.n	800587a <UART_WaitOnFlagUntilTimeout+0x30>
 8005874:	6a3b      	ldr	r3, [r7, #32]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e03a      	b.n	80058f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	2b00      	cmp	r3, #0
 800588a:	d023      	beq.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b80      	cmp	r3, #128	; 0x80
 8005890:	d020      	beq.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	2b40      	cmp	r3, #64	; 0x40
 8005896:	d01d      	beq.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	d116      	bne.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058a6:	2300      	movs	r3, #0
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	617b      	str	r3, [r7, #20]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f856 	bl	800596e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2208      	movs	r2, #8
 80058c6:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e00f      	b.n	80058f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	4013      	ands	r3, r2
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	bf0c      	ite	eq
 80058e4:	2301      	moveq	r3, #1
 80058e6:	2300      	movne	r3, #0
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	461a      	mov	r2, r3
 80058ec:	79fb      	ldrb	r3, [r7, #7]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d0b4      	beq.n	800585c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	4613      	mov	r3, r2
 8005908:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	88fa      	ldrh	r2, [r7, #6]
 8005914:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	88fa      	ldrh	r2, [r7, #6]
 800591a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2222      	movs	r2, #34	; 0x22
 8005926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d007      	beq.n	8005942 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005940:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	695a      	ldr	r2, [r3, #20]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f042 0201 	orr.w	r2, r2, #1
 8005950:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68da      	ldr	r2, [r3, #12]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f042 0220 	orr.w	r2, r2, #32
 8005960:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	3714      	adds	r7, #20
 8005968:	46bd      	mov	sp, r7
 800596a:	bc80      	pop	{r7}
 800596c:	4770      	bx	lr

0800596e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800596e:	b480      	push	{r7}
 8005970:	b095      	sub	sp, #84	; 0x54
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	330c      	adds	r3, #12
 800597c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005988:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800598c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	330c      	adds	r3, #12
 8005994:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005996:	643a      	str	r2, [r7, #64]	; 0x40
 8005998:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800599c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3314      	adds	r3, #20
 80059b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	f023 0301 	bic.w	r3, r3, #1
 80059c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3314      	adds	r3, #20
 80059c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e5      	bne.n	80059aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d119      	bne.n	8005a1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	330c      	adds	r3, #12
 80059ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f023 0310 	bic.w	r3, r3, #16
 80059fc:	647b      	str	r3, [r7, #68]	; 0x44
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a06:	61ba      	str	r2, [r7, #24]
 8005a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	6979      	ldr	r1, [r7, #20]
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	613b      	str	r3, [r7, #16]
   return(result);
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e5      	bne.n	80059e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a28:	bf00      	nop
 8005a2a:	3754      	adds	r7, #84	; 0x54
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bc80      	pop	{r7}
 8005a30:	4770      	bx	lr

08005a32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b084      	sub	sp, #16
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f7ff fee8 	bl	8005822 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a52:	bf00      	nop
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b085      	sub	sp, #20
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b21      	cmp	r3, #33	; 0x21
 8005a6c:	d13e      	bne.n	8005aec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a76:	d114      	bne.n	8005aa2 <UART_Transmit_IT+0x48>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d110      	bne.n	8005aa2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	881b      	ldrh	r3, [r3, #0]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	1c9a      	adds	r2, r3, #2
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	621a      	str	r2, [r3, #32]
 8005aa0:	e008      	b.n	8005ab4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	1c59      	adds	r1, r3, #1
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6211      	str	r1, [r2, #32]
 8005aac:	781a      	ldrb	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	3b01      	subs	r3, #1
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10f      	bne.n	8005ae8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ad6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ae6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	e000      	b.n	8005aee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005aec:	2302      	movs	r3, #2
  }
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bc80      	pop	{r7}
 8005af6:	4770      	bx	lr

08005af8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2220      	movs	r2, #32
 8005b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f7ff fe79 	bl	8005810 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3708      	adds	r7, #8
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b08c      	sub	sp, #48	; 0x30
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b22      	cmp	r3, #34	; 0x22
 8005b3a:	f040 80ae 	bne.w	8005c9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b46:	d117      	bne.n	8005b78 <UART_Receive_IT+0x50>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d113      	bne.n	8005b78 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b58:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b70:	1c9a      	adds	r2, r3, #2
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	629a      	str	r2, [r3, #40]	; 0x28
 8005b76:	e026      	b.n	8005bc6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b8a:	d007      	beq.n	8005b9c <UART_Receive_IT+0x74>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d10a      	bne.n	8005baa <UART_Receive_IT+0x82>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d106      	bne.n	8005baa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba6:	701a      	strb	r2, [r3, #0]
 8005ba8:	e008      	b.n	8005bbc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d15d      	bne.n	8005c96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0220 	bic.w	r2, r2, #32
 8005be8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bf8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0201 	bic.w	r2, r2, #1
 8005c08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2220      	movs	r2, #32
 8005c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d135      	bne.n	8005c8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	330c      	adds	r3, #12
 8005c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	e853 3f00 	ldrex	r3, [r3]
 8005c34:	613b      	str	r3, [r7, #16]
   return(result);
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f023 0310 	bic.w	r3, r3, #16
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	330c      	adds	r3, #12
 8005c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c46:	623a      	str	r2, [r7, #32]
 8005c48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4a:	69f9      	ldr	r1, [r7, #28]
 8005c4c:	6a3a      	ldr	r2, [r7, #32]
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1e5      	bne.n	8005c26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d10a      	bne.n	8005c7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c68:	2300      	movs	r3, #0
 8005c6a:	60fb      	str	r3, [r7, #12]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	60fb      	str	r3, [r7, #12]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c82:	4619      	mov	r1, r3
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f7ff fdd5 	bl	8005834 <HAL_UARTEx_RxEventCallback>
 8005c8a:	e002      	b.n	8005c92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f7fb fd37 	bl	8001700 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c92:	2300      	movs	r3, #0
 8005c94:	e002      	b.n	8005c9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	e000      	b.n	8005c9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c9a:	2302      	movs	r3, #2
  }
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3730      	adds	r7, #48	; 0x30
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005cde:	f023 030c 	bic.w	r3, r3, #12
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6812      	ldr	r2, [r2, #0]
 8005ce6:	68b9      	ldr	r1, [r7, #8]
 8005ce8:	430b      	orrs	r3, r1
 8005cea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2c      	ldr	r2, [pc, #176]	; (8005db8 <UART_SetConfig+0x114>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d103      	bne.n	8005d14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d0c:	f7fe f9ae 	bl	800406c <HAL_RCC_GetPCLK2Freq>
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	e002      	b.n	8005d1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d14:	f7fe f996 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 8005d18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009a      	lsls	r2, r3, #2
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d30:	4a22      	ldr	r2, [pc, #136]	; (8005dbc <UART_SetConfig+0x118>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	095b      	lsrs	r3, r3, #5
 8005d38:	0119      	lsls	r1, r3, #4
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	009a      	lsls	r2, r3, #2
 8005d44:	441a      	add	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d50:	4b1a      	ldr	r3, [pc, #104]	; (8005dbc <UART_SetConfig+0x118>)
 8005d52:	fba3 0302 	umull	r0, r3, r3, r2
 8005d56:	095b      	lsrs	r3, r3, #5
 8005d58:	2064      	movs	r0, #100	; 0x64
 8005d5a:	fb00 f303 	mul.w	r3, r0, r3
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	3332      	adds	r3, #50	; 0x32
 8005d64:	4a15      	ldr	r2, [pc, #84]	; (8005dbc <UART_SetConfig+0x118>)
 8005d66:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d70:	4419      	add	r1, r3
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4613      	mov	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4413      	add	r3, r2
 8005d7a:	009a      	lsls	r2, r3, #2
 8005d7c:	441a      	add	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d88:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <UART_SetConfig+0x118>)
 8005d8a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d8e:	095b      	lsrs	r3, r3, #5
 8005d90:	2064      	movs	r0, #100	; 0x64
 8005d92:	fb00 f303 	mul.w	r3, r0, r3
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	3332      	adds	r3, #50	; 0x32
 8005d9c:	4a07      	ldr	r2, [pc, #28]	; (8005dbc <UART_SetConfig+0x118>)
 8005d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	f003 020f 	and.w	r2, r3, #15
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	440a      	add	r2, r1
 8005dae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005db0:	bf00      	nop
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40013800 	.word	0x40013800
 8005dbc:	51eb851f 	.word	0x51eb851f

08005dc0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dd2:	2b84      	cmp	r3, #132	; 0x84
 8005dd4:	d005      	beq.n	8005de2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005dd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4413      	add	r3, r2
 8005dde:	3303      	adds	r3, #3
 8005de0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005de2:	68fb      	ldr	r3, [r7, #12]
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3714      	adds	r7, #20
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bc80      	pop	{r7}
 8005dec:	4770      	bx	lr

08005dee <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005df4:	f3ef 8305 	mrs	r3, IPSR
 8005df8:	607b      	str	r3, [r7, #4]
  return(result);
 8005dfa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bf14      	ite	ne
 8005e00:	2301      	movne	r3, #1
 8005e02:	2300      	moveq	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr

08005e10 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005e14:	f001 f964 	bl	80070e0 <vTaskStartScheduler>
  
  return osOK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005e22:	f7ff ffe4 	bl	8005dee <inHandlerMode>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d003      	beq.n	8005e34 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005e2c:	f001 fa7a 	bl	8007324 <xTaskGetTickCountFromISR>
 8005e30:	4603      	mov	r3, r0
 8005e32:	e002      	b.n	8005e3a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005e34:	f001 fa68 	bl	8007308 <xTaskGetTickCount>
 8005e38:	4603      	mov	r3, r0
  }
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e40:	b089      	sub	sp, #36	; 0x24
 8005e42:	af04      	add	r7, sp, #16
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d020      	beq.n	8005e92 <osThreadCreate+0x54>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01c      	beq.n	8005e92 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685c      	ldr	r4, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681d      	ldr	r5, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	691e      	ldr	r6, [r3, #16]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7ff ffa8 	bl	8005dc0 <makeFreeRtosPriority>
 8005e70:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e7a:	9202      	str	r2, [sp, #8]
 8005e7c:	9301      	str	r3, [sp, #4]
 8005e7e:	9100      	str	r1, [sp, #0]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	4632      	mov	r2, r6
 8005e84:	4629      	mov	r1, r5
 8005e86:	4620      	mov	r0, r4
 8005e88:	f000 ff4b 	bl	8006d22 <xTaskCreateStatic>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	e01c      	b.n	8005ecc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685c      	ldr	r4, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e9e:	b29e      	uxth	r6, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7ff ff8a 	bl	8005dc0 <makeFreeRtosPriority>
 8005eac:	4602      	mov	r2, r0
 8005eae:	f107 030c 	add.w	r3, r7, #12
 8005eb2:	9301      	str	r3, [sp, #4]
 8005eb4:	9200      	str	r2, [sp, #0]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	4632      	mov	r2, r6
 8005eba:	4629      	mov	r1, r5
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 ff8d 	bl	8006ddc <xTaskCreate>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d001      	beq.n	8005ecc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	e000      	b.n	8005ece <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3714      	adds	r7, #20
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ed6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b084      	sub	sp, #16
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <osDelay+0x16>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	e000      	b.n	8005eee <osDelay+0x18>
 8005eec:	2301      	movs	r3, #1
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f001 f8c2 	bl	8007078 <vTaskDelay>
  
  return osOK;
 8005ef4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d007      	beq.n	8005f1e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	4619      	mov	r1, r3
 8005f14:	2001      	movs	r0, #1
 8005f16:	f000 faaa 	bl	800646e <xQueueCreateMutexStatic>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	e003      	b.n	8005f26 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005f1e:	2001      	movs	r0, #1
 8005f20:	f000 fa8d 	bl	800643e <xQueueCreateMutex>
 8005f24:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <osMutexWait+0x18>
    return osErrorParameter;
 8005f44:	2380      	movs	r3, #128	; 0x80
 8005f46:	e03a      	b.n	8005fbe <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f52:	d103      	bne.n	8005f5c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005f54:	f04f 33ff 	mov.w	r3, #4294967295
 8005f58:	60fb      	str	r3, [r7, #12]
 8005f5a:	e009      	b.n	8005f70 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d006      	beq.n	8005f70 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <osMutexWait+0x40>
      ticks = 1;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005f70:	f7ff ff3d 	bl	8005dee <inHandlerMode>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d017      	beq.n	8005faa <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005f7a:	f107 0308 	add.w	r3, r7, #8
 8005f7e:	461a      	mov	r2, r3
 8005f80:	2100      	movs	r1, #0
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fd26 	bl	80069d4 <xQueueReceiveFromISR>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d001      	beq.n	8005f92 <osMutexWait+0x62>
      return osErrorOS;
 8005f8e:	23ff      	movs	r3, #255	; 0xff
 8005f90:	e015      	b.n	8005fbe <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d011      	beq.n	8005fbc <osMutexWait+0x8c>
 8005f98:	4b0b      	ldr	r3, [pc, #44]	; (8005fc8 <osMutexWait+0x98>)
 8005f9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	e008      	b.n	8005fbc <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005faa:	68f9      	ldr	r1, [r7, #12]
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fc05 	bl	80067bc <xQueueSemaphoreTake>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d001      	beq.n	8005fbc <osMutexWait+0x8c>
    return osErrorOS;
 8005fb8:	23ff      	movs	r3, #255	; 0xff
 8005fba:	e000      	b.n	8005fbe <osMutexWait+0x8e>
  }
  
  return osOK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
 8005fc6:	bf00      	nop
 8005fc8:	e000ed04 	.word	0xe000ed04

08005fcc <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005fdc:	f7ff ff07 	bl	8005dee <inHandlerMode>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d016      	beq.n	8006014 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005fe6:	f107 0308 	add.w	r3, r7, #8
 8005fea:	4619      	mov	r1, r3
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fb57 	bl	80066a0 <xQueueGiveFromISR>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d001      	beq.n	8005ffc <osMutexRelease+0x30>
      return osErrorOS;
 8005ff8:	23ff      	movs	r3, #255	; 0xff
 8005ffa:	e017      	b.n	800602c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d013      	beq.n	800602a <osMutexRelease+0x5e>
 8006002:	4b0c      	ldr	r3, [pc, #48]	; (8006034 <osMutexRelease+0x68>)
 8006004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006008:	601a      	str	r2, [r3, #0]
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	e00a      	b.n	800602a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006014:	2300      	movs	r3, #0
 8006016:	2200      	movs	r2, #0
 8006018:	2100      	movs	r1, #0
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fa42 	bl	80064a4 <xQueueGenericSend>
 8006020:	4603      	mov	r3, r0
 8006022:	2b01      	cmp	r3, #1
 8006024:	d001      	beq.n	800602a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8006026:	23ff      	movs	r3, #255	; 0xff
 8006028:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800602a:	68fb      	ldr	r3, [r7, #12]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	e000ed04 	.word	0xe000ed04

08006038 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f103 0208 	add.w	r2, r3, #8
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f04f 32ff 	mov.w	r2, #4294967295
 8006050:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f103 0208 	add.w	r2, r3, #8
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f103 0208 	add.w	r2, r3, #8
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	bc80      	pop	{r7}
 8006074:	4770      	bx	lr

08006076 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006076:	b480      	push	{r7}
 8006078:	b083      	sub	sp, #12
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	bc80      	pop	{r7}
 800608c:	4770      	bx	lr

0800608e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800608e:	b480      	push	{r7}
 8006090:	b085      	sub	sp, #20
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	689a      	ldr	r2, [r3, #8]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	601a      	str	r2, [r3, #0]
}
 80060ca:	bf00      	nop
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bc80      	pop	{r7}
 80060d2:	4770      	bx	lr

080060d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ea:	d103      	bne.n	80060f4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	e00c      	b.n	800610e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3308      	adds	r3, #8
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	e002      	b.n	8006102 <vListInsert+0x2e>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	60fb      	str	r3, [r7, #12]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	429a      	cmp	r2, r3
 800610c:	d2f6      	bcs.n	80060fc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	685a      	ldr	r2, [r3, #4]
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	601a      	str	r2, [r3, #0]
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr

08006144 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	6892      	ldr	r2, [r2, #8]
 800615a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6852      	ldr	r2, [r2, #4]
 8006164:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	429a      	cmp	r2, r3
 800616e:	d103      	bne.n	8006178 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	1e5a      	subs	r2, r3, #1
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3714      	adds	r7, #20
 8006190:	46bd      	mov	sp, r7
 8006192:	bc80      	pop	{r7}
 8006194:	4770      	bx	lr
	...

08006198 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10a      	bne.n	80061c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061be:	bf00      	nop
 80061c0:	e7fe      	b.n	80061c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061c2:	f001 fed3 	bl	8007f6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ce:	68f9      	ldr	r1, [r7, #12]
 80061d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061d2:	fb01 f303 	mul.w	r3, r1, r3
 80061d6:	441a      	add	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f2:	3b01      	subs	r3, #1
 80061f4:	68f9      	ldr	r1, [r7, #12]
 80061f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061f8:	fb01 f303 	mul.w	r3, r1, r3
 80061fc:	441a      	add	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	22ff      	movs	r2, #255	; 0xff
 8006206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	22ff      	movs	r2, #255	; 0xff
 800620e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d114      	bne.n	8006242 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d01a      	beq.n	8006256 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	3310      	adds	r3, #16
 8006224:	4618      	mov	r0, r3
 8006226:	f001 f9cd 	bl	80075c4 <xTaskRemoveFromEventList>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d012      	beq.n	8006256 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006230:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <xQueueGenericReset+0xcc>)
 8006232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	e009      	b.n	8006256 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	3310      	adds	r3, #16
 8006246:	4618      	mov	r0, r3
 8006248:	f7ff fef6 	bl	8006038 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3324      	adds	r3, #36	; 0x24
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff fef1 	bl	8006038 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006256:	f001 feb9 	bl	8007fcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800625a:	2301      	movs	r3, #1
}
 800625c:	4618      	mov	r0, r3
 800625e:	3710      	adds	r7, #16
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}
 8006264:	e000ed04 	.word	0xe000ed04

08006268 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006268:	b580      	push	{r7, lr}
 800626a:	b08e      	sub	sp, #56	; 0x38
 800626c:	af02      	add	r7, sp, #8
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10a      	bne.n	8006292 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800627c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800628e:	bf00      	nop
 8006290:	e7fe      	b.n	8006290 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10a      	bne.n	80062ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80062aa:	bf00      	nop
 80062ac:	e7fe      	b.n	80062ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <xQueueGenericCreateStatic+0x52>
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <xQueueGenericCreateStatic+0x56>
 80062ba:	2301      	movs	r3, #1
 80062bc:	e000      	b.n	80062c0 <xQueueGenericCreateStatic+0x58>
 80062be:	2300      	movs	r3, #0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d10a      	bne.n	80062da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80062c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c8:	f383 8811 	msr	BASEPRI, r3
 80062cc:	f3bf 8f6f 	isb	sy
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	623b      	str	r3, [r7, #32]
}
 80062d6:	bf00      	nop
 80062d8:	e7fe      	b.n	80062d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d102      	bne.n	80062e6 <xQueueGenericCreateStatic+0x7e>
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <xQueueGenericCreateStatic+0x82>
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <xQueueGenericCreateStatic+0x84>
 80062ea:	2300      	movs	r3, #0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10a      	bne.n	8006306 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	61fb      	str	r3, [r7, #28]
}
 8006302:	bf00      	nop
 8006304:	e7fe      	b.n	8006304 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006306:	2348      	movs	r3, #72	; 0x48
 8006308:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	2b48      	cmp	r3, #72	; 0x48
 800630e:	d00a      	beq.n	8006326 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006314:	f383 8811 	msr	BASEPRI, r3
 8006318:	f3bf 8f6f 	isb	sy
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	61bb      	str	r3, [r7, #24]
}
 8006322:	bf00      	nop
 8006324:	e7fe      	b.n	8006324 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006326:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800632c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00d      	beq.n	800634e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800633a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	4613      	mov	r3, r2
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	68b9      	ldr	r1, [r7, #8]
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f000 f83f 	bl	80063cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800634e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006350:	4618      	mov	r0, r3
 8006352:	3730      	adds	r7, #48	; 0x30
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	; 0x28
 800635c:	af02      	add	r7, sp, #8
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	4613      	mov	r3, r2
 8006364:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d10a      	bne.n	8006382 <xQueueGenericCreate+0x2a>
	__asm volatile
 800636c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006370:	f383 8811 	msr	BASEPRI, r3
 8006374:	f3bf 8f6f 	isb	sy
 8006378:	f3bf 8f4f 	dsb	sy
 800637c:	613b      	str	r3, [r7, #16]
}
 800637e:	bf00      	nop
 8006380:	e7fe      	b.n	8006380 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	fb02 f303 	mul.w	r3, r2, r3
 800638a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	3348      	adds	r3, #72	; 0x48
 8006390:	4618      	mov	r0, r3
 8006392:	f001 feeb 	bl	800816c <pvPortMalloc>
 8006396:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d011      	beq.n	80063c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	3348      	adds	r3, #72	; 0x48
 80063a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063b0:	79fa      	ldrb	r2, [r7, #7]
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	9300      	str	r3, [sp, #0]
 80063b6:	4613      	mov	r3, r2
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	68b9      	ldr	r1, [r7, #8]
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 f805 	bl	80063cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063c2:	69bb      	ldr	r3, [r7, #24]
	}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3720      	adds	r7, #32
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d103      	bne.n	80063e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	69ba      	ldr	r2, [r7, #24]
 80063e4:	601a      	str	r2, [r3, #0]
 80063e6:	e002      	b.n	80063ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063fa:	2101      	movs	r1, #1
 80063fc:	69b8      	ldr	r0, [r7, #24]
 80063fe:	f7ff fecb 	bl	8006198 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006402:	bf00      	nop
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800640a:	b580      	push	{r7, lr}
 800640c:	b082      	sub	sp, #8
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d00e      	beq.n	8006436 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800642a:	2300      	movs	r3, #0
 800642c:	2200      	movs	r2, #0
 800642e:	2100      	movs	r1, #0
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f837 	bl	80064a4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006436:	bf00      	nop
 8006438:	3708      	adds	r7, #8
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800643e:	b580      	push	{r7, lr}
 8006440:	b086      	sub	sp, #24
 8006442:	af00      	add	r7, sp, #0
 8006444:	4603      	mov	r3, r0
 8006446:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006448:	2301      	movs	r3, #1
 800644a:	617b      	str	r3, [r7, #20]
 800644c:	2300      	movs	r3, #0
 800644e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006450:	79fb      	ldrb	r3, [r7, #7]
 8006452:	461a      	mov	r2, r3
 8006454:	6939      	ldr	r1, [r7, #16]
 8006456:	6978      	ldr	r0, [r7, #20]
 8006458:	f7ff ff7e 	bl	8006358 <xQueueGenericCreate>
 800645c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f7ff ffd3 	bl	800640a <prvInitialiseMutex>

		return xNewQueue;
 8006464:	68fb      	ldr	r3, [r7, #12]
	}
 8006466:	4618      	mov	r0, r3
 8006468:	3718      	adds	r7, #24
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800646e:	b580      	push	{r7, lr}
 8006470:	b088      	sub	sp, #32
 8006472:	af02      	add	r7, sp, #8
 8006474:	4603      	mov	r3, r0
 8006476:	6039      	str	r1, [r7, #0]
 8006478:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800647a:	2301      	movs	r3, #1
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	2300      	movs	r3, #0
 8006480:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006482:	79fb      	ldrb	r3, [r7, #7]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	2200      	movs	r2, #0
 800648a:	6939      	ldr	r1, [r7, #16]
 800648c:	6978      	ldr	r0, [r7, #20]
 800648e:	f7ff feeb 	bl	8006268 <xQueueGenericCreateStatic>
 8006492:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f7ff ffb8 	bl	800640a <prvInitialiseMutex>

		return xNewQueue;
 800649a:	68fb      	ldr	r3, [r7, #12]
	}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b08e      	sub	sp, #56	; 0x38
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064b2:	2300      	movs	r3, #0
 80064b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d10a      	bne.n	80064d6 <xQueueGenericSend+0x32>
	__asm volatile
 80064c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c4:	f383 8811 	msr	BASEPRI, r3
 80064c8:	f3bf 8f6f 	isb	sy
 80064cc:	f3bf 8f4f 	dsb	sy
 80064d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80064d2:	bf00      	nop
 80064d4:	e7fe      	b.n	80064d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d103      	bne.n	80064e4 <xQueueGenericSend+0x40>
 80064dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d101      	bne.n	80064e8 <xQueueGenericSend+0x44>
 80064e4:	2301      	movs	r3, #1
 80064e6:	e000      	b.n	80064ea <xQueueGenericSend+0x46>
 80064e8:	2300      	movs	r3, #0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10a      	bne.n	8006504 <xQueueGenericSend+0x60>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006500:	bf00      	nop
 8006502:	e7fe      	b.n	8006502 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2b02      	cmp	r3, #2
 8006508:	d103      	bne.n	8006512 <xQueueGenericSend+0x6e>
 800650a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800650e:	2b01      	cmp	r3, #1
 8006510:	d101      	bne.n	8006516 <xQueueGenericSend+0x72>
 8006512:	2301      	movs	r3, #1
 8006514:	e000      	b.n	8006518 <xQueueGenericSend+0x74>
 8006516:	2300      	movs	r3, #0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10a      	bne.n	8006532 <xQueueGenericSend+0x8e>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	623b      	str	r3, [r7, #32]
}
 800652e:	bf00      	nop
 8006530:	e7fe      	b.n	8006530 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006532:	f001 fa07 	bl	8007944 <xTaskGetSchedulerState>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d102      	bne.n	8006542 <xQueueGenericSend+0x9e>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <xQueueGenericSend+0xa2>
 8006542:	2301      	movs	r3, #1
 8006544:	e000      	b.n	8006548 <xQueueGenericSend+0xa4>
 8006546:	2300      	movs	r3, #0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <xQueueGenericSend+0xbe>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	61fb      	str	r3, [r7, #28]
}
 800655e:	bf00      	nop
 8006560:	e7fe      	b.n	8006560 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006562:	f001 fd03 	bl	8007f6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006568:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800656a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656e:	429a      	cmp	r2, r3
 8006570:	d302      	bcc.n	8006578 <xQueueGenericSend+0xd4>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b02      	cmp	r3, #2
 8006576:	d129      	bne.n	80065cc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006578:	683a      	ldr	r2, [r7, #0]
 800657a:	68b9      	ldr	r1, [r7, #8]
 800657c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800657e:	f000 fac0 	bl	8006b02 <prvCopyDataToQueue>
 8006582:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006588:	2b00      	cmp	r3, #0
 800658a:	d010      	beq.n	80065ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800658c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800658e:	3324      	adds	r3, #36	; 0x24
 8006590:	4618      	mov	r0, r3
 8006592:	f001 f817 	bl	80075c4 <xTaskRemoveFromEventList>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d013      	beq.n	80065c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800659c:	4b3f      	ldr	r3, [pc, #252]	; (800669c <xQueueGenericSend+0x1f8>)
 800659e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	f3bf 8f4f 	dsb	sy
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	e00a      	b.n	80065c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d007      	beq.n	80065c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80065b4:	4b39      	ldr	r3, [pc, #228]	; (800669c <xQueueGenericSend+0x1f8>)
 80065b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065c4:	f001 fd02 	bl	8007fcc <vPortExitCritical>
				return pdPASS;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e063      	b.n	8006694 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d103      	bne.n	80065da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065d2:	f001 fcfb 	bl	8007fcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	e05c      	b.n	8006694 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d106      	bne.n	80065ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065e0:	f107 0314 	add.w	r3, r7, #20
 80065e4:	4618      	mov	r0, r3
 80065e6:	f001 f84f 	bl	8007688 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065ea:	2301      	movs	r3, #1
 80065ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065ee:	f001 fced 	bl	8007fcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065f2:	f000 fddf 	bl	80071b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065f6:	f001 fcb9 	bl	8007f6c <vPortEnterCritical>
 80065fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006600:	b25b      	sxtb	r3, r3
 8006602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006606:	d103      	bne.n	8006610 <xQueueGenericSend+0x16c>
 8006608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660a:	2200      	movs	r2, #0
 800660c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006612:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006616:	b25b      	sxtb	r3, r3
 8006618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661c:	d103      	bne.n	8006626 <xQueueGenericSend+0x182>
 800661e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006626:	f001 fcd1 	bl	8007fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800662a:	1d3a      	adds	r2, r7, #4
 800662c:	f107 0314 	add.w	r3, r7, #20
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f001 f83e 	bl	80076b4 <xTaskCheckForTimeOut>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d124      	bne.n	8006688 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800663e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006640:	f000 fb57 	bl	8006cf2 <prvIsQueueFull>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d018      	beq.n	800667c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664c:	3310      	adds	r3, #16
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	4611      	mov	r1, r2
 8006652:	4618      	mov	r0, r3
 8006654:	f000 ff92 	bl	800757c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006658:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800665a:	f000 fae2 	bl	8006c22 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800665e:	f000 fdb7 	bl	80071d0 <xTaskResumeAll>
 8006662:	4603      	mov	r3, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	f47f af7c 	bne.w	8006562 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800666a:	4b0c      	ldr	r3, [pc, #48]	; (800669c <xQueueGenericSend+0x1f8>)
 800666c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	f3bf 8f4f 	dsb	sy
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	e772      	b.n	8006562 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800667c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800667e:	f000 fad0 	bl	8006c22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006682:	f000 fda5 	bl	80071d0 <xTaskResumeAll>
 8006686:	e76c      	b.n	8006562 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006688:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800668a:	f000 faca 	bl	8006c22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800668e:	f000 fd9f 	bl	80071d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006692:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006694:	4618      	mov	r0, r3
 8006696:	3738      	adds	r7, #56	; 0x38
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	e000ed04 	.word	0xe000ed04

080066a0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b08e      	sub	sp, #56	; 0x38
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10a      	bne.n	80066ca <xQueueGiveFromISR+0x2a>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	623b      	str	r3, [r7, #32]
}
 80066c6:	bf00      	nop
 80066c8:	e7fe      	b.n	80066c8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80066ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <xQueueGiveFromISR+0x48>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	61fb      	str	r3, [r7, #28]
}
 80066e4:	bf00      	nop
 80066e6:	e7fe      	b.n	80066e6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80066e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d103      	bne.n	80066f8 <xQueueGiveFromISR+0x58>
 80066f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <xQueueGiveFromISR+0x5c>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e000      	b.n	80066fe <xQueueGiveFromISR+0x5e>
 80066fc:	2300      	movs	r3, #0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	61bb      	str	r3, [r7, #24]
}
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006718:	f001 fcea 	bl	80080f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800671c:	f3ef 8211 	mrs	r2, BASEPRI
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	617a      	str	r2, [r7, #20]
 8006732:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006734:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006736:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800673e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006744:	429a      	cmp	r2, r3
 8006746:	d22b      	bcs.n	80067a0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800674e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006754:	1c5a      	adds	r2, r3, #1
 8006756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006758:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800675a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800675e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006762:	d112      	bne.n	800678a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006768:	2b00      	cmp	r3, #0
 800676a:	d016      	beq.n	800679a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800676c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676e:	3324      	adds	r3, #36	; 0x24
 8006770:	4618      	mov	r0, r3
 8006772:	f000 ff27 	bl	80075c4 <xTaskRemoveFromEventList>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00e      	beq.n	800679a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00b      	beq.n	800679a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2201      	movs	r2, #1
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	e007      	b.n	800679a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800678a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800678e:	3301      	adds	r3, #1
 8006790:	b2db      	uxtb	r3, r3
 8006792:	b25a      	sxtb	r2, r3
 8006794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006796:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800679a:	2301      	movs	r3, #1
 800679c:	637b      	str	r3, [r7, #52]	; 0x34
 800679e:	e001      	b.n	80067a4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067a0:	2300      	movs	r3, #0
 80067a2:	637b      	str	r3, [r7, #52]	; 0x34
 80067a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80067ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3738      	adds	r7, #56	; 0x38
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
	...

080067bc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b08e      	sub	sp, #56	; 0x38
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80067c6:	2300      	movs	r3, #0
 80067c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80067ce:	2300      	movs	r3, #0
 80067d0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10a      	bne.n	80067ee <xQueueSemaphoreTake+0x32>
	__asm volatile
 80067d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	623b      	str	r3, [r7, #32]
}
 80067ea:	bf00      	nop
 80067ec:	e7fe      	b.n	80067ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80067ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <xQueueSemaphoreTake+0x50>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	61fb      	str	r3, [r7, #28]
}
 8006808:	bf00      	nop
 800680a:	e7fe      	b.n	800680a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800680c:	f001 f89a 	bl	8007944 <xTaskGetSchedulerState>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d102      	bne.n	800681c <xQueueSemaphoreTake+0x60>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <xQueueSemaphoreTake+0x64>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <xQueueSemaphoreTake+0x66>
 8006820:	2300      	movs	r3, #0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10a      	bne.n	800683c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	61bb      	str	r3, [r7, #24]
}
 8006838:	bf00      	nop
 800683a:	e7fe      	b.n	800683a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800683c:	f001 fb96 	bl	8007f6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006844:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006848:	2b00      	cmp	r3, #0
 800684a:	d024      	beq.n	8006896 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800684c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684e:	1e5a      	subs	r2, r3, #1
 8006850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006852:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d104      	bne.n	8006866 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800685c:	f001 fa1a 	bl	8007c94 <pvTaskIncrementMutexHeldCount>
 8006860:	4602      	mov	r2, r0
 8006862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006864:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00f      	beq.n	800688e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800686e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006870:	3310      	adds	r3, #16
 8006872:	4618      	mov	r0, r3
 8006874:	f000 fea6 	bl	80075c4 <xTaskRemoveFromEventList>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d007      	beq.n	800688e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800687e:	4b54      	ldr	r3, [pc, #336]	; (80069d0 <xQueueSemaphoreTake+0x214>)
 8006880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	f3bf 8f4f 	dsb	sy
 800688a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800688e:	f001 fb9d 	bl	8007fcc <vPortExitCritical>
				return pdPASS;
 8006892:	2301      	movs	r3, #1
 8006894:	e097      	b.n	80069c6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d111      	bne.n	80068c0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800689c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00a      	beq.n	80068b8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	617b      	str	r3, [r7, #20]
}
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80068b8:	f001 fb88 	bl	8007fcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068bc:	2300      	movs	r3, #0
 80068be:	e082      	b.n	80069c6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d106      	bne.n	80068d4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068c6:	f107 030c 	add.w	r3, r7, #12
 80068ca:	4618      	mov	r0, r3
 80068cc:	f000 fedc 	bl	8007688 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068d0:	2301      	movs	r3, #1
 80068d2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068d4:	f001 fb7a 	bl	8007fcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068d8:	f000 fc6c 	bl	80071b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068dc:	f001 fb46 	bl	8007f6c <vPortEnterCritical>
 80068e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068e6:	b25b      	sxtb	r3, r3
 80068e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ec:	d103      	bne.n	80068f6 <xQueueSemaphoreTake+0x13a>
 80068ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068fc:	b25b      	sxtb	r3, r3
 80068fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006902:	d103      	bne.n	800690c <xQueueSemaphoreTake+0x150>
 8006904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006906:	2200      	movs	r2, #0
 8006908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800690c:	f001 fb5e 	bl	8007fcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006910:	463a      	mov	r2, r7
 8006912:	f107 030c 	add.w	r3, r7, #12
 8006916:	4611      	mov	r1, r2
 8006918:	4618      	mov	r0, r3
 800691a:	f000 fecb 	bl	80076b4 <xTaskCheckForTimeOut>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	d132      	bne.n	800698a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006924:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006926:	f000 f9ce 	bl	8006cc6 <prvIsQueueEmpty>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d026      	beq.n	800697e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d109      	bne.n	800694c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006938:	f001 fb18 	bl	8007f6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800693c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	4618      	mov	r0, r3
 8006942:	f001 f81d 	bl	8007980 <xTaskPriorityInherit>
 8006946:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006948:	f001 fb40 	bl	8007fcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800694c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694e:	3324      	adds	r3, #36	; 0x24
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	4611      	mov	r1, r2
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fe11 	bl	800757c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800695a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800695c:	f000 f961 	bl	8006c22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006960:	f000 fc36 	bl	80071d0 <xTaskResumeAll>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	f47f af68 	bne.w	800683c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800696c:	4b18      	ldr	r3, [pc, #96]	; (80069d0 <xQueueSemaphoreTake+0x214>)
 800696e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	e75e      	b.n	800683c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800697e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006980:	f000 f94f 	bl	8006c22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006984:	f000 fc24 	bl	80071d0 <xTaskResumeAll>
 8006988:	e758      	b.n	800683c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800698a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800698c:	f000 f949 	bl	8006c22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006990:	f000 fc1e 	bl	80071d0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006994:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006996:	f000 f996 	bl	8006cc6 <prvIsQueueEmpty>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	f43f af4d 	beq.w	800683c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00d      	beq.n	80069c4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80069a8:	f001 fae0 	bl	8007f6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80069ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069ae:	f000 f891 	bl	8006ad4 <prvGetDisinheritPriorityAfterTimeout>
 80069b2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80069b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069ba:	4618      	mov	r0, r3
 80069bc:	f001 f8dc 	bl	8007b78 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80069c0:	f001 fb04 	bl	8007fcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3738      	adds	r7, #56	; 0x38
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	e000ed04 	.word	0xe000ed04

080069d4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b08e      	sub	sp, #56	; 0x38
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10a      	bne.n	8006a00 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80069ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ee:	f383 8811 	msr	BASEPRI, r3
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	623b      	str	r3, [r7, #32]
}
 80069fc:	bf00      	nop
 80069fe:	e7fe      	b.n	80069fe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d103      	bne.n	8006a0e <xQueueReceiveFromISR+0x3a>
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <xQueueReceiveFromISR+0x3e>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e000      	b.n	8006a14 <xQueueReceiveFromISR+0x40>
 8006a12:	2300      	movs	r3, #0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10a      	bne.n	8006a2e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1c:	f383 8811 	msr	BASEPRI, r3
 8006a20:	f3bf 8f6f 	isb	sy
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	61fb      	str	r3, [r7, #28]
}
 8006a2a:	bf00      	nop
 8006a2c:	e7fe      	b.n	8006a2c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a2e:	f001 fb5f 	bl	80080f0 <vPortValidateInterruptPriority>
	__asm volatile
 8006a32:	f3ef 8211 	mrs	r2, BASEPRI
 8006a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3a:	f383 8811 	msr	BASEPRI, r3
 8006a3e:	f3bf 8f6f 	isb	sy
 8006a42:	f3bf 8f4f 	dsb	sy
 8006a46:	61ba      	str	r2, [r7, #24]
 8006a48:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a4a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a52:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d02f      	beq.n	8006aba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a68:	f000 f8b5 	bl	8006bd6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6e:	1e5a      	subs	r2, r3, #1
 8006a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a72:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7c:	d112      	bne.n	8006aa4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d016      	beq.n	8006ab4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a88:	3310      	adds	r3, #16
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 fd9a 	bl	80075c4 <xTaskRemoveFromEventList>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00e      	beq.n	8006ab4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d00b      	beq.n	8006ab4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]
 8006aa2:	e007      	b.n	8006ab4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	b25a      	sxtb	r2, r3
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab8:	e001      	b.n	8006abe <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006aba:	2300      	movs	r3, #0
 8006abc:	637b      	str	r3, [r7, #52]	; 0x34
 8006abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f383 8811 	msr	BASEPRI, r3
}
 8006ac8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3738      	adds	r7, #56	; 0x38
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d006      	beq.n	8006af2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f1c3 0307 	rsb	r3, r3, #7
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	e001      	b.n	8006af6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006af6:	68fb      	ldr	r3, [r7, #12]
	}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3714      	adds	r7, #20
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr

08006b02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b086      	sub	sp, #24
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10d      	bne.n	8006b3c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d14d      	bne.n	8006bc4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 ff9d 	bl	8007a6c <xTaskPriorityDisinherit>
 8006b32:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	609a      	str	r2, [r3, #8]
 8006b3a:	e043      	b.n	8006bc4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d119      	bne.n	8006b76 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6858      	ldr	r0, [r3, #4]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	f001 fd21 	bl	8008594 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5a:	441a      	add	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d32b      	bcc.n	8006bc4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	605a      	str	r2, [r3, #4]
 8006b74:	e026      	b.n	8006bc4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68d8      	ldr	r0, [r3, #12]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7e:	461a      	mov	r2, r3
 8006b80:	68b9      	ldr	r1, [r7, #8]
 8006b82:	f001 fd07 	bl	8008594 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8e:	425b      	negs	r3, r3
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d207      	bcs.n	8006bb2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689a      	ldr	r2, [r3, #8]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	425b      	negs	r3, r3
 8006bac:	441a      	add	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d105      	bne.n	8006bc4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bcc:	697b      	ldr	r3, [r7, #20]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b082      	sub	sp, #8
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
 8006bde:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d018      	beq.n	8006c1a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf0:	441a      	add	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d303      	bcc.n	8006c0a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68d9      	ldr	r1, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	461a      	mov	r2, r3
 8006c14:	6838      	ldr	r0, [r7, #0]
 8006c16:	f001 fcbd 	bl	8008594 <memcpy>
	}
}
 8006c1a:	bf00      	nop
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b084      	sub	sp, #16
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c2a:	f001 f99f 	bl	8007f6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c34:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c36:	e011      	b.n	8006c5c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d012      	beq.n	8006c66 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	3324      	adds	r3, #36	; 0x24
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fcbd 	bl	80075c4 <xTaskRemoveFromEventList>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c50:	f000 fd92 	bl	8007778 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
 8006c56:	3b01      	subs	r3, #1
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	dce9      	bgt.n	8006c38 <prvUnlockQueue+0x16>
 8006c64:	e000      	b.n	8006c68 <prvUnlockQueue+0x46>
					break;
 8006c66:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	22ff      	movs	r2, #255	; 0xff
 8006c6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c70:	f001 f9ac 	bl	8007fcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c74:	f001 f97a 	bl	8007f6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c7e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c80:	e011      	b.n	8006ca6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d012      	beq.n	8006cb0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	3310      	adds	r3, #16
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fc98 	bl	80075c4 <xTaskRemoveFromEventList>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c9a:	f000 fd6d 	bl	8007778 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ca6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	dce9      	bgt.n	8006c82 <prvUnlockQueue+0x60>
 8006cae:	e000      	b.n	8006cb2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006cb0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	22ff      	movs	r2, #255	; 0xff
 8006cb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006cba:	f001 f987 	bl	8007fcc <vPortExitCritical>
}
 8006cbe:	bf00      	nop
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cce:	f001 f94d 	bl	8007f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d102      	bne.n	8006ce0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	e001      	b.n	8006ce4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ce4:	f001 f972 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b084      	sub	sp, #16
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cfa:	f001 f937 	bl	8007f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d102      	bne.n	8006d10 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]
 8006d0e:	e001      	b.n	8006d14 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d14:	f001 f95a 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 8006d18:	68fb      	ldr	r3, [r7, #12]
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b08e      	sub	sp, #56	; 0x38
 8006d26:	af04      	add	r7, sp, #16
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	607a      	str	r2, [r7, #4]
 8006d2e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10a      	bne.n	8006d4c <xTaskCreateStatic+0x2a>
	__asm volatile
 8006d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d3a:	f383 8811 	msr	BASEPRI, r3
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f3bf 8f4f 	dsb	sy
 8006d46:	623b      	str	r3, [r7, #32]
}
 8006d48:	bf00      	nop
 8006d4a:	e7fe      	b.n	8006d4a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10a      	bne.n	8006d68 <xTaskCreateStatic+0x46>
	__asm volatile
 8006d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d56:	f383 8811 	msr	BASEPRI, r3
 8006d5a:	f3bf 8f6f 	isb	sy
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	61fb      	str	r3, [r7, #28]
}
 8006d64:	bf00      	nop
 8006d66:	e7fe      	b.n	8006d66 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d68:	23b4      	movs	r3, #180	; 0xb4
 8006d6a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	2bb4      	cmp	r3, #180	; 0xb4
 8006d70:	d00a      	beq.n	8006d88 <xTaskCreateStatic+0x66>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	61bb      	str	r3, [r7, #24]
}
 8006d84:	bf00      	nop
 8006d86:	e7fe      	b.n	8006d86 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006d88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d01e      	beq.n	8006dce <xTaskCreateStatic+0xac>
 8006d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d01b      	beq.n	8006dce <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d98:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d9e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006da8:	2300      	movs	r3, #0
 8006daa:	9303      	str	r3, [sp, #12]
 8006dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dae:	9302      	str	r3, [sp, #8]
 8006db0:	f107 0314 	add.w	r3, r7, #20
 8006db4:	9301      	str	r3, [sp, #4]
 8006db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	68b9      	ldr	r1, [r7, #8]
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f000 f851 	bl	8006e68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006dc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006dc8:	f000 f8ec 	bl	8006fa4 <prvAddNewTaskToReadyList>
 8006dcc:	e001      	b.n	8006dd2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006dd2:	697b      	ldr	r3, [r7, #20]
	}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3728      	adds	r7, #40	; 0x28
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b08c      	sub	sp, #48	; 0x30
 8006de0:	af04      	add	r7, sp, #16
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	60b9      	str	r1, [r7, #8]
 8006de6:	603b      	str	r3, [r7, #0]
 8006de8:	4613      	mov	r3, r2
 8006dea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006dec:	88fb      	ldrh	r3, [r7, #6]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4618      	mov	r0, r3
 8006df2:	f001 f9bb 	bl	800816c <pvPortMalloc>
 8006df6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00e      	beq.n	8006e1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006dfe:	20b4      	movs	r0, #180	; 0xb4
 8006e00:	f001 f9b4 	bl	800816c <pvPortMalloc>
 8006e04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d003      	beq.n	8006e14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	631a      	str	r2, [r3, #48]	; 0x30
 8006e12:	e005      	b.n	8006e20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006e14:	6978      	ldr	r0, [r7, #20]
 8006e16:	f001 fa75 	bl	8008304 <vPortFree>
 8006e1a:	e001      	b.n	8006e20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d017      	beq.n	8006e56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e2e:	88fa      	ldrh	r2, [r7, #6]
 8006e30:	2300      	movs	r3, #0
 8006e32:	9303      	str	r3, [sp, #12]
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	9302      	str	r3, [sp, #8]
 8006e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f80f 	bl	8006e68 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e4a:	69f8      	ldr	r0, [r7, #28]
 8006e4c:	f000 f8aa 	bl	8006fa4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e50:	2301      	movs	r3, #1
 8006e52:	61bb      	str	r3, [r7, #24]
 8006e54:	e002      	b.n	8006e5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e56:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e5c:	69bb      	ldr	r3, [r7, #24]
	}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3720      	adds	r7, #32
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b088      	sub	sp, #32
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
 8006e74:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e80:	3b01      	subs	r3, #1
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	f023 0307 	bic.w	r3, r3, #7
 8006e8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	f003 0307 	and.w	r3, r3, #7
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e9e:	f383 8811 	msr	BASEPRI, r3
 8006ea2:	f3bf 8f6f 	isb	sy
 8006ea6:	f3bf 8f4f 	dsb	sy
 8006eaa:	617b      	str	r3, [r7, #20]
}
 8006eac:	bf00      	nop
 8006eae:	e7fe      	b.n	8006eae <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d01f      	beq.n	8006ef6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	61fb      	str	r3, [r7, #28]
 8006eba:	e012      	b.n	8006ee2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ebc:	68ba      	ldr	r2, [r7, #8]
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	7819      	ldrb	r1, [r3, #0]
 8006ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	4413      	add	r3, r2
 8006eca:	3334      	adds	r3, #52	; 0x34
 8006ecc:	460a      	mov	r2, r1
 8006ece:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006ed0:	68ba      	ldr	r2, [r7, #8]
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d006      	beq.n	8006eea <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	61fb      	str	r3, [r7, #28]
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	2b0f      	cmp	r3, #15
 8006ee6:	d9e9      	bls.n	8006ebc <prvInitialiseNewTask+0x54>
 8006ee8:	e000      	b.n	8006eec <prvInitialiseNewTask+0x84>
			{
				break;
 8006eea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ef4:	e003      	b.n	8006efe <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f00:	2b06      	cmp	r3, #6
 8006f02:	d901      	bls.n	8006f08 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f04:	2306      	movs	r3, #6
 8006f06:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f0c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f12:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f16:	2200      	movs	r2, #0
 8006f18:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7ff f8a9 	bl	8006076 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f26:	3318      	adds	r3, #24
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff f8a4 	bl	8006076 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f36:	f1c3 0207 	rsb	r2, r3, #7
 8006f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f42:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f46:	2200      	movs	r2, #0
 8006f48:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f56:	334c      	adds	r3, #76	; 0x4c
 8006f58:	2260      	movs	r2, #96	; 0x60
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f001 fb27 	bl	80085b0 <memset>
 8006f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f64:	4a0c      	ldr	r2, [pc, #48]	; (8006f98 <prvInitialiseNewTask+0x130>)
 8006f66:	651a      	str	r2, [r3, #80]	; 0x50
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	4a0c      	ldr	r2, [pc, #48]	; (8006f9c <prvInitialiseNewTask+0x134>)
 8006f6c:	655a      	str	r2, [r3, #84]	; 0x54
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f70:	4a0b      	ldr	r2, [pc, #44]	; (8006fa0 <prvInitialiseNewTask+0x138>)
 8006f72:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	68f9      	ldr	r1, [r7, #12]
 8006f78:	69b8      	ldr	r0, [r7, #24]
 8006f7a:	f000 ff05 	bl	8007d88 <pxPortInitialiseStack>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f82:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d002      	beq.n	8006f90 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f8e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f90:	bf00      	nop
 8006f92:	3720      	adds	r7, #32
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	0800944c 	.word	0x0800944c
 8006f9c:	0800946c 	.word	0x0800946c
 8006fa0:	0800942c 	.word	0x0800942c

08006fa4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006fac:	f000 ffde 	bl	8007f6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006fb0:	4b2a      	ldr	r3, [pc, #168]	; (800705c <prvAddNewTaskToReadyList+0xb8>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	4a29      	ldr	r2, [pc, #164]	; (800705c <prvAddNewTaskToReadyList+0xb8>)
 8006fb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006fba:	4b29      	ldr	r3, [pc, #164]	; (8007060 <prvAddNewTaskToReadyList+0xbc>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d109      	bne.n	8006fd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006fc2:	4a27      	ldr	r2, [pc, #156]	; (8007060 <prvAddNewTaskToReadyList+0xbc>)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006fc8:	4b24      	ldr	r3, [pc, #144]	; (800705c <prvAddNewTaskToReadyList+0xb8>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d110      	bne.n	8006ff2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006fd0:	f000 fbf6 	bl	80077c0 <prvInitialiseTaskLists>
 8006fd4:	e00d      	b.n	8006ff2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fd6:	4b23      	ldr	r3, [pc, #140]	; (8007064 <prvAddNewTaskToReadyList+0xc0>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d109      	bne.n	8006ff2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fde:	4b20      	ldr	r3, [pc, #128]	; (8007060 <prvAddNewTaskToReadyList+0xbc>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d802      	bhi.n	8006ff2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006fec:	4a1c      	ldr	r2, [pc, #112]	; (8007060 <prvAddNewTaskToReadyList+0xbc>)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ff2:	4b1d      	ldr	r3, [pc, #116]	; (8007068 <prvAddNewTaskToReadyList+0xc4>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	4a1b      	ldr	r2, [pc, #108]	; (8007068 <prvAddNewTaskToReadyList+0xc4>)
 8006ffa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007000:	2201      	movs	r2, #1
 8007002:	409a      	lsls	r2, r3
 8007004:	4b19      	ldr	r3, [pc, #100]	; (800706c <prvAddNewTaskToReadyList+0xc8>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4313      	orrs	r3, r2
 800700a:	4a18      	ldr	r2, [pc, #96]	; (800706c <prvAddNewTaskToReadyList+0xc8>)
 800700c:	6013      	str	r3, [r2, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007012:	4613      	mov	r3, r2
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	4413      	add	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	4a15      	ldr	r2, [pc, #84]	; (8007070 <prvAddNewTaskToReadyList+0xcc>)
 800701c:	441a      	add	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	3304      	adds	r3, #4
 8007022:	4619      	mov	r1, r3
 8007024:	4610      	mov	r0, r2
 8007026:	f7ff f832 	bl	800608e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800702a:	f000 ffcf 	bl	8007fcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800702e:	4b0d      	ldr	r3, [pc, #52]	; (8007064 <prvAddNewTaskToReadyList+0xc0>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00e      	beq.n	8007054 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007036:	4b0a      	ldr	r3, [pc, #40]	; (8007060 <prvAddNewTaskToReadyList+0xbc>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007040:	429a      	cmp	r2, r3
 8007042:	d207      	bcs.n	8007054 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007044:	4b0b      	ldr	r3, [pc, #44]	; (8007074 <prvAddNewTaskToReadyList+0xd0>)
 8007046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007054:	bf00      	nop
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	20000498 	.word	0x20000498
 8007060:	20000398 	.word	0x20000398
 8007064:	200004a4 	.word	0x200004a4
 8007068:	200004b4 	.word	0x200004b4
 800706c:	200004a0 	.word	0x200004a0
 8007070:	2000039c 	.word	0x2000039c
 8007074:	e000ed04 	.word	0xe000ed04

08007078 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d017      	beq.n	80070ba <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800708a:	4b13      	ldr	r3, [pc, #76]	; (80070d8 <vTaskDelay+0x60>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d00a      	beq.n	80070a8 <vTaskDelay+0x30>
	__asm volatile
 8007092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	60bb      	str	r3, [r7, #8]
}
 80070a4:	bf00      	nop
 80070a6:	e7fe      	b.n	80070a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80070a8:	f000 f884 	bl	80071b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070ac:	2100      	movs	r1, #0
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fe04 	bl	8007cbc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80070b4:	f000 f88c 	bl	80071d0 <xTaskResumeAll>
 80070b8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d107      	bne.n	80070d0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <vTaskDelay+0x64>)
 80070c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070c6:	601a      	str	r2, [r3, #0]
 80070c8:	f3bf 8f4f 	dsb	sy
 80070cc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	200004c0 	.word	0x200004c0
 80070dc:	e000ed04 	.word	0xe000ed04

080070e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b08a      	sub	sp, #40	; 0x28
 80070e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80070ea:	2300      	movs	r3, #0
 80070ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80070ee:	463a      	mov	r2, r7
 80070f0:	1d39      	adds	r1, r7, #4
 80070f2:	f107 0308 	add.w	r3, r7, #8
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7f9 fbb8 	bl	800086c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80070fc:	6839      	ldr	r1, [r7, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	9202      	str	r2, [sp, #8]
 8007104:	9301      	str	r3, [sp, #4]
 8007106:	2300      	movs	r3, #0
 8007108:	9300      	str	r3, [sp, #0]
 800710a:	2300      	movs	r3, #0
 800710c:	460a      	mov	r2, r1
 800710e:	4921      	ldr	r1, [pc, #132]	; (8007194 <vTaskStartScheduler+0xb4>)
 8007110:	4821      	ldr	r0, [pc, #132]	; (8007198 <vTaskStartScheduler+0xb8>)
 8007112:	f7ff fe06 	bl	8006d22 <xTaskCreateStatic>
 8007116:	4603      	mov	r3, r0
 8007118:	4a20      	ldr	r2, [pc, #128]	; (800719c <vTaskStartScheduler+0xbc>)
 800711a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800711c:	4b1f      	ldr	r3, [pc, #124]	; (800719c <vTaskStartScheduler+0xbc>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d002      	beq.n	800712a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007124:	2301      	movs	r3, #1
 8007126:	617b      	str	r3, [r7, #20]
 8007128:	e001      	b.n	800712e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800712a:	2300      	movs	r3, #0
 800712c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d11b      	bne.n	800716c <vTaskStartScheduler+0x8c>
	__asm volatile
 8007134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007138:	f383 8811 	msr	BASEPRI, r3
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	613b      	str	r3, [r7, #16]
}
 8007146:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007148:	4b15      	ldr	r3, [pc, #84]	; (80071a0 <vTaskStartScheduler+0xc0>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	334c      	adds	r3, #76	; 0x4c
 800714e:	4a15      	ldr	r2, [pc, #84]	; (80071a4 <vTaskStartScheduler+0xc4>)
 8007150:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007152:	4b15      	ldr	r3, [pc, #84]	; (80071a8 <vTaskStartScheduler+0xc8>)
 8007154:	f04f 32ff 	mov.w	r2, #4294967295
 8007158:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800715a:	4b14      	ldr	r3, [pc, #80]	; (80071ac <vTaskStartScheduler+0xcc>)
 800715c:	2201      	movs	r2, #1
 800715e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007160:	4b13      	ldr	r3, [pc, #76]	; (80071b0 <vTaskStartScheduler+0xd0>)
 8007162:	2200      	movs	r2, #0
 8007164:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007166:	f000 fe8f 	bl	8007e88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800716a:	e00e      	b.n	800718a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007172:	d10a      	bne.n	800718a <vTaskStartScheduler+0xaa>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	60fb      	str	r3, [r7, #12]
}
 8007186:	bf00      	nop
 8007188:	e7fe      	b.n	8007188 <vTaskStartScheduler+0xa8>
}
 800718a:	bf00      	nop
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	080091a4 	.word	0x080091a4
 8007198:	08007791 	.word	0x08007791
 800719c:	200004bc 	.word	0x200004bc
 80071a0:	20000398 	.word	0x20000398
 80071a4:	20000010 	.word	0x20000010
 80071a8:	200004b8 	.word	0x200004b8
 80071ac:	200004a4 	.word	0x200004a4
 80071b0:	2000049c 	.word	0x2000049c

080071b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80071b4:	b480      	push	{r7}
 80071b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80071b8:	4b04      	ldr	r3, [pc, #16]	; (80071cc <vTaskSuspendAll+0x18>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3301      	adds	r3, #1
 80071be:	4a03      	ldr	r2, [pc, #12]	; (80071cc <vTaskSuspendAll+0x18>)
 80071c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80071c2:	bf00      	nop
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bc80      	pop	{r7}
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	200004c0 	.word	0x200004c0

080071d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80071d6:	2300      	movs	r3, #0
 80071d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80071da:	2300      	movs	r3, #0
 80071dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80071de:	4b41      	ldr	r3, [pc, #260]	; (80072e4 <xTaskResumeAll+0x114>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10a      	bne.n	80071fc <xTaskResumeAll+0x2c>
	__asm volatile
 80071e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	603b      	str	r3, [r7, #0]
}
 80071f8:	bf00      	nop
 80071fa:	e7fe      	b.n	80071fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80071fc:	f000 feb6 	bl	8007f6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007200:	4b38      	ldr	r3, [pc, #224]	; (80072e4 <xTaskResumeAll+0x114>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	3b01      	subs	r3, #1
 8007206:	4a37      	ldr	r2, [pc, #220]	; (80072e4 <xTaskResumeAll+0x114>)
 8007208:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800720a:	4b36      	ldr	r3, [pc, #216]	; (80072e4 <xTaskResumeAll+0x114>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d161      	bne.n	80072d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007212:	4b35      	ldr	r3, [pc, #212]	; (80072e8 <xTaskResumeAll+0x118>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d05d      	beq.n	80072d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800721a:	e02e      	b.n	800727a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800721c:	4b33      	ldr	r3, [pc, #204]	; (80072ec <xTaskResumeAll+0x11c>)
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3318      	adds	r3, #24
 8007228:	4618      	mov	r0, r3
 800722a:	f7fe ff8b 	bl	8006144 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	3304      	adds	r3, #4
 8007232:	4618      	mov	r0, r3
 8007234:	f7fe ff86 	bl	8006144 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800723c:	2201      	movs	r2, #1
 800723e:	409a      	lsls	r2, r3
 8007240:	4b2b      	ldr	r3, [pc, #172]	; (80072f0 <xTaskResumeAll+0x120>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4313      	orrs	r3, r2
 8007246:	4a2a      	ldr	r2, [pc, #168]	; (80072f0 <xTaskResumeAll+0x120>)
 8007248:	6013      	str	r3, [r2, #0]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800724e:	4613      	mov	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	4a27      	ldr	r2, [pc, #156]	; (80072f4 <xTaskResumeAll+0x124>)
 8007258:	441a      	add	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3304      	adds	r3, #4
 800725e:	4619      	mov	r1, r3
 8007260:	4610      	mov	r0, r2
 8007262:	f7fe ff14 	bl	800608e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800726a:	4b23      	ldr	r3, [pc, #140]	; (80072f8 <xTaskResumeAll+0x128>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007270:	429a      	cmp	r2, r3
 8007272:	d302      	bcc.n	800727a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007274:	4b21      	ldr	r3, [pc, #132]	; (80072fc <xTaskResumeAll+0x12c>)
 8007276:	2201      	movs	r2, #1
 8007278:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800727a:	4b1c      	ldr	r3, [pc, #112]	; (80072ec <xTaskResumeAll+0x11c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1cc      	bne.n	800721c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d001      	beq.n	800728c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007288:	f000 fb3c 	bl	8007904 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800728c:	4b1c      	ldr	r3, [pc, #112]	; (8007300 <xTaskResumeAll+0x130>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d010      	beq.n	80072ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007298:	f000 f856 	bl	8007348 <xTaskIncrementTick>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80072a2:	4b16      	ldr	r3, [pc, #88]	; (80072fc <xTaskResumeAll+0x12c>)
 80072a4:	2201      	movs	r2, #1
 80072a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1f1      	bne.n	8007298 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80072b4:	4b12      	ldr	r3, [pc, #72]	; (8007300 <xTaskResumeAll+0x130>)
 80072b6:	2200      	movs	r2, #0
 80072b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80072ba:	4b10      	ldr	r3, [pc, #64]	; (80072fc <xTaskResumeAll+0x12c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d009      	beq.n	80072d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80072c2:	2301      	movs	r3, #1
 80072c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80072c6:	4b0f      	ldr	r3, [pc, #60]	; (8007304 <xTaskResumeAll+0x134>)
 80072c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072cc:	601a      	str	r2, [r3, #0]
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072d6:	f000 fe79 	bl	8007fcc <vPortExitCritical>

	return xAlreadyYielded;
 80072da:	68bb      	ldr	r3, [r7, #8]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	200004c0 	.word	0x200004c0
 80072e8:	20000498 	.word	0x20000498
 80072ec:	20000458 	.word	0x20000458
 80072f0:	200004a0 	.word	0x200004a0
 80072f4:	2000039c 	.word	0x2000039c
 80072f8:	20000398 	.word	0x20000398
 80072fc:	200004ac 	.word	0x200004ac
 8007300:	200004a8 	.word	0x200004a8
 8007304:	e000ed04 	.word	0xe000ed04

08007308 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800730e:	4b04      	ldr	r3, [pc, #16]	; (8007320 <xTaskGetTickCount+0x18>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007314:	687b      	ldr	r3, [r7, #4]
}
 8007316:	4618      	mov	r0, r3
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	bc80      	pop	{r7}
 800731e:	4770      	bx	lr
 8007320:	2000049c 	.word	0x2000049c

08007324 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800732a:	f000 fee1 	bl	80080f0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800732e:	2300      	movs	r3, #0
 8007330:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007332:	4b04      	ldr	r3, [pc, #16]	; (8007344 <xTaskGetTickCountFromISR+0x20>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007338:	683b      	ldr	r3, [r7, #0]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	2000049c 	.word	0x2000049c

08007348 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800734e:	2300      	movs	r3, #0
 8007350:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007352:	4b4e      	ldr	r3, [pc, #312]	; (800748c <xTaskIncrementTick+0x144>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	f040 808e 	bne.w	8007478 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800735c:	4b4c      	ldr	r3, [pc, #304]	; (8007490 <xTaskIncrementTick+0x148>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	3301      	adds	r3, #1
 8007362:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007364:	4a4a      	ldr	r2, [pc, #296]	; (8007490 <xTaskIncrementTick+0x148>)
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d120      	bne.n	80073b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007370:	4b48      	ldr	r3, [pc, #288]	; (8007494 <xTaskIncrementTick+0x14c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00a      	beq.n	8007390 <xTaskIncrementTick+0x48>
	__asm volatile
 800737a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737e:	f383 8811 	msr	BASEPRI, r3
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	603b      	str	r3, [r7, #0]
}
 800738c:	bf00      	nop
 800738e:	e7fe      	b.n	800738e <xTaskIncrementTick+0x46>
 8007390:	4b40      	ldr	r3, [pc, #256]	; (8007494 <xTaskIncrementTick+0x14c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	60fb      	str	r3, [r7, #12]
 8007396:	4b40      	ldr	r3, [pc, #256]	; (8007498 <xTaskIncrementTick+0x150>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a3e      	ldr	r2, [pc, #248]	; (8007494 <xTaskIncrementTick+0x14c>)
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	4a3e      	ldr	r2, [pc, #248]	; (8007498 <xTaskIncrementTick+0x150>)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	4b3d      	ldr	r3, [pc, #244]	; (800749c <xTaskIncrementTick+0x154>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	3301      	adds	r3, #1
 80073aa:	4a3c      	ldr	r2, [pc, #240]	; (800749c <xTaskIncrementTick+0x154>)
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	f000 faa9 	bl	8007904 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80073b2:	4b3b      	ldr	r3, [pc, #236]	; (80074a0 <xTaskIncrementTick+0x158>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d348      	bcc.n	800744e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073bc:	4b35      	ldr	r3, [pc, #212]	; (8007494 <xTaskIncrementTick+0x14c>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d104      	bne.n	80073d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073c6:	4b36      	ldr	r3, [pc, #216]	; (80074a0 <xTaskIncrementTick+0x158>)
 80073c8:	f04f 32ff 	mov.w	r2, #4294967295
 80073cc:	601a      	str	r2, [r3, #0]
					break;
 80073ce:	e03e      	b.n	800744e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073d0:	4b30      	ldr	r3, [pc, #192]	; (8007494 <xTaskIncrementTick+0x14c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d203      	bcs.n	80073f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80073e8:	4a2d      	ldr	r2, [pc, #180]	; (80074a0 <xTaskIncrementTick+0x158>)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80073ee:	e02e      	b.n	800744e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	3304      	adds	r3, #4
 80073f4:	4618      	mov	r0, r3
 80073f6:	f7fe fea5 	bl	8006144 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d004      	beq.n	800740c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	3318      	adds	r3, #24
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe fe9c 	bl	8006144 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007410:	2201      	movs	r2, #1
 8007412:	409a      	lsls	r2, r3
 8007414:	4b23      	ldr	r3, [pc, #140]	; (80074a4 <xTaskIncrementTick+0x15c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4313      	orrs	r3, r2
 800741a:	4a22      	ldr	r2, [pc, #136]	; (80074a4 <xTaskIncrementTick+0x15c>)
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007422:	4613      	mov	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4a1f      	ldr	r2, [pc, #124]	; (80074a8 <xTaskIncrementTick+0x160>)
 800742c:	441a      	add	r2, r3
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	3304      	adds	r3, #4
 8007432:	4619      	mov	r1, r3
 8007434:	4610      	mov	r0, r2
 8007436:	f7fe fe2a 	bl	800608e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800743e:	4b1b      	ldr	r3, [pc, #108]	; (80074ac <xTaskIncrementTick+0x164>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007444:	429a      	cmp	r2, r3
 8007446:	d3b9      	bcc.n	80073bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007448:	2301      	movs	r3, #1
 800744a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800744c:	e7b6      	b.n	80073bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800744e:	4b17      	ldr	r3, [pc, #92]	; (80074ac <xTaskIncrementTick+0x164>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007454:	4914      	ldr	r1, [pc, #80]	; (80074a8 <xTaskIncrementTick+0x160>)
 8007456:	4613      	mov	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	440b      	add	r3, r1
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d901      	bls.n	800746a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007466:	2301      	movs	r3, #1
 8007468:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800746a:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <xTaskIncrementTick+0x168>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d007      	beq.n	8007482 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007472:	2301      	movs	r3, #1
 8007474:	617b      	str	r3, [r7, #20]
 8007476:	e004      	b.n	8007482 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007478:	4b0e      	ldr	r3, [pc, #56]	; (80074b4 <xTaskIncrementTick+0x16c>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3301      	adds	r3, #1
 800747e:	4a0d      	ldr	r2, [pc, #52]	; (80074b4 <xTaskIncrementTick+0x16c>)
 8007480:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007482:	697b      	ldr	r3, [r7, #20]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3718      	adds	r7, #24
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	200004c0 	.word	0x200004c0
 8007490:	2000049c 	.word	0x2000049c
 8007494:	20000450 	.word	0x20000450
 8007498:	20000454 	.word	0x20000454
 800749c:	200004b0 	.word	0x200004b0
 80074a0:	200004b8 	.word	0x200004b8
 80074a4:	200004a0 	.word	0x200004a0
 80074a8:	2000039c 	.word	0x2000039c
 80074ac:	20000398 	.word	0x20000398
 80074b0:	200004ac 	.word	0x200004ac
 80074b4:	200004a8 	.word	0x200004a8

080074b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80074be:	4b29      	ldr	r3, [pc, #164]	; (8007564 <vTaskSwitchContext+0xac>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d003      	beq.n	80074ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80074c6:	4b28      	ldr	r3, [pc, #160]	; (8007568 <vTaskSwitchContext+0xb0>)
 80074c8:	2201      	movs	r2, #1
 80074ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80074cc:	e044      	b.n	8007558 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80074ce:	4b26      	ldr	r3, [pc, #152]	; (8007568 <vTaskSwitchContext+0xb0>)
 80074d0:	2200      	movs	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074d4:	4b25      	ldr	r3, [pc, #148]	; (800756c <vTaskSwitchContext+0xb4>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	fab3 f383 	clz	r3, r3
 80074e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80074e2:	7afb      	ldrb	r3, [r7, #11]
 80074e4:	f1c3 031f 	rsb	r3, r3, #31
 80074e8:	617b      	str	r3, [r7, #20]
 80074ea:	4921      	ldr	r1, [pc, #132]	; (8007570 <vTaskSwitchContext+0xb8>)
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	4613      	mov	r3, r2
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4413      	add	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	440b      	add	r3, r1
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <vTaskSwitchContext+0x5c>
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	607b      	str	r3, [r7, #4]
}
 8007510:	bf00      	nop
 8007512:	e7fe      	b.n	8007512 <vTaskSwitchContext+0x5a>
 8007514:	697a      	ldr	r2, [r7, #20]
 8007516:	4613      	mov	r3, r2
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	009b      	lsls	r3, r3, #2
 800751e:	4a14      	ldr	r2, [pc, #80]	; (8007570 <vTaskSwitchContext+0xb8>)
 8007520:	4413      	add	r3, r2
 8007522:	613b      	str	r3, [r7, #16]
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	605a      	str	r2, [r3, #4]
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	3308      	adds	r3, #8
 8007536:	429a      	cmp	r2, r3
 8007538:	d104      	bne.n	8007544 <vTaskSwitchContext+0x8c>
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	605a      	str	r2, [r3, #4]
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	4a0a      	ldr	r2, [pc, #40]	; (8007574 <vTaskSwitchContext+0xbc>)
 800754c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800754e:	4b09      	ldr	r3, [pc, #36]	; (8007574 <vTaskSwitchContext+0xbc>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	334c      	adds	r3, #76	; 0x4c
 8007554:	4a08      	ldr	r2, [pc, #32]	; (8007578 <vTaskSwitchContext+0xc0>)
 8007556:	6013      	str	r3, [r2, #0]
}
 8007558:	bf00      	nop
 800755a:	371c      	adds	r7, #28
 800755c:	46bd      	mov	sp, r7
 800755e:	bc80      	pop	{r7}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	200004c0 	.word	0x200004c0
 8007568:	200004ac 	.word	0x200004ac
 800756c:	200004a0 	.word	0x200004a0
 8007570:	2000039c 	.word	0x2000039c
 8007574:	20000398 	.word	0x20000398
 8007578:	20000010 	.word	0x20000010

0800757c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10a      	bne.n	80075a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	60fb      	str	r3, [r7, #12]
}
 800759e:	bf00      	nop
 80075a0:	e7fe      	b.n	80075a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80075a2:	4b07      	ldr	r3, [pc, #28]	; (80075c0 <vTaskPlaceOnEventList+0x44>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	3318      	adds	r3, #24
 80075a8:	4619      	mov	r1, r3
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7fe fd92 	bl	80060d4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80075b0:	2101      	movs	r1, #1
 80075b2:	6838      	ldr	r0, [r7, #0]
 80075b4:	f000 fb82 	bl	8007cbc <prvAddCurrentTaskToDelayedList>
}
 80075b8:	bf00      	nop
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	20000398 	.word	0x20000398

080075c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b086      	sub	sp, #24
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10a      	bne.n	80075f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	60fb      	str	r3, [r7, #12]
}
 80075ec:	bf00      	nop
 80075ee:	e7fe      	b.n	80075ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	3318      	adds	r3, #24
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7fe fda5 	bl	8006144 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075fa:	4b1d      	ldr	r3, [pc, #116]	; (8007670 <xTaskRemoveFromEventList+0xac>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d11c      	bne.n	800763c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	3304      	adds	r3, #4
 8007606:	4618      	mov	r0, r3
 8007608:	f7fe fd9c 	bl	8006144 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007610:	2201      	movs	r2, #1
 8007612:	409a      	lsls	r2, r3
 8007614:	4b17      	ldr	r3, [pc, #92]	; (8007674 <xTaskRemoveFromEventList+0xb0>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4313      	orrs	r3, r2
 800761a:	4a16      	ldr	r2, [pc, #88]	; (8007674 <xTaskRemoveFromEventList+0xb0>)
 800761c:	6013      	str	r3, [r2, #0]
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007622:	4613      	mov	r3, r2
 8007624:	009b      	lsls	r3, r3, #2
 8007626:	4413      	add	r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4a13      	ldr	r2, [pc, #76]	; (8007678 <xTaskRemoveFromEventList+0xb4>)
 800762c:	441a      	add	r2, r3
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	3304      	adds	r3, #4
 8007632:	4619      	mov	r1, r3
 8007634:	4610      	mov	r0, r2
 8007636:	f7fe fd2a 	bl	800608e <vListInsertEnd>
 800763a:	e005      	b.n	8007648 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	3318      	adds	r3, #24
 8007640:	4619      	mov	r1, r3
 8007642:	480e      	ldr	r0, [pc, #56]	; (800767c <xTaskRemoveFromEventList+0xb8>)
 8007644:	f7fe fd23 	bl	800608e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800764c:	4b0c      	ldr	r3, [pc, #48]	; (8007680 <xTaskRemoveFromEventList+0xbc>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007652:	429a      	cmp	r2, r3
 8007654:	d905      	bls.n	8007662 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007656:	2301      	movs	r3, #1
 8007658:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800765a:	4b0a      	ldr	r3, [pc, #40]	; (8007684 <xTaskRemoveFromEventList+0xc0>)
 800765c:	2201      	movs	r2, #1
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	e001      	b.n	8007666 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007662:	2300      	movs	r3, #0
 8007664:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007666:	697b      	ldr	r3, [r7, #20]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	200004c0 	.word	0x200004c0
 8007674:	200004a0 	.word	0x200004a0
 8007678:	2000039c 	.word	0x2000039c
 800767c:	20000458 	.word	0x20000458
 8007680:	20000398 	.word	0x20000398
 8007684:	200004ac 	.word	0x200004ac

08007688 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007690:	4b06      	ldr	r3, [pc, #24]	; (80076ac <vTaskInternalSetTimeOutState+0x24>)
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007698:	4b05      	ldr	r3, [pc, #20]	; (80076b0 <vTaskInternalSetTimeOutState+0x28>)
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	605a      	str	r2, [r3, #4]
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bc80      	pop	{r7}
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	200004b0 	.word	0x200004b0
 80076b0:	2000049c 	.word	0x2000049c

080076b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b088      	sub	sp, #32
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10a      	bne.n	80076da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	613b      	str	r3, [r7, #16]
}
 80076d6:	bf00      	nop
 80076d8:	e7fe      	b.n	80076d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10a      	bne.n	80076f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80076e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e4:	f383 8811 	msr	BASEPRI, r3
 80076e8:	f3bf 8f6f 	isb	sy
 80076ec:	f3bf 8f4f 	dsb	sy
 80076f0:	60fb      	str	r3, [r7, #12]
}
 80076f2:	bf00      	nop
 80076f4:	e7fe      	b.n	80076f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80076f6:	f000 fc39 	bl	8007f6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076fa:	4b1d      	ldr	r3, [pc, #116]	; (8007770 <xTaskCheckForTimeOut+0xbc>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	1ad3      	subs	r3, r2, r3
 8007708:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007712:	d102      	bne.n	800771a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007714:	2300      	movs	r3, #0
 8007716:	61fb      	str	r3, [r7, #28]
 8007718:	e023      	b.n	8007762 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	4b15      	ldr	r3, [pc, #84]	; (8007774 <xTaskCheckForTimeOut+0xc0>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	d007      	beq.n	8007736 <xTaskCheckForTimeOut+0x82>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	69ba      	ldr	r2, [r7, #24]
 800772c:	429a      	cmp	r2, r3
 800772e:	d302      	bcc.n	8007736 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007730:	2301      	movs	r3, #1
 8007732:	61fb      	str	r3, [r7, #28]
 8007734:	e015      	b.n	8007762 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	429a      	cmp	r2, r3
 800773e:	d20b      	bcs.n	8007758 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	1ad2      	subs	r2, r2, r3
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f7ff ff9b 	bl	8007688 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007752:	2300      	movs	r3, #0
 8007754:	61fb      	str	r3, [r7, #28]
 8007756:	e004      	b.n	8007762 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	2200      	movs	r2, #0
 800775c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800775e:	2301      	movs	r3, #1
 8007760:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007762:	f000 fc33 	bl	8007fcc <vPortExitCritical>

	return xReturn;
 8007766:	69fb      	ldr	r3, [r7, #28]
}
 8007768:	4618      	mov	r0, r3
 800776a:	3720      	adds	r7, #32
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}
 8007770:	2000049c 	.word	0x2000049c
 8007774:	200004b0 	.word	0x200004b0

08007778 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800777c:	4b03      	ldr	r3, [pc, #12]	; (800778c <vTaskMissedYield+0x14>)
 800777e:	2201      	movs	r2, #1
 8007780:	601a      	str	r2, [r3, #0]
}
 8007782:	bf00      	nop
 8007784:	46bd      	mov	sp, r7
 8007786:	bc80      	pop	{r7}
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	200004ac 	.word	0x200004ac

08007790 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007798:	f000 f852 	bl	8007840 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800779c:	4b06      	ldr	r3, [pc, #24]	; (80077b8 <prvIdleTask+0x28>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d9f9      	bls.n	8007798 <prvIdleTask+0x8>
			{
				taskYIELD();
 80077a4:	4b05      	ldr	r3, [pc, #20]	; (80077bc <prvIdleTask+0x2c>)
 80077a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077aa:	601a      	str	r2, [r3, #0]
 80077ac:	f3bf 8f4f 	dsb	sy
 80077b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80077b4:	e7f0      	b.n	8007798 <prvIdleTask+0x8>
 80077b6:	bf00      	nop
 80077b8:	2000039c 	.word	0x2000039c
 80077bc:	e000ed04 	.word	0xe000ed04

080077c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077c6:	2300      	movs	r3, #0
 80077c8:	607b      	str	r3, [r7, #4]
 80077ca:	e00c      	b.n	80077e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	4613      	mov	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	4a12      	ldr	r2, [pc, #72]	; (8007820 <prvInitialiseTaskLists+0x60>)
 80077d8:	4413      	add	r3, r2
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fe fc2c 	bl	8006038 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	3301      	adds	r3, #1
 80077e4:	607b      	str	r3, [r7, #4]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b06      	cmp	r3, #6
 80077ea:	d9ef      	bls.n	80077cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077ec:	480d      	ldr	r0, [pc, #52]	; (8007824 <prvInitialiseTaskLists+0x64>)
 80077ee:	f7fe fc23 	bl	8006038 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077f2:	480d      	ldr	r0, [pc, #52]	; (8007828 <prvInitialiseTaskLists+0x68>)
 80077f4:	f7fe fc20 	bl	8006038 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077f8:	480c      	ldr	r0, [pc, #48]	; (800782c <prvInitialiseTaskLists+0x6c>)
 80077fa:	f7fe fc1d 	bl	8006038 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077fe:	480c      	ldr	r0, [pc, #48]	; (8007830 <prvInitialiseTaskLists+0x70>)
 8007800:	f7fe fc1a 	bl	8006038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007804:	480b      	ldr	r0, [pc, #44]	; (8007834 <prvInitialiseTaskLists+0x74>)
 8007806:	f7fe fc17 	bl	8006038 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800780a:	4b0b      	ldr	r3, [pc, #44]	; (8007838 <prvInitialiseTaskLists+0x78>)
 800780c:	4a05      	ldr	r2, [pc, #20]	; (8007824 <prvInitialiseTaskLists+0x64>)
 800780e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007810:	4b0a      	ldr	r3, [pc, #40]	; (800783c <prvInitialiseTaskLists+0x7c>)
 8007812:	4a05      	ldr	r2, [pc, #20]	; (8007828 <prvInitialiseTaskLists+0x68>)
 8007814:	601a      	str	r2, [r3, #0]
}
 8007816:	bf00      	nop
 8007818:	3708      	adds	r7, #8
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	2000039c 	.word	0x2000039c
 8007824:	20000428 	.word	0x20000428
 8007828:	2000043c 	.word	0x2000043c
 800782c:	20000458 	.word	0x20000458
 8007830:	2000046c 	.word	0x2000046c
 8007834:	20000484 	.word	0x20000484
 8007838:	20000450 	.word	0x20000450
 800783c:	20000454 	.word	0x20000454

08007840 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007846:	e019      	b.n	800787c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007848:	f000 fb90 	bl	8007f6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800784c:	4b10      	ldr	r3, [pc, #64]	; (8007890 <prvCheckTasksWaitingTermination+0x50>)
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	3304      	adds	r3, #4
 8007858:	4618      	mov	r0, r3
 800785a:	f7fe fc73 	bl	8006144 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800785e:	4b0d      	ldr	r3, [pc, #52]	; (8007894 <prvCheckTasksWaitingTermination+0x54>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3b01      	subs	r3, #1
 8007864:	4a0b      	ldr	r2, [pc, #44]	; (8007894 <prvCheckTasksWaitingTermination+0x54>)
 8007866:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007868:	4b0b      	ldr	r3, [pc, #44]	; (8007898 <prvCheckTasksWaitingTermination+0x58>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	3b01      	subs	r3, #1
 800786e:	4a0a      	ldr	r2, [pc, #40]	; (8007898 <prvCheckTasksWaitingTermination+0x58>)
 8007870:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007872:	f000 fbab 	bl	8007fcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f810 	bl	800789c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800787c:	4b06      	ldr	r3, [pc, #24]	; (8007898 <prvCheckTasksWaitingTermination+0x58>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1e1      	bne.n	8007848 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007884:	bf00      	nop
 8007886:	bf00      	nop
 8007888:	3708      	adds	r7, #8
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	2000046c 	.word	0x2000046c
 8007894:	20000498 	.word	0x20000498
 8007898:	20000480 	.word	0x20000480

0800789c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	334c      	adds	r3, #76	; 0x4c
 80078a8:	4618      	mov	r0, r3
 80078aa:	f000 fef1 	bl	8008690 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d108      	bne.n	80078ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 fd21 	bl	8008304 <vPortFree>
				vPortFree( pxTCB );
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 fd1e 	bl	8008304 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80078c8:	e018      	b.n	80078fc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d103      	bne.n	80078dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fd15 	bl	8008304 <vPortFree>
	}
 80078da:	e00f      	b.n	80078fc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d00a      	beq.n	80078fc <prvDeleteTCB+0x60>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	60fb      	str	r3, [r7, #12]
}
 80078f8:	bf00      	nop
 80078fa:	e7fe      	b.n	80078fa <prvDeleteTCB+0x5e>
	}
 80078fc:	bf00      	nop
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800790a:	4b0c      	ldr	r3, [pc, #48]	; (800793c <prvResetNextTaskUnblockTime+0x38>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007914:	4b0a      	ldr	r3, [pc, #40]	; (8007940 <prvResetNextTaskUnblockTime+0x3c>)
 8007916:	f04f 32ff 	mov.w	r2, #4294967295
 800791a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800791c:	e008      	b.n	8007930 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800791e:	4b07      	ldr	r3, [pc, #28]	; (800793c <prvResetNextTaskUnblockTime+0x38>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	4a04      	ldr	r2, [pc, #16]	; (8007940 <prvResetNextTaskUnblockTime+0x3c>)
 800792e:	6013      	str	r3, [r2, #0]
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	bc80      	pop	{r7}
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	20000450 	.word	0x20000450
 8007940:	200004b8 	.word	0x200004b8

08007944 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800794a:	4b0b      	ldr	r3, [pc, #44]	; (8007978 <xTaskGetSchedulerState+0x34>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d102      	bne.n	8007958 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007952:	2301      	movs	r3, #1
 8007954:	607b      	str	r3, [r7, #4]
 8007956:	e008      	b.n	800796a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007958:	4b08      	ldr	r3, [pc, #32]	; (800797c <xTaskGetSchedulerState+0x38>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d102      	bne.n	8007966 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007960:	2302      	movs	r3, #2
 8007962:	607b      	str	r3, [r7, #4]
 8007964:	e001      	b.n	800796a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007966:	2300      	movs	r3, #0
 8007968:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800796a:	687b      	ldr	r3, [r7, #4]
	}
 800796c:	4618      	mov	r0, r3
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	200004a4 	.word	0x200004a4
 800797c:	200004c0 	.word	0x200004c0

08007980 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800798c:	2300      	movs	r3, #0
 800798e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d05e      	beq.n	8007a54 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800799a:	4b31      	ldr	r3, [pc, #196]	; (8007a60 <xTaskPriorityInherit+0xe0>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d24e      	bcs.n	8007a42 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	699b      	ldr	r3, [r3, #24]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	db06      	blt.n	80079ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ac:	4b2c      	ldr	r3, [pc, #176]	; (8007a60 <xTaskPriorityInherit+0xe0>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b2:	f1c3 0207 	rsb	r2, r3, #7
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	6959      	ldr	r1, [r3, #20]
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c2:	4613      	mov	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	4413      	add	r3, r2
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	4a26      	ldr	r2, [pc, #152]	; (8007a64 <xTaskPriorityInherit+0xe4>)
 80079cc:	4413      	add	r3, r2
 80079ce:	4299      	cmp	r1, r3
 80079d0:	d12f      	bne.n	8007a32 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	3304      	adds	r3, #4
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fe fbb4 	bl	8006144 <uxListRemove>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10a      	bne.n	80079f8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e6:	2201      	movs	r2, #1
 80079e8:	fa02 f303 	lsl.w	r3, r2, r3
 80079ec:	43da      	mvns	r2, r3
 80079ee:	4b1e      	ldr	r3, [pc, #120]	; (8007a68 <xTaskPriorityInherit+0xe8>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4013      	ands	r3, r2
 80079f4:	4a1c      	ldr	r2, [pc, #112]	; (8007a68 <xTaskPriorityInherit+0xe8>)
 80079f6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80079f8:	4b19      	ldr	r3, [pc, #100]	; (8007a60 <xTaskPriorityInherit+0xe0>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a06:	2201      	movs	r2, #1
 8007a08:	409a      	lsls	r2, r3
 8007a0a:	4b17      	ldr	r3, [pc, #92]	; (8007a68 <xTaskPriorityInherit+0xe8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	4a15      	ldr	r2, [pc, #84]	; (8007a68 <xTaskPriorityInherit+0xe8>)
 8007a12:	6013      	str	r3, [r2, #0]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a18:	4613      	mov	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	4a10      	ldr	r2, [pc, #64]	; (8007a64 <xTaskPriorityInherit+0xe4>)
 8007a22:	441a      	add	r2, r3
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	3304      	adds	r3, #4
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	f7fe fb2f 	bl	800608e <vListInsertEnd>
 8007a30:	e004      	b.n	8007a3c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a32:	4b0b      	ldr	r3, [pc, #44]	; (8007a60 <xTaskPriorityInherit+0xe0>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	60fb      	str	r3, [r7, #12]
 8007a40:	e008      	b.n	8007a54 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a46:	4b06      	ldr	r3, [pc, #24]	; (8007a60 <xTaskPriorityInherit+0xe0>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d201      	bcs.n	8007a54 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007a50:	2301      	movs	r3, #1
 8007a52:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a54:	68fb      	ldr	r3, [r7, #12]
	}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	20000398 	.word	0x20000398
 8007a64:	2000039c 	.word	0x2000039c
 8007a68:	200004a0 	.word	0x200004a0

08007a6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b086      	sub	sp, #24
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d06e      	beq.n	8007b60 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a82:	4b3a      	ldr	r3, [pc, #232]	; (8007b6c <xTaskPriorityDisinherit+0x100>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d00a      	beq.n	8007aa2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a90:	f383 8811 	msr	BASEPRI, r3
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	f3bf 8f4f 	dsb	sy
 8007a9c:	60fb      	str	r3, [r7, #12]
}
 8007a9e:	bf00      	nop
 8007aa0:	e7fe      	b.n	8007aa0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10a      	bne.n	8007ac0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aae:	f383 8811 	msr	BASEPRI, r3
 8007ab2:	f3bf 8f6f 	isb	sy
 8007ab6:	f3bf 8f4f 	dsb	sy
 8007aba:	60bb      	str	r3, [r7, #8]
}
 8007abc:	bf00      	nop
 8007abe:	e7fe      	b.n	8007abe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ac4:	1e5a      	subs	r2, r3, #1
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d044      	beq.n	8007b60 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d140      	bne.n	8007b60 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fe fb2e 	bl	8006144 <uxListRemove>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d115      	bne.n	8007b1a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007af2:	491f      	ldr	r1, [pc, #124]	; (8007b70 <xTaskPriorityDisinherit+0x104>)
 8007af4:	4613      	mov	r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	440b      	add	r3, r1
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10a      	bne.n	8007b1a <xTaskPriorityDisinherit+0xae>
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b08:	2201      	movs	r2, #1
 8007b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0e:	43da      	mvns	r2, r3
 8007b10:	4b18      	ldr	r3, [pc, #96]	; (8007b74 <xTaskPriorityDisinherit+0x108>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4013      	ands	r3, r2
 8007b16:	4a17      	ldr	r2, [pc, #92]	; (8007b74 <xTaskPriorityDisinherit+0x108>)
 8007b18:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b26:	f1c3 0207 	rsb	r2, r3, #7
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b32:	2201      	movs	r2, #1
 8007b34:	409a      	lsls	r2, r3
 8007b36:	4b0f      	ldr	r3, [pc, #60]	; (8007b74 <xTaskPriorityDisinherit+0x108>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	4a0d      	ldr	r2, [pc, #52]	; (8007b74 <xTaskPriorityDisinherit+0x108>)
 8007b3e:	6013      	str	r3, [r2, #0]
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b44:	4613      	mov	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	4a08      	ldr	r2, [pc, #32]	; (8007b70 <xTaskPriorityDisinherit+0x104>)
 8007b4e:	441a      	add	r2, r3
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	3304      	adds	r3, #4
 8007b54:	4619      	mov	r1, r3
 8007b56:	4610      	mov	r0, r2
 8007b58:	f7fe fa99 	bl	800608e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b60:	697b      	ldr	r3, [r7, #20]
	}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3718      	adds	r7, #24
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	20000398 	.word	0x20000398
 8007b70:	2000039c 	.word	0x2000039c
 8007b74:	200004a0 	.word	0x200004a0

08007b78 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b86:	2301      	movs	r3, #1
 8007b88:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d077      	beq.n	8007c80 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10a      	bne.n	8007bae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	60fb      	str	r3, [r7, #12]
}
 8007baa:	bf00      	nop
 8007bac:	e7fe      	b.n	8007bac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d902      	bls.n	8007bbe <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	61fb      	str	r3, [r7, #28]
 8007bbc:	e002      	b.n	8007bc4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bc2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc8:	69fa      	ldr	r2, [r7, #28]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d058      	beq.n	8007c80 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d153      	bne.n	8007c80 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007bd8:	4b2b      	ldr	r3, [pc, #172]	; (8007c88 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d10a      	bne.n	8007bf8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	60bb      	str	r3, [r7, #8]
}
 8007bf4:	bf00      	nop
 8007bf6:	e7fe      	b.n	8007bf6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	69fa      	ldr	r2, [r7, #28]
 8007c02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	db04      	blt.n	8007c16 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	f1c3 0207 	rsb	r2, r3, #7
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	6959      	ldr	r1, [r3, #20]
 8007c1a:	693a      	ldr	r2, [r7, #16]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4413      	add	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4a19      	ldr	r2, [pc, #100]	; (8007c8c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007c26:	4413      	add	r3, r2
 8007c28:	4299      	cmp	r1, r3
 8007c2a:	d129      	bne.n	8007c80 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	3304      	adds	r3, #4
 8007c30:	4618      	mov	r0, r3
 8007c32:	f7fe fa87 	bl	8006144 <uxListRemove>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10a      	bne.n	8007c52 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c40:	2201      	movs	r2, #1
 8007c42:	fa02 f303 	lsl.w	r3, r2, r3
 8007c46:	43da      	mvns	r2, r3
 8007c48:	4b11      	ldr	r3, [pc, #68]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007c50:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c56:	2201      	movs	r2, #1
 8007c58:	409a      	lsls	r2, r3
 8007c5a:	4b0d      	ldr	r3, [pc, #52]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	4a0b      	ldr	r2, [pc, #44]	; (8007c90 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007c62:	6013      	str	r3, [r2, #0]
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c68:	4613      	mov	r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	4413      	add	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4a06      	ldr	r2, [pc, #24]	; (8007c8c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007c72:	441a      	add	r2, r3
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	3304      	adds	r3, #4
 8007c78:	4619      	mov	r1, r3
 8007c7a:	4610      	mov	r0, r2
 8007c7c:	f7fe fa07 	bl	800608e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c80:	bf00      	nop
 8007c82:	3720      	adds	r7, #32
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	20000398 	.word	0x20000398
 8007c8c:	2000039c 	.word	0x2000039c
 8007c90:	200004a0 	.word	0x200004a0

08007c94 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007c94:	b480      	push	{r7}
 8007c96:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007c98:	4b07      	ldr	r3, [pc, #28]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d004      	beq.n	8007caa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007ca0:	4b05      	ldr	r3, [pc, #20]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ca6:	3201      	adds	r2, #1
 8007ca8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007caa:	4b03      	ldr	r3, [pc, #12]	; (8007cb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007cac:	681b      	ldr	r3, [r3, #0]
	}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bc80      	pop	{r7}
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20000398 	.word	0x20000398

08007cbc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007cc6:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ccc:	4b28      	ldr	r3, [pc, #160]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3304      	adds	r3, #4
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7fe fa36 	bl	8006144 <uxListRemove>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10b      	bne.n	8007cf6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007cde:	4b24      	ldr	r3, [pc, #144]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cea:	43da      	mvns	r2, r3
 8007cec:	4b21      	ldr	r3, [pc, #132]	; (8007d74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	4a20      	ldr	r2, [pc, #128]	; (8007d74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007cf4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfc:	d10a      	bne.n	8007d14 <prvAddCurrentTaskToDelayedList+0x58>
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d007      	beq.n	8007d14 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d04:	4b1a      	ldr	r3, [pc, #104]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	3304      	adds	r3, #4
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	481a      	ldr	r0, [pc, #104]	; (8007d78 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007d0e:	f7fe f9be 	bl	800608e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d12:	e026      	b.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4413      	add	r3, r2
 8007d1a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d1c:	4b14      	ldr	r3, [pc, #80]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d209      	bcs.n	8007d40 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d2c:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <prvAddCurrentTaskToDelayedList+0xc0>)
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	4b0f      	ldr	r3, [pc, #60]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	3304      	adds	r3, #4
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f7fe f9cb 	bl	80060d4 <vListInsert>
}
 8007d3e:	e010      	b.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d40:	4b0f      	ldr	r3, [pc, #60]	; (8007d80 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	4b0a      	ldr	r3, [pc, #40]	; (8007d70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3304      	adds	r3, #4
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	f7fe f9c1 	bl	80060d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007d52:	4b0c      	ldr	r3, [pc, #48]	; (8007d84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d202      	bcs.n	8007d62 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007d5c:	4a09      	ldr	r2, [pc, #36]	; (8007d84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	6013      	str	r3, [r2, #0]
}
 8007d62:	bf00      	nop
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	2000049c 	.word	0x2000049c
 8007d70:	20000398 	.word	0x20000398
 8007d74:	200004a0 	.word	0x200004a0
 8007d78:	20000484 	.word	0x20000484
 8007d7c:	20000454 	.word	0x20000454
 8007d80:	20000450 	.word	0x20000450
 8007d84:	200004b8 	.word	0x200004b8

08007d88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	3b04      	subs	r3, #4
 8007d98:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007da0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	3b04      	subs	r3, #4
 8007da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	f023 0201 	bic.w	r2, r3, #1
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3b04      	subs	r3, #4
 8007db6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007db8:	4a08      	ldr	r2, [pc, #32]	; (8007ddc <pxPortInitialiseStack+0x54>)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	3b14      	subs	r3, #20
 8007dc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	3b20      	subs	r3, #32
 8007dce:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bc80      	pop	{r7}
 8007dda:	4770      	bx	lr
 8007ddc:	08007de1 	.word	0x08007de1

08007de0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007de6:	2300      	movs	r3, #0
 8007de8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007dea:	4b12      	ldr	r3, [pc, #72]	; (8007e34 <prvTaskExitError+0x54>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df2:	d00a      	beq.n	8007e0a <prvTaskExitError+0x2a>
	__asm volatile
 8007df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df8:	f383 8811 	msr	BASEPRI, r3
 8007dfc:	f3bf 8f6f 	isb	sy
 8007e00:	f3bf 8f4f 	dsb	sy
 8007e04:	60fb      	str	r3, [r7, #12]
}
 8007e06:	bf00      	nop
 8007e08:	e7fe      	b.n	8007e08 <prvTaskExitError+0x28>
	__asm volatile
 8007e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e0e:	f383 8811 	msr	BASEPRI, r3
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	60bb      	str	r3, [r7, #8]
}
 8007e1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e1e:	bf00      	nop
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0fc      	beq.n	8007e20 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e26:	bf00      	nop
 8007e28:	bf00      	nop
 8007e2a:	3714      	adds	r7, #20
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bc80      	pop	{r7}
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	2000000c 	.word	0x2000000c
	...

08007e40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e40:	4b07      	ldr	r3, [pc, #28]	; (8007e60 <pxCurrentTCBConst2>)
 8007e42:	6819      	ldr	r1, [r3, #0]
 8007e44:	6808      	ldr	r0, [r1, #0]
 8007e46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e4a:	f380 8809 	msr	PSP, r0
 8007e4e:	f3bf 8f6f 	isb	sy
 8007e52:	f04f 0000 	mov.w	r0, #0
 8007e56:	f380 8811 	msr	BASEPRI, r0
 8007e5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007e5e:	4770      	bx	lr

08007e60 <pxCurrentTCBConst2>:
 8007e60:	20000398 	.word	0x20000398
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e64:	bf00      	nop
 8007e66:	bf00      	nop

08007e68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007e68:	4806      	ldr	r0, [pc, #24]	; (8007e84 <prvPortStartFirstTask+0x1c>)
 8007e6a:	6800      	ldr	r0, [r0, #0]
 8007e6c:	6800      	ldr	r0, [r0, #0]
 8007e6e:	f380 8808 	msr	MSP, r0
 8007e72:	b662      	cpsie	i
 8007e74:	b661      	cpsie	f
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	df00      	svc	0
 8007e80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e82:	bf00      	nop
 8007e84:	e000ed08 	.word	0xe000ed08

08007e88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e8e:	4b32      	ldr	r3, [pc, #200]	; (8007f58 <xPortStartScheduler+0xd0>)
 8007e90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	22ff      	movs	r2, #255	; 0xff
 8007e9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ea8:	78fb      	ldrb	r3, [r7, #3]
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	4b2a      	ldr	r3, [pc, #168]	; (8007f5c <xPortStartScheduler+0xd4>)
 8007eb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007eb6:	4b2a      	ldr	r3, [pc, #168]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007eb8:	2207      	movs	r2, #7
 8007eba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ebc:	e009      	b.n	8007ed2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007ebe:	4b28      	ldr	r3, [pc, #160]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	4a26      	ldr	r2, [pc, #152]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007ec6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ec8:	78fb      	ldrb	r3, [r7, #3]
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	005b      	lsls	r3, r3, #1
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ed2:	78fb      	ldrb	r3, [r7, #3]
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eda:	2b80      	cmp	r3, #128	; 0x80
 8007edc:	d0ef      	beq.n	8007ebe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ede:	4b20      	ldr	r3, [pc, #128]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f1c3 0307 	rsb	r3, r3, #7
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	d00a      	beq.n	8007f00 <xPortStartScheduler+0x78>
	__asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	60bb      	str	r3, [r7, #8]
}
 8007efc:	bf00      	nop
 8007efe:	e7fe      	b.n	8007efe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f00:	4b17      	ldr	r3, [pc, #92]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	021b      	lsls	r3, r3, #8
 8007f06:	4a16      	ldr	r2, [pc, #88]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007f08:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f0a:	4b15      	ldr	r3, [pc, #84]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f12:	4a13      	ldr	r2, [pc, #76]	; (8007f60 <xPortStartScheduler+0xd8>)
 8007f14:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	b2da      	uxtb	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f1e:	4b11      	ldr	r3, [pc, #68]	; (8007f64 <xPortStartScheduler+0xdc>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a10      	ldr	r2, [pc, #64]	; (8007f64 <xPortStartScheduler+0xdc>)
 8007f24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f28:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f2a:	4b0e      	ldr	r3, [pc, #56]	; (8007f64 <xPortStartScheduler+0xdc>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a0d      	ldr	r2, [pc, #52]	; (8007f64 <xPortStartScheduler+0xdc>)
 8007f30:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f34:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f36:	f000 f8b9 	bl	80080ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f3a:	4b0b      	ldr	r3, [pc, #44]	; (8007f68 <xPortStartScheduler+0xe0>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f40:	f7ff ff92 	bl	8007e68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f44:	f7ff fab8 	bl	80074b8 <vTaskSwitchContext>
	prvTaskExitError();
 8007f48:	f7ff ff4a 	bl	8007de0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	e000e400 	.word	0xe000e400
 8007f5c:	200004c4 	.word	0x200004c4
 8007f60:	200004c8 	.word	0x200004c8
 8007f64:	e000ed20 	.word	0xe000ed20
 8007f68:	2000000c 	.word	0x2000000c

08007f6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
	__asm volatile
 8007f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f76:	f383 8811 	msr	BASEPRI, r3
 8007f7a:	f3bf 8f6f 	isb	sy
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	607b      	str	r3, [r7, #4]
}
 8007f84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f86:	4b0f      	ldr	r3, [pc, #60]	; (8007fc4 <vPortEnterCritical+0x58>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	4a0d      	ldr	r2, [pc, #52]	; (8007fc4 <vPortEnterCritical+0x58>)
 8007f8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f90:	4b0c      	ldr	r3, [pc, #48]	; (8007fc4 <vPortEnterCritical+0x58>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d10f      	bne.n	8007fb8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f98:	4b0b      	ldr	r3, [pc, #44]	; (8007fc8 <vPortEnterCritical+0x5c>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00a      	beq.n	8007fb8 <vPortEnterCritical+0x4c>
	__asm volatile
 8007fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa6:	f383 8811 	msr	BASEPRI, r3
 8007faa:	f3bf 8f6f 	isb	sy
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	603b      	str	r3, [r7, #0]
}
 8007fb4:	bf00      	nop
 8007fb6:	e7fe      	b.n	8007fb6 <vPortEnterCritical+0x4a>
	}
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bc80      	pop	{r7}
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	2000000c 	.word	0x2000000c
 8007fc8:	e000ed04 	.word	0xe000ed04

08007fcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fd2:	4b11      	ldr	r3, [pc, #68]	; (8008018 <vPortExitCritical+0x4c>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10a      	bne.n	8007ff0 <vPortExitCritical+0x24>
	__asm volatile
 8007fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fde:	f383 8811 	msr	BASEPRI, r3
 8007fe2:	f3bf 8f6f 	isb	sy
 8007fe6:	f3bf 8f4f 	dsb	sy
 8007fea:	607b      	str	r3, [r7, #4]
}
 8007fec:	bf00      	nop
 8007fee:	e7fe      	b.n	8007fee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ff0:	4b09      	ldr	r3, [pc, #36]	; (8008018 <vPortExitCritical+0x4c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	4a08      	ldr	r2, [pc, #32]	; (8008018 <vPortExitCritical+0x4c>)
 8007ff8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ffa:	4b07      	ldr	r3, [pc, #28]	; (8008018 <vPortExitCritical+0x4c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d105      	bne.n	800800e <vPortExitCritical+0x42>
 8008002:	2300      	movs	r3, #0
 8008004:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	f383 8811 	msr	BASEPRI, r3
}
 800800c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr
 8008018:	2000000c 	.word	0x2000000c
 800801c:	00000000 	.word	0x00000000

08008020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008020:	f3ef 8009 	mrs	r0, PSP
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	4b0d      	ldr	r3, [pc, #52]	; (8008060 <pxCurrentTCBConst>)
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008030:	6010      	str	r0, [r2, #0]
 8008032:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008036:	f04f 0050 	mov.w	r0, #80	; 0x50
 800803a:	f380 8811 	msr	BASEPRI, r0
 800803e:	f7ff fa3b 	bl	80074b8 <vTaskSwitchContext>
 8008042:	f04f 0000 	mov.w	r0, #0
 8008046:	f380 8811 	msr	BASEPRI, r0
 800804a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800804e:	6819      	ldr	r1, [r3, #0]
 8008050:	6808      	ldr	r0, [r1, #0]
 8008052:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008056:	f380 8809 	msr	PSP, r0
 800805a:	f3bf 8f6f 	isb	sy
 800805e:	4770      	bx	lr

08008060 <pxCurrentTCBConst>:
 8008060:	20000398 	.word	0x20000398
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008064:	bf00      	nop
 8008066:	bf00      	nop

08008068 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	607b      	str	r3, [r7, #4]
}
 8008080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008082:	f7ff f961 	bl	8007348 <xTaskIncrementTick>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d003      	beq.n	8008094 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800808c:	4b06      	ldr	r3, [pc, #24]	; (80080a8 <SysTick_Handler+0x40>)
 800808e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008092:	601a      	str	r2, [r3, #0]
 8008094:	2300      	movs	r3, #0
 8008096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	f383 8811 	msr	BASEPRI, r3
}
 800809e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	e000ed04 	.word	0xe000ed04

080080ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080b0:	4b0a      	ldr	r3, [pc, #40]	; (80080dc <vPortSetupTimerInterrupt+0x30>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080b6:	4b0a      	ldr	r3, [pc, #40]	; (80080e0 <vPortSetupTimerInterrupt+0x34>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080bc:	4b09      	ldr	r3, [pc, #36]	; (80080e4 <vPortSetupTimerInterrupt+0x38>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a09      	ldr	r2, [pc, #36]	; (80080e8 <vPortSetupTimerInterrupt+0x3c>)
 80080c2:	fba2 2303 	umull	r2, r3, r2, r3
 80080c6:	099b      	lsrs	r3, r3, #6
 80080c8:	4a08      	ldr	r2, [pc, #32]	; (80080ec <vPortSetupTimerInterrupt+0x40>)
 80080ca:	3b01      	subs	r3, #1
 80080cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ce:	4b03      	ldr	r3, [pc, #12]	; (80080dc <vPortSetupTimerInterrupt+0x30>)
 80080d0:	2207      	movs	r2, #7
 80080d2:	601a      	str	r2, [r3, #0]
}
 80080d4:	bf00      	nop
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bc80      	pop	{r7}
 80080da:	4770      	bx	lr
 80080dc:	e000e010 	.word	0xe000e010
 80080e0:	e000e018 	.word	0xe000e018
 80080e4:	20000000 	.word	0x20000000
 80080e8:	10624dd3 	.word	0x10624dd3
 80080ec:	e000e014 	.word	0xe000e014

080080f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80080f0:	b480      	push	{r7}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080f6:	f3ef 8305 	mrs	r3, IPSR
 80080fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b0f      	cmp	r3, #15
 8008100:	d914      	bls.n	800812c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008102:	4a16      	ldr	r2, [pc, #88]	; (800815c <vPortValidateInterruptPriority+0x6c>)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800810c:	4b14      	ldr	r3, [pc, #80]	; (8008160 <vPortValidateInterruptPriority+0x70>)
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	7afa      	ldrb	r2, [r7, #11]
 8008112:	429a      	cmp	r2, r3
 8008114:	d20a      	bcs.n	800812c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800811a:	f383 8811 	msr	BASEPRI, r3
 800811e:	f3bf 8f6f 	isb	sy
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	607b      	str	r3, [r7, #4]
}
 8008128:	bf00      	nop
 800812a:	e7fe      	b.n	800812a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800812c:	4b0d      	ldr	r3, [pc, #52]	; (8008164 <vPortValidateInterruptPriority+0x74>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008134:	4b0c      	ldr	r3, [pc, #48]	; (8008168 <vPortValidateInterruptPriority+0x78>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	429a      	cmp	r2, r3
 800813a:	d90a      	bls.n	8008152 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800813c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	603b      	str	r3, [r7, #0]
}
 800814e:	bf00      	nop
 8008150:	e7fe      	b.n	8008150 <vPortValidateInterruptPriority+0x60>
	}
 8008152:	bf00      	nop
 8008154:	3714      	adds	r7, #20
 8008156:	46bd      	mov	sp, r7
 8008158:	bc80      	pop	{r7}
 800815a:	4770      	bx	lr
 800815c:	e000e3f0 	.word	0xe000e3f0
 8008160:	200004c4 	.word	0x200004c4
 8008164:	e000ed0c 	.word	0xe000ed0c
 8008168:	200004c8 	.word	0x200004c8

0800816c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08a      	sub	sp, #40	; 0x28
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008174:	2300      	movs	r3, #0
 8008176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008178:	f7ff f81c 	bl	80071b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800817c:	4b5b      	ldr	r3, [pc, #364]	; (80082ec <pvPortMalloc+0x180>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008184:	f000 f920 	bl	80083c8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008188:	4b59      	ldr	r3, [pc, #356]	; (80082f0 <pvPortMalloc+0x184>)
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4013      	ands	r3, r2
 8008190:	2b00      	cmp	r3, #0
 8008192:	f040 8093 	bne.w	80082bc <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d01d      	beq.n	80081d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800819c:	2208      	movs	r2, #8
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4413      	add	r3, r2
 80081a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f003 0307 	and.w	r3, r3, #7
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d014      	beq.n	80081d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f023 0307 	bic.w	r3, r3, #7
 80081b4:	3308      	adds	r3, #8
 80081b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f003 0307 	and.w	r3, r3, #7
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <pvPortMalloc+0x6c>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	617b      	str	r3, [r7, #20]
}
 80081d4:	bf00      	nop
 80081d6:	e7fe      	b.n	80081d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d06e      	beq.n	80082bc <pvPortMalloc+0x150>
 80081de:	4b45      	ldr	r3, [pc, #276]	; (80082f4 <pvPortMalloc+0x188>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d869      	bhi.n	80082bc <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081e8:	4b43      	ldr	r3, [pc, #268]	; (80082f8 <pvPortMalloc+0x18c>)
 80081ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081ec:	4b42      	ldr	r3, [pc, #264]	; (80082f8 <pvPortMalloc+0x18c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081f2:	e004      	b.n	80081fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80081f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	429a      	cmp	r2, r3
 8008206:	d903      	bls.n	8008210 <pvPortMalloc+0xa4>
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d1f1      	bne.n	80081f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008210:	4b36      	ldr	r3, [pc, #216]	; (80082ec <pvPortMalloc+0x180>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008216:	429a      	cmp	r2, r3
 8008218:	d050      	beq.n	80082bc <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2208      	movs	r2, #8
 8008220:	4413      	add	r3, r2
 8008222:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	6a3b      	ldr	r3, [r7, #32]
 800822a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	1ad2      	subs	r2, r2, r3
 8008234:	2308      	movs	r3, #8
 8008236:	005b      	lsls	r3, r3, #1
 8008238:	429a      	cmp	r2, r3
 800823a:	d91f      	bls.n	800827c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800823c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4413      	add	r3, r2
 8008242:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	f003 0307 	and.w	r3, r3, #7
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00a      	beq.n	8008264 <pvPortMalloc+0xf8>
	__asm volatile
 800824e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	613b      	str	r3, [r7, #16]
}
 8008260:	bf00      	nop
 8008262:	e7fe      	b.n	8008262 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	1ad2      	subs	r2, r2, r3
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008276:	69b8      	ldr	r0, [r7, #24]
 8008278:	f000 f908 	bl	800848c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800827c:	4b1d      	ldr	r3, [pc, #116]	; (80082f4 <pvPortMalloc+0x188>)
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	4a1b      	ldr	r2, [pc, #108]	; (80082f4 <pvPortMalloc+0x188>)
 8008288:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800828a:	4b1a      	ldr	r3, [pc, #104]	; (80082f4 <pvPortMalloc+0x188>)
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	4b1b      	ldr	r3, [pc, #108]	; (80082fc <pvPortMalloc+0x190>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	429a      	cmp	r2, r3
 8008294:	d203      	bcs.n	800829e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008296:	4b17      	ldr	r3, [pc, #92]	; (80082f4 <pvPortMalloc+0x188>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a18      	ldr	r2, [pc, #96]	; (80082fc <pvPortMalloc+0x190>)
 800829c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800829e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a0:	685a      	ldr	r2, [r3, #4]
 80082a2:	4b13      	ldr	r3, [pc, #76]	; (80082f0 <pvPortMalloc+0x184>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	431a      	orrs	r2, r3
 80082a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082b2:	4b13      	ldr	r3, [pc, #76]	; (8008300 <pvPortMalloc+0x194>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	3301      	adds	r3, #1
 80082b8:	4a11      	ldr	r2, [pc, #68]	; (8008300 <pvPortMalloc+0x194>)
 80082ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082bc:	f7fe ff88 	bl	80071d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	f003 0307 	and.w	r3, r3, #7
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d00a      	beq.n	80082e0 <pvPortMalloc+0x174>
	__asm volatile
 80082ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	60fb      	str	r3, [r7, #12]
}
 80082dc:	bf00      	nop
 80082de:	e7fe      	b.n	80082de <pvPortMalloc+0x172>
	return pvReturn;
 80082e0:	69fb      	ldr	r3, [r7, #28]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3728      	adds	r7, #40	; 0x28
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	200010d4 	.word	0x200010d4
 80082f0:	200010e8 	.word	0x200010e8
 80082f4:	200010d8 	.word	0x200010d8
 80082f8:	200010cc 	.word	0x200010cc
 80082fc:	200010dc 	.word	0x200010dc
 8008300:	200010e0 	.word	0x200010e0

08008304 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b086      	sub	sp, #24
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d04d      	beq.n	80083b2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008316:	2308      	movs	r3, #8
 8008318:	425b      	negs	r3, r3
 800831a:	697a      	ldr	r2, [r7, #20]
 800831c:	4413      	add	r3, r2
 800831e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	4b24      	ldr	r3, [pc, #144]	; (80083bc <vPortFree+0xb8>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4013      	ands	r3, r2
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10a      	bne.n	8008348 <vPortFree+0x44>
	__asm volatile
 8008332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008336:	f383 8811 	msr	BASEPRI, r3
 800833a:	f3bf 8f6f 	isb	sy
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	60fb      	str	r3, [r7, #12]
}
 8008344:	bf00      	nop
 8008346:	e7fe      	b.n	8008346 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00a      	beq.n	8008366 <vPortFree+0x62>
	__asm volatile
 8008350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008354:	f383 8811 	msr	BASEPRI, r3
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	f3bf 8f4f 	dsb	sy
 8008360:	60bb      	str	r3, [r7, #8]
}
 8008362:	bf00      	nop
 8008364:	e7fe      	b.n	8008364 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	685a      	ldr	r2, [r3, #4]
 800836a:	4b14      	ldr	r3, [pc, #80]	; (80083bc <vPortFree+0xb8>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4013      	ands	r3, r2
 8008370:	2b00      	cmp	r3, #0
 8008372:	d01e      	beq.n	80083b2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d11a      	bne.n	80083b2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	4b0e      	ldr	r3, [pc, #56]	; (80083bc <vPortFree+0xb8>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	43db      	mvns	r3, r3
 8008386:	401a      	ands	r2, r3
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800838c:	f7fe ff12 	bl	80071b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	4b0a      	ldr	r3, [pc, #40]	; (80083c0 <vPortFree+0xbc>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4413      	add	r3, r2
 800839a:	4a09      	ldr	r2, [pc, #36]	; (80083c0 <vPortFree+0xbc>)
 800839c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800839e:	6938      	ldr	r0, [r7, #16]
 80083a0:	f000 f874 	bl	800848c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083a4:	4b07      	ldr	r3, [pc, #28]	; (80083c4 <vPortFree+0xc0>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3301      	adds	r3, #1
 80083aa:	4a06      	ldr	r2, [pc, #24]	; (80083c4 <vPortFree+0xc0>)
 80083ac:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083ae:	f7fe ff0f 	bl	80071d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083b2:	bf00      	nop
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	200010e8 	.word	0x200010e8
 80083c0:	200010d8 	.word	0x200010d8
 80083c4:	200010e4 	.word	0x200010e4

080083c8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80083d2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083d4:	4b27      	ldr	r3, [pc, #156]	; (8008474 <prvHeapInit+0xac>)
 80083d6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00c      	beq.n	80083fc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	3307      	adds	r3, #7
 80083e6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f023 0307 	bic.w	r3, r3, #7
 80083ee:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	4a1f      	ldr	r2, [pc, #124]	; (8008474 <prvHeapInit+0xac>)
 80083f8:	4413      	add	r3, r2
 80083fa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008400:	4a1d      	ldr	r2, [pc, #116]	; (8008478 <prvHeapInit+0xb0>)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008406:	4b1c      	ldr	r3, [pc, #112]	; (8008478 <prvHeapInit+0xb0>)
 8008408:	2200      	movs	r2, #0
 800840a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	4413      	add	r3, r2
 8008412:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008414:	2208      	movs	r2, #8
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	1a9b      	subs	r3, r3, r2
 800841a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f023 0307 	bic.w	r3, r3, #7
 8008422:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	4a15      	ldr	r2, [pc, #84]	; (800847c <prvHeapInit+0xb4>)
 8008428:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800842a:	4b14      	ldr	r3, [pc, #80]	; (800847c <prvHeapInit+0xb4>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2200      	movs	r2, #0
 8008430:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008432:	4b12      	ldr	r3, [pc, #72]	; (800847c <prvHeapInit+0xb4>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	1ad2      	subs	r2, r2, r3
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008448:	4b0c      	ldr	r3, [pc, #48]	; (800847c <prvHeapInit+0xb4>)
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	4a0a      	ldr	r2, [pc, #40]	; (8008480 <prvHeapInit+0xb8>)
 8008456:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	4a09      	ldr	r2, [pc, #36]	; (8008484 <prvHeapInit+0xbc>)
 800845e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008460:	4b09      	ldr	r3, [pc, #36]	; (8008488 <prvHeapInit+0xc0>)
 8008462:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008466:	601a      	str	r2, [r3, #0]
}
 8008468:	bf00      	nop
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	bc80      	pop	{r7}
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	200004cc 	.word	0x200004cc
 8008478:	200010cc 	.word	0x200010cc
 800847c:	200010d4 	.word	0x200010d4
 8008480:	200010dc 	.word	0x200010dc
 8008484:	200010d8 	.word	0x200010d8
 8008488:	200010e8 	.word	0x200010e8

0800848c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008494:	4b27      	ldr	r3, [pc, #156]	; (8008534 <prvInsertBlockIntoFreeList+0xa8>)
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e002      	b.n	80084a0 <prvInsertBlockIntoFreeList+0x14>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d8f7      	bhi.n	800849a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	68ba      	ldr	r2, [r7, #8]
 80084b4:	4413      	add	r3, r2
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d108      	bne.n	80084ce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	685a      	ldr	r2, [r3, #4]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	441a      	add	r2, r3
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	68ba      	ldr	r2, [r7, #8]
 80084d8:	441a      	add	r2, r3
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d118      	bne.n	8008514 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	4b14      	ldr	r3, [pc, #80]	; (8008538 <prvInsertBlockIntoFreeList+0xac>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d00d      	beq.n	800850a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	685a      	ldr	r2, [r3, #4]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	441a      	add	r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	e008      	b.n	800851c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800850a:	4b0b      	ldr	r3, [pc, #44]	; (8008538 <prvInsertBlockIntoFreeList+0xac>)
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	e003      	b.n	800851c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	429a      	cmp	r2, r3
 8008522:	d002      	beq.n	800852a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800852a:	bf00      	nop
 800852c:	3714      	adds	r7, #20
 800852e:	46bd      	mov	sp, r7
 8008530:	bc80      	pop	{r7}
 8008532:	4770      	bx	lr
 8008534:	200010cc 	.word	0x200010cc
 8008538:	200010d4 	.word	0x200010d4

0800853c <__errno>:
 800853c:	4b01      	ldr	r3, [pc, #4]	; (8008544 <__errno+0x8>)
 800853e:	6818      	ldr	r0, [r3, #0]
 8008540:	4770      	bx	lr
 8008542:	bf00      	nop
 8008544:	20000010 	.word	0x20000010

08008548 <__libc_init_array>:
 8008548:	b570      	push	{r4, r5, r6, lr}
 800854a:	2600      	movs	r6, #0
 800854c:	4d0c      	ldr	r5, [pc, #48]	; (8008580 <__libc_init_array+0x38>)
 800854e:	4c0d      	ldr	r4, [pc, #52]	; (8008584 <__libc_init_array+0x3c>)
 8008550:	1b64      	subs	r4, r4, r5
 8008552:	10a4      	asrs	r4, r4, #2
 8008554:	42a6      	cmp	r6, r4
 8008556:	d109      	bne.n	800856c <__libc_init_array+0x24>
 8008558:	f000 fd12 	bl	8008f80 <_init>
 800855c:	2600      	movs	r6, #0
 800855e:	4d0a      	ldr	r5, [pc, #40]	; (8008588 <__libc_init_array+0x40>)
 8008560:	4c0a      	ldr	r4, [pc, #40]	; (800858c <__libc_init_array+0x44>)
 8008562:	1b64      	subs	r4, r4, r5
 8008564:	10a4      	asrs	r4, r4, #2
 8008566:	42a6      	cmp	r6, r4
 8008568:	d105      	bne.n	8008576 <__libc_init_array+0x2e>
 800856a:	bd70      	pop	{r4, r5, r6, pc}
 800856c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008570:	4798      	blx	r3
 8008572:	3601      	adds	r6, #1
 8008574:	e7ee      	b.n	8008554 <__libc_init_array+0xc>
 8008576:	f855 3b04 	ldr.w	r3, [r5], #4
 800857a:	4798      	blx	r3
 800857c:	3601      	adds	r6, #1
 800857e:	e7f2      	b.n	8008566 <__libc_init_array+0x1e>
 8008580:	080094c0 	.word	0x080094c0
 8008584:	080094c0 	.word	0x080094c0
 8008588:	080094c0 	.word	0x080094c0
 800858c:	080094c4 	.word	0x080094c4

08008590 <__retarget_lock_acquire_recursive>:
 8008590:	4770      	bx	lr

08008592 <__retarget_lock_release_recursive>:
 8008592:	4770      	bx	lr

08008594 <memcpy>:
 8008594:	440a      	add	r2, r1
 8008596:	4291      	cmp	r1, r2
 8008598:	f100 33ff 	add.w	r3, r0, #4294967295
 800859c:	d100      	bne.n	80085a0 <memcpy+0xc>
 800859e:	4770      	bx	lr
 80085a0:	b510      	push	{r4, lr}
 80085a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085a6:	4291      	cmp	r1, r2
 80085a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085ac:	d1f9      	bne.n	80085a2 <memcpy+0xe>
 80085ae:	bd10      	pop	{r4, pc}

080085b0 <memset>:
 80085b0:	4603      	mov	r3, r0
 80085b2:	4402      	add	r2, r0
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d100      	bne.n	80085ba <memset+0xa>
 80085b8:	4770      	bx	lr
 80085ba:	f803 1b01 	strb.w	r1, [r3], #1
 80085be:	e7f9      	b.n	80085b4 <memset+0x4>

080085c0 <_malloc_r>:
 80085c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c2:	1ccd      	adds	r5, r1, #3
 80085c4:	f025 0503 	bic.w	r5, r5, #3
 80085c8:	3508      	adds	r5, #8
 80085ca:	2d0c      	cmp	r5, #12
 80085cc:	bf38      	it	cc
 80085ce:	250c      	movcc	r5, #12
 80085d0:	2d00      	cmp	r5, #0
 80085d2:	4606      	mov	r6, r0
 80085d4:	db01      	blt.n	80085da <_malloc_r+0x1a>
 80085d6:	42a9      	cmp	r1, r5
 80085d8:	d903      	bls.n	80085e2 <_malloc_r+0x22>
 80085da:	230c      	movs	r3, #12
 80085dc:	6033      	str	r3, [r6, #0]
 80085de:	2000      	movs	r0, #0
 80085e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085e2:	f000 f92d 	bl	8008840 <__malloc_lock>
 80085e6:	4921      	ldr	r1, [pc, #132]	; (800866c <_malloc_r+0xac>)
 80085e8:	680a      	ldr	r2, [r1, #0]
 80085ea:	4614      	mov	r4, r2
 80085ec:	b99c      	cbnz	r4, 8008616 <_malloc_r+0x56>
 80085ee:	4f20      	ldr	r7, [pc, #128]	; (8008670 <_malloc_r+0xb0>)
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	b923      	cbnz	r3, 80085fe <_malloc_r+0x3e>
 80085f4:	4621      	mov	r1, r4
 80085f6:	4630      	mov	r0, r6
 80085f8:	f000 f8a6 	bl	8008748 <_sbrk_r>
 80085fc:	6038      	str	r0, [r7, #0]
 80085fe:	4629      	mov	r1, r5
 8008600:	4630      	mov	r0, r6
 8008602:	f000 f8a1 	bl	8008748 <_sbrk_r>
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	d123      	bne.n	8008652 <_malloc_r+0x92>
 800860a:	230c      	movs	r3, #12
 800860c:	4630      	mov	r0, r6
 800860e:	6033      	str	r3, [r6, #0]
 8008610:	f000 f91c 	bl	800884c <__malloc_unlock>
 8008614:	e7e3      	b.n	80085de <_malloc_r+0x1e>
 8008616:	6823      	ldr	r3, [r4, #0]
 8008618:	1b5b      	subs	r3, r3, r5
 800861a:	d417      	bmi.n	800864c <_malloc_r+0x8c>
 800861c:	2b0b      	cmp	r3, #11
 800861e:	d903      	bls.n	8008628 <_malloc_r+0x68>
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	441c      	add	r4, r3
 8008624:	6025      	str	r5, [r4, #0]
 8008626:	e004      	b.n	8008632 <_malloc_r+0x72>
 8008628:	6863      	ldr	r3, [r4, #4]
 800862a:	42a2      	cmp	r2, r4
 800862c:	bf0c      	ite	eq
 800862e:	600b      	streq	r3, [r1, #0]
 8008630:	6053      	strne	r3, [r2, #4]
 8008632:	4630      	mov	r0, r6
 8008634:	f000 f90a 	bl	800884c <__malloc_unlock>
 8008638:	f104 000b 	add.w	r0, r4, #11
 800863c:	1d23      	adds	r3, r4, #4
 800863e:	f020 0007 	bic.w	r0, r0, #7
 8008642:	1ac2      	subs	r2, r0, r3
 8008644:	d0cc      	beq.n	80085e0 <_malloc_r+0x20>
 8008646:	1a1b      	subs	r3, r3, r0
 8008648:	50a3      	str	r3, [r4, r2]
 800864a:	e7c9      	b.n	80085e0 <_malloc_r+0x20>
 800864c:	4622      	mov	r2, r4
 800864e:	6864      	ldr	r4, [r4, #4]
 8008650:	e7cc      	b.n	80085ec <_malloc_r+0x2c>
 8008652:	1cc4      	adds	r4, r0, #3
 8008654:	f024 0403 	bic.w	r4, r4, #3
 8008658:	42a0      	cmp	r0, r4
 800865a:	d0e3      	beq.n	8008624 <_malloc_r+0x64>
 800865c:	1a21      	subs	r1, r4, r0
 800865e:	4630      	mov	r0, r6
 8008660:	f000 f872 	bl	8008748 <_sbrk_r>
 8008664:	3001      	adds	r0, #1
 8008666:	d1dd      	bne.n	8008624 <_malloc_r+0x64>
 8008668:	e7cf      	b.n	800860a <_malloc_r+0x4a>
 800866a:	bf00      	nop
 800866c:	200010ec 	.word	0x200010ec
 8008670:	200010f0 	.word	0x200010f0

08008674 <cleanup_glue>:
 8008674:	b538      	push	{r3, r4, r5, lr}
 8008676:	460c      	mov	r4, r1
 8008678:	6809      	ldr	r1, [r1, #0]
 800867a:	4605      	mov	r5, r0
 800867c:	b109      	cbz	r1, 8008682 <cleanup_glue+0xe>
 800867e:	f7ff fff9 	bl	8008674 <cleanup_glue>
 8008682:	4621      	mov	r1, r4
 8008684:	4628      	mov	r0, r5
 8008686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800868a:	f000 b8e5 	b.w	8008858 <_free_r>
	...

08008690 <_reclaim_reent>:
 8008690:	4b2c      	ldr	r3, [pc, #176]	; (8008744 <_reclaim_reent+0xb4>)
 8008692:	b570      	push	{r4, r5, r6, lr}
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4604      	mov	r4, r0
 8008698:	4283      	cmp	r3, r0
 800869a:	d051      	beq.n	8008740 <_reclaim_reent+0xb0>
 800869c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800869e:	b143      	cbz	r3, 80086b2 <_reclaim_reent+0x22>
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d14a      	bne.n	800873c <_reclaim_reent+0xac>
 80086a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086a8:	6819      	ldr	r1, [r3, #0]
 80086aa:	b111      	cbz	r1, 80086b2 <_reclaim_reent+0x22>
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 f8d3 	bl	8008858 <_free_r>
 80086b2:	6961      	ldr	r1, [r4, #20]
 80086b4:	b111      	cbz	r1, 80086bc <_reclaim_reent+0x2c>
 80086b6:	4620      	mov	r0, r4
 80086b8:	f000 f8ce 	bl	8008858 <_free_r>
 80086bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80086be:	b111      	cbz	r1, 80086c6 <_reclaim_reent+0x36>
 80086c0:	4620      	mov	r0, r4
 80086c2:	f000 f8c9 	bl	8008858 <_free_r>
 80086c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80086c8:	b111      	cbz	r1, 80086d0 <_reclaim_reent+0x40>
 80086ca:	4620      	mov	r0, r4
 80086cc:	f000 f8c4 	bl	8008858 <_free_r>
 80086d0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80086d2:	b111      	cbz	r1, 80086da <_reclaim_reent+0x4a>
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 f8bf 	bl	8008858 <_free_r>
 80086da:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80086dc:	b111      	cbz	r1, 80086e4 <_reclaim_reent+0x54>
 80086de:	4620      	mov	r0, r4
 80086e0:	f000 f8ba 	bl	8008858 <_free_r>
 80086e4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80086e6:	b111      	cbz	r1, 80086ee <_reclaim_reent+0x5e>
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 f8b5 	bl	8008858 <_free_r>
 80086ee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80086f0:	b111      	cbz	r1, 80086f8 <_reclaim_reent+0x68>
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 f8b0 	bl	8008858 <_free_r>
 80086f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086fa:	b111      	cbz	r1, 8008702 <_reclaim_reent+0x72>
 80086fc:	4620      	mov	r0, r4
 80086fe:	f000 f8ab 	bl	8008858 <_free_r>
 8008702:	69a3      	ldr	r3, [r4, #24]
 8008704:	b1e3      	cbz	r3, 8008740 <_reclaim_reent+0xb0>
 8008706:	4620      	mov	r0, r4
 8008708:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800870a:	4798      	blx	r3
 800870c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800870e:	b1b9      	cbz	r1, 8008740 <_reclaim_reent+0xb0>
 8008710:	4620      	mov	r0, r4
 8008712:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008716:	f7ff bfad 	b.w	8008674 <cleanup_glue>
 800871a:	5949      	ldr	r1, [r1, r5]
 800871c:	b941      	cbnz	r1, 8008730 <_reclaim_reent+0xa0>
 800871e:	3504      	adds	r5, #4
 8008720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008722:	2d80      	cmp	r5, #128	; 0x80
 8008724:	68d9      	ldr	r1, [r3, #12]
 8008726:	d1f8      	bne.n	800871a <_reclaim_reent+0x8a>
 8008728:	4620      	mov	r0, r4
 800872a:	f000 f895 	bl	8008858 <_free_r>
 800872e:	e7ba      	b.n	80086a6 <_reclaim_reent+0x16>
 8008730:	680e      	ldr	r6, [r1, #0]
 8008732:	4620      	mov	r0, r4
 8008734:	f000 f890 	bl	8008858 <_free_r>
 8008738:	4631      	mov	r1, r6
 800873a:	e7ef      	b.n	800871c <_reclaim_reent+0x8c>
 800873c:	2500      	movs	r5, #0
 800873e:	e7ef      	b.n	8008720 <_reclaim_reent+0x90>
 8008740:	bd70      	pop	{r4, r5, r6, pc}
 8008742:	bf00      	nop
 8008744:	20000010 	.word	0x20000010

08008748 <_sbrk_r>:
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	2300      	movs	r3, #0
 800874c:	4d05      	ldr	r5, [pc, #20]	; (8008764 <_sbrk_r+0x1c>)
 800874e:	4604      	mov	r4, r0
 8008750:	4608      	mov	r0, r1
 8008752:	602b      	str	r3, [r5, #0]
 8008754:	f7f8 ff24 	bl	80015a0 <_sbrk>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d102      	bne.n	8008762 <_sbrk_r+0x1a>
 800875c:	682b      	ldr	r3, [r5, #0]
 800875e:	b103      	cbz	r3, 8008762 <_sbrk_r+0x1a>
 8008760:	6023      	str	r3, [r4, #0]
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	20001304 	.word	0x20001304

08008768 <siprintf>:
 8008768:	b40e      	push	{r1, r2, r3}
 800876a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800876e:	b500      	push	{lr}
 8008770:	b09c      	sub	sp, #112	; 0x70
 8008772:	ab1d      	add	r3, sp, #116	; 0x74
 8008774:	9002      	str	r0, [sp, #8]
 8008776:	9006      	str	r0, [sp, #24]
 8008778:	9107      	str	r1, [sp, #28]
 800877a:	9104      	str	r1, [sp, #16]
 800877c:	4808      	ldr	r0, [pc, #32]	; (80087a0 <siprintf+0x38>)
 800877e:	4909      	ldr	r1, [pc, #36]	; (80087a4 <siprintf+0x3c>)
 8008780:	f853 2b04 	ldr.w	r2, [r3], #4
 8008784:	9105      	str	r1, [sp, #20]
 8008786:	6800      	ldr	r0, [r0, #0]
 8008788:	a902      	add	r1, sp, #8
 800878a:	9301      	str	r3, [sp, #4]
 800878c:	f000 f90c 	bl	80089a8 <_svfiprintf_r>
 8008790:	2200      	movs	r2, #0
 8008792:	9b02      	ldr	r3, [sp, #8]
 8008794:	701a      	strb	r2, [r3, #0]
 8008796:	b01c      	add	sp, #112	; 0x70
 8008798:	f85d eb04 	ldr.w	lr, [sp], #4
 800879c:	b003      	add	sp, #12
 800879e:	4770      	bx	lr
 80087a0:	20000010 	.word	0x20000010
 80087a4:	ffff0208 	.word	0xffff0208

080087a8 <strncmp>:
 80087a8:	b510      	push	{r4, lr}
 80087aa:	b16a      	cbz	r2, 80087c8 <strncmp+0x20>
 80087ac:	3901      	subs	r1, #1
 80087ae:	1884      	adds	r4, r0, r2
 80087b0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80087b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d103      	bne.n	80087c4 <strncmp+0x1c>
 80087bc:	42a0      	cmp	r0, r4
 80087be:	d001      	beq.n	80087c4 <strncmp+0x1c>
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1f5      	bne.n	80087b0 <strncmp+0x8>
 80087c4:	1a98      	subs	r0, r3, r2
 80087c6:	bd10      	pop	{r4, pc}
 80087c8:	4610      	mov	r0, r2
 80087ca:	e7fc      	b.n	80087c6 <strncmp+0x1e>

080087cc <_vsniprintf_r>:
 80087cc:	b530      	push	{r4, r5, lr}
 80087ce:	1e14      	subs	r4, r2, #0
 80087d0:	4605      	mov	r5, r0
 80087d2:	b09b      	sub	sp, #108	; 0x6c
 80087d4:	4618      	mov	r0, r3
 80087d6:	da05      	bge.n	80087e4 <_vsniprintf_r+0x18>
 80087d8:	238b      	movs	r3, #139	; 0x8b
 80087da:	f04f 30ff 	mov.w	r0, #4294967295
 80087de:	602b      	str	r3, [r5, #0]
 80087e0:	b01b      	add	sp, #108	; 0x6c
 80087e2:	bd30      	pop	{r4, r5, pc}
 80087e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80087e8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80087ec:	bf0c      	ite	eq
 80087ee:	4623      	moveq	r3, r4
 80087f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80087f4:	9302      	str	r3, [sp, #8]
 80087f6:	9305      	str	r3, [sp, #20]
 80087f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80087fc:	4602      	mov	r2, r0
 80087fe:	9100      	str	r1, [sp, #0]
 8008800:	9104      	str	r1, [sp, #16]
 8008802:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008806:	4669      	mov	r1, sp
 8008808:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800880a:	4628      	mov	r0, r5
 800880c:	f000 f8cc 	bl	80089a8 <_svfiprintf_r>
 8008810:	1c43      	adds	r3, r0, #1
 8008812:	bfbc      	itt	lt
 8008814:	238b      	movlt	r3, #139	; 0x8b
 8008816:	602b      	strlt	r3, [r5, #0]
 8008818:	2c00      	cmp	r4, #0
 800881a:	d0e1      	beq.n	80087e0 <_vsniprintf_r+0x14>
 800881c:	2200      	movs	r2, #0
 800881e:	9b00      	ldr	r3, [sp, #0]
 8008820:	701a      	strb	r2, [r3, #0]
 8008822:	e7dd      	b.n	80087e0 <_vsniprintf_r+0x14>

08008824 <vsniprintf>:
 8008824:	b507      	push	{r0, r1, r2, lr}
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	4613      	mov	r3, r2
 800882a:	460a      	mov	r2, r1
 800882c:	4601      	mov	r1, r0
 800882e:	4803      	ldr	r0, [pc, #12]	; (800883c <vsniprintf+0x18>)
 8008830:	6800      	ldr	r0, [r0, #0]
 8008832:	f7ff ffcb 	bl	80087cc <_vsniprintf_r>
 8008836:	b003      	add	sp, #12
 8008838:	f85d fb04 	ldr.w	pc, [sp], #4
 800883c:	20000010 	.word	0x20000010

08008840 <__malloc_lock>:
 8008840:	4801      	ldr	r0, [pc, #4]	; (8008848 <__malloc_lock+0x8>)
 8008842:	f7ff bea5 	b.w	8008590 <__retarget_lock_acquire_recursive>
 8008846:	bf00      	nop
 8008848:	200012fc 	.word	0x200012fc

0800884c <__malloc_unlock>:
 800884c:	4801      	ldr	r0, [pc, #4]	; (8008854 <__malloc_unlock+0x8>)
 800884e:	f7ff bea0 	b.w	8008592 <__retarget_lock_release_recursive>
 8008852:	bf00      	nop
 8008854:	200012fc 	.word	0x200012fc

08008858 <_free_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4605      	mov	r5, r0
 800885c:	2900      	cmp	r1, #0
 800885e:	d043      	beq.n	80088e8 <_free_r+0x90>
 8008860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008864:	1f0c      	subs	r4, r1, #4
 8008866:	2b00      	cmp	r3, #0
 8008868:	bfb8      	it	lt
 800886a:	18e4      	addlt	r4, r4, r3
 800886c:	f7ff ffe8 	bl	8008840 <__malloc_lock>
 8008870:	4a1e      	ldr	r2, [pc, #120]	; (80088ec <_free_r+0x94>)
 8008872:	6813      	ldr	r3, [r2, #0]
 8008874:	4610      	mov	r0, r2
 8008876:	b933      	cbnz	r3, 8008886 <_free_r+0x2e>
 8008878:	6063      	str	r3, [r4, #4]
 800887a:	6014      	str	r4, [r2, #0]
 800887c:	4628      	mov	r0, r5
 800887e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008882:	f7ff bfe3 	b.w	800884c <__malloc_unlock>
 8008886:	42a3      	cmp	r3, r4
 8008888:	d90a      	bls.n	80088a0 <_free_r+0x48>
 800888a:	6821      	ldr	r1, [r4, #0]
 800888c:	1862      	adds	r2, r4, r1
 800888e:	4293      	cmp	r3, r2
 8008890:	bf01      	itttt	eq
 8008892:	681a      	ldreq	r2, [r3, #0]
 8008894:	685b      	ldreq	r3, [r3, #4]
 8008896:	1852      	addeq	r2, r2, r1
 8008898:	6022      	streq	r2, [r4, #0]
 800889a:	6063      	str	r3, [r4, #4]
 800889c:	6004      	str	r4, [r0, #0]
 800889e:	e7ed      	b.n	800887c <_free_r+0x24>
 80088a0:	461a      	mov	r2, r3
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	b10b      	cbz	r3, 80088aa <_free_r+0x52>
 80088a6:	42a3      	cmp	r3, r4
 80088a8:	d9fa      	bls.n	80088a0 <_free_r+0x48>
 80088aa:	6811      	ldr	r1, [r2, #0]
 80088ac:	1850      	adds	r0, r2, r1
 80088ae:	42a0      	cmp	r0, r4
 80088b0:	d10b      	bne.n	80088ca <_free_r+0x72>
 80088b2:	6820      	ldr	r0, [r4, #0]
 80088b4:	4401      	add	r1, r0
 80088b6:	1850      	adds	r0, r2, r1
 80088b8:	4283      	cmp	r3, r0
 80088ba:	6011      	str	r1, [r2, #0]
 80088bc:	d1de      	bne.n	800887c <_free_r+0x24>
 80088be:	6818      	ldr	r0, [r3, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	4401      	add	r1, r0
 80088c4:	6011      	str	r1, [r2, #0]
 80088c6:	6053      	str	r3, [r2, #4]
 80088c8:	e7d8      	b.n	800887c <_free_r+0x24>
 80088ca:	d902      	bls.n	80088d2 <_free_r+0x7a>
 80088cc:	230c      	movs	r3, #12
 80088ce:	602b      	str	r3, [r5, #0]
 80088d0:	e7d4      	b.n	800887c <_free_r+0x24>
 80088d2:	6820      	ldr	r0, [r4, #0]
 80088d4:	1821      	adds	r1, r4, r0
 80088d6:	428b      	cmp	r3, r1
 80088d8:	bf01      	itttt	eq
 80088da:	6819      	ldreq	r1, [r3, #0]
 80088dc:	685b      	ldreq	r3, [r3, #4]
 80088de:	1809      	addeq	r1, r1, r0
 80088e0:	6021      	streq	r1, [r4, #0]
 80088e2:	6063      	str	r3, [r4, #4]
 80088e4:	6054      	str	r4, [r2, #4]
 80088e6:	e7c9      	b.n	800887c <_free_r+0x24>
 80088e8:	bd38      	pop	{r3, r4, r5, pc}
 80088ea:	bf00      	nop
 80088ec:	200010ec 	.word	0x200010ec

080088f0 <__ssputs_r>:
 80088f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088f4:	688e      	ldr	r6, [r1, #8]
 80088f6:	4682      	mov	sl, r0
 80088f8:	429e      	cmp	r6, r3
 80088fa:	460c      	mov	r4, r1
 80088fc:	4690      	mov	r8, r2
 80088fe:	461f      	mov	r7, r3
 8008900:	d838      	bhi.n	8008974 <__ssputs_r+0x84>
 8008902:	898a      	ldrh	r2, [r1, #12]
 8008904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008908:	d032      	beq.n	8008970 <__ssputs_r+0x80>
 800890a:	6825      	ldr	r5, [r4, #0]
 800890c:	6909      	ldr	r1, [r1, #16]
 800890e:	3301      	adds	r3, #1
 8008910:	eba5 0901 	sub.w	r9, r5, r1
 8008914:	6965      	ldr	r5, [r4, #20]
 8008916:	444b      	add	r3, r9
 8008918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800891c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008920:	106d      	asrs	r5, r5, #1
 8008922:	429d      	cmp	r5, r3
 8008924:	bf38      	it	cc
 8008926:	461d      	movcc	r5, r3
 8008928:	0553      	lsls	r3, r2, #21
 800892a:	d531      	bpl.n	8008990 <__ssputs_r+0xa0>
 800892c:	4629      	mov	r1, r5
 800892e:	f7ff fe47 	bl	80085c0 <_malloc_r>
 8008932:	4606      	mov	r6, r0
 8008934:	b950      	cbnz	r0, 800894c <__ssputs_r+0x5c>
 8008936:	230c      	movs	r3, #12
 8008938:	f04f 30ff 	mov.w	r0, #4294967295
 800893c:	f8ca 3000 	str.w	r3, [sl]
 8008940:	89a3      	ldrh	r3, [r4, #12]
 8008942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008946:	81a3      	strh	r3, [r4, #12]
 8008948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800894c:	464a      	mov	r2, r9
 800894e:	6921      	ldr	r1, [r4, #16]
 8008950:	f7ff fe20 	bl	8008594 <memcpy>
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800895a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800895e:	81a3      	strh	r3, [r4, #12]
 8008960:	6126      	str	r6, [r4, #16]
 8008962:	444e      	add	r6, r9
 8008964:	6026      	str	r6, [r4, #0]
 8008966:	463e      	mov	r6, r7
 8008968:	6165      	str	r5, [r4, #20]
 800896a:	eba5 0509 	sub.w	r5, r5, r9
 800896e:	60a5      	str	r5, [r4, #8]
 8008970:	42be      	cmp	r6, r7
 8008972:	d900      	bls.n	8008976 <__ssputs_r+0x86>
 8008974:	463e      	mov	r6, r7
 8008976:	4632      	mov	r2, r6
 8008978:	4641      	mov	r1, r8
 800897a:	6820      	ldr	r0, [r4, #0]
 800897c:	f000 fab8 	bl	8008ef0 <memmove>
 8008980:	68a3      	ldr	r3, [r4, #8]
 8008982:	6822      	ldr	r2, [r4, #0]
 8008984:	1b9b      	subs	r3, r3, r6
 8008986:	4432      	add	r2, r6
 8008988:	2000      	movs	r0, #0
 800898a:	60a3      	str	r3, [r4, #8]
 800898c:	6022      	str	r2, [r4, #0]
 800898e:	e7db      	b.n	8008948 <__ssputs_r+0x58>
 8008990:	462a      	mov	r2, r5
 8008992:	f000 fac7 	bl	8008f24 <_realloc_r>
 8008996:	4606      	mov	r6, r0
 8008998:	2800      	cmp	r0, #0
 800899a:	d1e1      	bne.n	8008960 <__ssputs_r+0x70>
 800899c:	4650      	mov	r0, sl
 800899e:	6921      	ldr	r1, [r4, #16]
 80089a0:	f7ff ff5a 	bl	8008858 <_free_r>
 80089a4:	e7c7      	b.n	8008936 <__ssputs_r+0x46>
	...

080089a8 <_svfiprintf_r>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	4698      	mov	r8, r3
 80089ae:	898b      	ldrh	r3, [r1, #12]
 80089b0:	4607      	mov	r7, r0
 80089b2:	061b      	lsls	r3, r3, #24
 80089b4:	460d      	mov	r5, r1
 80089b6:	4614      	mov	r4, r2
 80089b8:	b09d      	sub	sp, #116	; 0x74
 80089ba:	d50e      	bpl.n	80089da <_svfiprintf_r+0x32>
 80089bc:	690b      	ldr	r3, [r1, #16]
 80089be:	b963      	cbnz	r3, 80089da <_svfiprintf_r+0x32>
 80089c0:	2140      	movs	r1, #64	; 0x40
 80089c2:	f7ff fdfd 	bl	80085c0 <_malloc_r>
 80089c6:	6028      	str	r0, [r5, #0]
 80089c8:	6128      	str	r0, [r5, #16]
 80089ca:	b920      	cbnz	r0, 80089d6 <_svfiprintf_r+0x2e>
 80089cc:	230c      	movs	r3, #12
 80089ce:	603b      	str	r3, [r7, #0]
 80089d0:	f04f 30ff 	mov.w	r0, #4294967295
 80089d4:	e0d1      	b.n	8008b7a <_svfiprintf_r+0x1d2>
 80089d6:	2340      	movs	r3, #64	; 0x40
 80089d8:	616b      	str	r3, [r5, #20]
 80089da:	2300      	movs	r3, #0
 80089dc:	9309      	str	r3, [sp, #36]	; 0x24
 80089de:	2320      	movs	r3, #32
 80089e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089e4:	2330      	movs	r3, #48	; 0x30
 80089e6:	f04f 0901 	mov.w	r9, #1
 80089ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80089ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008b94 <_svfiprintf_r+0x1ec>
 80089f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089f6:	4623      	mov	r3, r4
 80089f8:	469a      	mov	sl, r3
 80089fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089fe:	b10a      	cbz	r2, 8008a04 <_svfiprintf_r+0x5c>
 8008a00:	2a25      	cmp	r2, #37	; 0x25
 8008a02:	d1f9      	bne.n	80089f8 <_svfiprintf_r+0x50>
 8008a04:	ebba 0b04 	subs.w	fp, sl, r4
 8008a08:	d00b      	beq.n	8008a22 <_svfiprintf_r+0x7a>
 8008a0a:	465b      	mov	r3, fp
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	4638      	mov	r0, r7
 8008a12:	f7ff ff6d 	bl	80088f0 <__ssputs_r>
 8008a16:	3001      	adds	r0, #1
 8008a18:	f000 80aa 	beq.w	8008b70 <_svfiprintf_r+0x1c8>
 8008a1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a1e:	445a      	add	r2, fp
 8008a20:	9209      	str	r2, [sp, #36]	; 0x24
 8008a22:	f89a 3000 	ldrb.w	r3, [sl]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f000 80a2 	beq.w	8008b70 <_svfiprintf_r+0x1c8>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a36:	f10a 0a01 	add.w	sl, sl, #1
 8008a3a:	9304      	str	r3, [sp, #16]
 8008a3c:	9307      	str	r3, [sp, #28]
 8008a3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a42:	931a      	str	r3, [sp, #104]	; 0x68
 8008a44:	4654      	mov	r4, sl
 8008a46:	2205      	movs	r2, #5
 8008a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4c:	4851      	ldr	r0, [pc, #324]	; (8008b94 <_svfiprintf_r+0x1ec>)
 8008a4e:	f000 fa41 	bl	8008ed4 <memchr>
 8008a52:	9a04      	ldr	r2, [sp, #16]
 8008a54:	b9d8      	cbnz	r0, 8008a8e <_svfiprintf_r+0xe6>
 8008a56:	06d0      	lsls	r0, r2, #27
 8008a58:	bf44      	itt	mi
 8008a5a:	2320      	movmi	r3, #32
 8008a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a60:	0711      	lsls	r1, r2, #28
 8008a62:	bf44      	itt	mi
 8008a64:	232b      	movmi	r3, #43	; 0x2b
 8008a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8008a70:	d015      	beq.n	8008a9e <_svfiprintf_r+0xf6>
 8008a72:	4654      	mov	r4, sl
 8008a74:	2000      	movs	r0, #0
 8008a76:	f04f 0c0a 	mov.w	ip, #10
 8008a7a:	9a07      	ldr	r2, [sp, #28]
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a82:	3b30      	subs	r3, #48	; 0x30
 8008a84:	2b09      	cmp	r3, #9
 8008a86:	d94e      	bls.n	8008b26 <_svfiprintf_r+0x17e>
 8008a88:	b1b0      	cbz	r0, 8008ab8 <_svfiprintf_r+0x110>
 8008a8a:	9207      	str	r2, [sp, #28]
 8008a8c:	e014      	b.n	8008ab8 <_svfiprintf_r+0x110>
 8008a8e:	eba0 0308 	sub.w	r3, r0, r8
 8008a92:	fa09 f303 	lsl.w	r3, r9, r3
 8008a96:	4313      	orrs	r3, r2
 8008a98:	46a2      	mov	sl, r4
 8008a9a:	9304      	str	r3, [sp, #16]
 8008a9c:	e7d2      	b.n	8008a44 <_svfiprintf_r+0x9c>
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	1d19      	adds	r1, r3, #4
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	9103      	str	r1, [sp, #12]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	bfbb      	ittet	lt
 8008aaa:	425b      	neglt	r3, r3
 8008aac:	f042 0202 	orrlt.w	r2, r2, #2
 8008ab0:	9307      	strge	r3, [sp, #28]
 8008ab2:	9307      	strlt	r3, [sp, #28]
 8008ab4:	bfb8      	it	lt
 8008ab6:	9204      	strlt	r2, [sp, #16]
 8008ab8:	7823      	ldrb	r3, [r4, #0]
 8008aba:	2b2e      	cmp	r3, #46	; 0x2e
 8008abc:	d10c      	bne.n	8008ad8 <_svfiprintf_r+0x130>
 8008abe:	7863      	ldrb	r3, [r4, #1]
 8008ac0:	2b2a      	cmp	r3, #42	; 0x2a
 8008ac2:	d135      	bne.n	8008b30 <_svfiprintf_r+0x188>
 8008ac4:	9b03      	ldr	r3, [sp, #12]
 8008ac6:	3402      	adds	r4, #2
 8008ac8:	1d1a      	adds	r2, r3, #4
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	9203      	str	r2, [sp, #12]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	bfb8      	it	lt
 8008ad2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ad6:	9305      	str	r3, [sp, #20]
 8008ad8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ba4 <_svfiprintf_r+0x1fc>
 8008adc:	2203      	movs	r2, #3
 8008ade:	4650      	mov	r0, sl
 8008ae0:	7821      	ldrb	r1, [r4, #0]
 8008ae2:	f000 f9f7 	bl	8008ed4 <memchr>
 8008ae6:	b140      	cbz	r0, 8008afa <_svfiprintf_r+0x152>
 8008ae8:	2340      	movs	r3, #64	; 0x40
 8008aea:	eba0 000a 	sub.w	r0, r0, sl
 8008aee:	fa03 f000 	lsl.w	r0, r3, r0
 8008af2:	9b04      	ldr	r3, [sp, #16]
 8008af4:	3401      	adds	r4, #1
 8008af6:	4303      	orrs	r3, r0
 8008af8:	9304      	str	r3, [sp, #16]
 8008afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008afe:	2206      	movs	r2, #6
 8008b00:	4825      	ldr	r0, [pc, #148]	; (8008b98 <_svfiprintf_r+0x1f0>)
 8008b02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b06:	f000 f9e5 	bl	8008ed4 <memchr>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d038      	beq.n	8008b80 <_svfiprintf_r+0x1d8>
 8008b0e:	4b23      	ldr	r3, [pc, #140]	; (8008b9c <_svfiprintf_r+0x1f4>)
 8008b10:	bb1b      	cbnz	r3, 8008b5a <_svfiprintf_r+0x1b2>
 8008b12:	9b03      	ldr	r3, [sp, #12]
 8008b14:	3307      	adds	r3, #7
 8008b16:	f023 0307 	bic.w	r3, r3, #7
 8008b1a:	3308      	adds	r3, #8
 8008b1c:	9303      	str	r3, [sp, #12]
 8008b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b20:	4433      	add	r3, r6
 8008b22:	9309      	str	r3, [sp, #36]	; 0x24
 8008b24:	e767      	b.n	80089f6 <_svfiprintf_r+0x4e>
 8008b26:	460c      	mov	r4, r1
 8008b28:	2001      	movs	r0, #1
 8008b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b2e:	e7a5      	b.n	8008a7c <_svfiprintf_r+0xd4>
 8008b30:	2300      	movs	r3, #0
 8008b32:	f04f 0c0a 	mov.w	ip, #10
 8008b36:	4619      	mov	r1, r3
 8008b38:	3401      	adds	r4, #1
 8008b3a:	9305      	str	r3, [sp, #20]
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b42:	3a30      	subs	r2, #48	; 0x30
 8008b44:	2a09      	cmp	r2, #9
 8008b46:	d903      	bls.n	8008b50 <_svfiprintf_r+0x1a8>
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d0c5      	beq.n	8008ad8 <_svfiprintf_r+0x130>
 8008b4c:	9105      	str	r1, [sp, #20]
 8008b4e:	e7c3      	b.n	8008ad8 <_svfiprintf_r+0x130>
 8008b50:	4604      	mov	r4, r0
 8008b52:	2301      	movs	r3, #1
 8008b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b58:	e7f0      	b.n	8008b3c <_svfiprintf_r+0x194>
 8008b5a:	ab03      	add	r3, sp, #12
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	462a      	mov	r2, r5
 8008b60:	4638      	mov	r0, r7
 8008b62:	4b0f      	ldr	r3, [pc, #60]	; (8008ba0 <_svfiprintf_r+0x1f8>)
 8008b64:	a904      	add	r1, sp, #16
 8008b66:	f3af 8000 	nop.w
 8008b6a:	1c42      	adds	r2, r0, #1
 8008b6c:	4606      	mov	r6, r0
 8008b6e:	d1d6      	bne.n	8008b1e <_svfiprintf_r+0x176>
 8008b70:	89ab      	ldrh	r3, [r5, #12]
 8008b72:	065b      	lsls	r3, r3, #25
 8008b74:	f53f af2c 	bmi.w	80089d0 <_svfiprintf_r+0x28>
 8008b78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b7a:	b01d      	add	sp, #116	; 0x74
 8008b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b80:	ab03      	add	r3, sp, #12
 8008b82:	9300      	str	r3, [sp, #0]
 8008b84:	462a      	mov	r2, r5
 8008b86:	4638      	mov	r0, r7
 8008b88:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <_svfiprintf_r+0x1f8>)
 8008b8a:	a904      	add	r1, sp, #16
 8008b8c:	f000 f87c 	bl	8008c88 <_printf_i>
 8008b90:	e7eb      	b.n	8008b6a <_svfiprintf_r+0x1c2>
 8008b92:	bf00      	nop
 8008b94:	0800948c 	.word	0x0800948c
 8008b98:	08009496 	.word	0x08009496
 8008b9c:	00000000 	.word	0x00000000
 8008ba0:	080088f1 	.word	0x080088f1
 8008ba4:	08009492 	.word	0x08009492

08008ba8 <_printf_common>:
 8008ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bac:	4616      	mov	r6, r2
 8008bae:	4699      	mov	r9, r3
 8008bb0:	688a      	ldr	r2, [r1, #8]
 8008bb2:	690b      	ldr	r3, [r1, #16]
 8008bb4:	4607      	mov	r7, r0
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	bfb8      	it	lt
 8008bba:	4613      	movlt	r3, r2
 8008bbc:	6033      	str	r3, [r6, #0]
 8008bbe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bc8:	b10a      	cbz	r2, 8008bce <_printf_common+0x26>
 8008bca:	3301      	adds	r3, #1
 8008bcc:	6033      	str	r3, [r6, #0]
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	0699      	lsls	r1, r3, #26
 8008bd2:	bf42      	ittt	mi
 8008bd4:	6833      	ldrmi	r3, [r6, #0]
 8008bd6:	3302      	addmi	r3, #2
 8008bd8:	6033      	strmi	r3, [r6, #0]
 8008bda:	6825      	ldr	r5, [r4, #0]
 8008bdc:	f015 0506 	ands.w	r5, r5, #6
 8008be0:	d106      	bne.n	8008bf0 <_printf_common+0x48>
 8008be2:	f104 0a19 	add.w	sl, r4, #25
 8008be6:	68e3      	ldr	r3, [r4, #12]
 8008be8:	6832      	ldr	r2, [r6, #0]
 8008bea:	1a9b      	subs	r3, r3, r2
 8008bec:	42ab      	cmp	r3, r5
 8008bee:	dc28      	bgt.n	8008c42 <_printf_common+0x9a>
 8008bf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008bf4:	1e13      	subs	r3, r2, #0
 8008bf6:	6822      	ldr	r2, [r4, #0]
 8008bf8:	bf18      	it	ne
 8008bfa:	2301      	movne	r3, #1
 8008bfc:	0692      	lsls	r2, r2, #26
 8008bfe:	d42d      	bmi.n	8008c5c <_printf_common+0xb4>
 8008c00:	4649      	mov	r1, r9
 8008c02:	4638      	mov	r0, r7
 8008c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c08:	47c0      	blx	r8
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	d020      	beq.n	8008c50 <_printf_common+0xa8>
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	68e5      	ldr	r5, [r4, #12]
 8008c12:	f003 0306 	and.w	r3, r3, #6
 8008c16:	2b04      	cmp	r3, #4
 8008c18:	bf18      	it	ne
 8008c1a:	2500      	movne	r5, #0
 8008c1c:	6832      	ldr	r2, [r6, #0]
 8008c1e:	f04f 0600 	mov.w	r6, #0
 8008c22:	68a3      	ldr	r3, [r4, #8]
 8008c24:	bf08      	it	eq
 8008c26:	1aad      	subeq	r5, r5, r2
 8008c28:	6922      	ldr	r2, [r4, #16]
 8008c2a:	bf08      	it	eq
 8008c2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c30:	4293      	cmp	r3, r2
 8008c32:	bfc4      	itt	gt
 8008c34:	1a9b      	subgt	r3, r3, r2
 8008c36:	18ed      	addgt	r5, r5, r3
 8008c38:	341a      	adds	r4, #26
 8008c3a:	42b5      	cmp	r5, r6
 8008c3c:	d11a      	bne.n	8008c74 <_printf_common+0xcc>
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e008      	b.n	8008c54 <_printf_common+0xac>
 8008c42:	2301      	movs	r3, #1
 8008c44:	4652      	mov	r2, sl
 8008c46:	4649      	mov	r1, r9
 8008c48:	4638      	mov	r0, r7
 8008c4a:	47c0      	blx	r8
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d103      	bne.n	8008c58 <_printf_common+0xb0>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c58:	3501      	adds	r5, #1
 8008c5a:	e7c4      	b.n	8008be6 <_printf_common+0x3e>
 8008c5c:	2030      	movs	r0, #48	; 0x30
 8008c5e:	18e1      	adds	r1, r4, r3
 8008c60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c64:	1c5a      	adds	r2, r3, #1
 8008c66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c6a:	4422      	add	r2, r4
 8008c6c:	3302      	adds	r3, #2
 8008c6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c72:	e7c5      	b.n	8008c00 <_printf_common+0x58>
 8008c74:	2301      	movs	r3, #1
 8008c76:	4622      	mov	r2, r4
 8008c78:	4649      	mov	r1, r9
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	47c0      	blx	r8
 8008c7e:	3001      	adds	r0, #1
 8008c80:	d0e6      	beq.n	8008c50 <_printf_common+0xa8>
 8008c82:	3601      	adds	r6, #1
 8008c84:	e7d9      	b.n	8008c3a <_printf_common+0x92>
	...

08008c88 <_printf_i>:
 8008c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	7e27      	ldrb	r7, [r4, #24]
 8008c90:	4691      	mov	r9, r2
 8008c92:	2f78      	cmp	r7, #120	; 0x78
 8008c94:	4680      	mov	r8, r0
 8008c96:	469a      	mov	sl, r3
 8008c98:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c9e:	d807      	bhi.n	8008cb0 <_printf_i+0x28>
 8008ca0:	2f62      	cmp	r7, #98	; 0x62
 8008ca2:	d80a      	bhi.n	8008cba <_printf_i+0x32>
 8008ca4:	2f00      	cmp	r7, #0
 8008ca6:	f000 80d9 	beq.w	8008e5c <_printf_i+0x1d4>
 8008caa:	2f58      	cmp	r7, #88	; 0x58
 8008cac:	f000 80a4 	beq.w	8008df8 <_printf_i+0x170>
 8008cb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cb8:	e03a      	b.n	8008d30 <_printf_i+0xa8>
 8008cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cbe:	2b15      	cmp	r3, #21
 8008cc0:	d8f6      	bhi.n	8008cb0 <_printf_i+0x28>
 8008cc2:	a001      	add	r0, pc, #4	; (adr r0, 8008cc8 <_printf_i+0x40>)
 8008cc4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008cc8:	08008d21 	.word	0x08008d21
 8008ccc:	08008d35 	.word	0x08008d35
 8008cd0:	08008cb1 	.word	0x08008cb1
 8008cd4:	08008cb1 	.word	0x08008cb1
 8008cd8:	08008cb1 	.word	0x08008cb1
 8008cdc:	08008cb1 	.word	0x08008cb1
 8008ce0:	08008d35 	.word	0x08008d35
 8008ce4:	08008cb1 	.word	0x08008cb1
 8008ce8:	08008cb1 	.word	0x08008cb1
 8008cec:	08008cb1 	.word	0x08008cb1
 8008cf0:	08008cb1 	.word	0x08008cb1
 8008cf4:	08008e43 	.word	0x08008e43
 8008cf8:	08008d65 	.word	0x08008d65
 8008cfc:	08008e25 	.word	0x08008e25
 8008d00:	08008cb1 	.word	0x08008cb1
 8008d04:	08008cb1 	.word	0x08008cb1
 8008d08:	08008e65 	.word	0x08008e65
 8008d0c:	08008cb1 	.word	0x08008cb1
 8008d10:	08008d65 	.word	0x08008d65
 8008d14:	08008cb1 	.word	0x08008cb1
 8008d18:	08008cb1 	.word	0x08008cb1
 8008d1c:	08008e2d 	.word	0x08008e2d
 8008d20:	680b      	ldr	r3, [r1, #0]
 8008d22:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008d26:	1d1a      	adds	r2, r3, #4
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	600a      	str	r2, [r1, #0]
 8008d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d30:	2301      	movs	r3, #1
 8008d32:	e0a4      	b.n	8008e7e <_printf_i+0x1f6>
 8008d34:	6825      	ldr	r5, [r4, #0]
 8008d36:	6808      	ldr	r0, [r1, #0]
 8008d38:	062e      	lsls	r6, r5, #24
 8008d3a:	f100 0304 	add.w	r3, r0, #4
 8008d3e:	d50a      	bpl.n	8008d56 <_printf_i+0xce>
 8008d40:	6805      	ldr	r5, [r0, #0]
 8008d42:	600b      	str	r3, [r1, #0]
 8008d44:	2d00      	cmp	r5, #0
 8008d46:	da03      	bge.n	8008d50 <_printf_i+0xc8>
 8008d48:	232d      	movs	r3, #45	; 0x2d
 8008d4a:	426d      	negs	r5, r5
 8008d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d50:	230a      	movs	r3, #10
 8008d52:	485e      	ldr	r0, [pc, #376]	; (8008ecc <_printf_i+0x244>)
 8008d54:	e019      	b.n	8008d8a <_printf_i+0x102>
 8008d56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008d5a:	6805      	ldr	r5, [r0, #0]
 8008d5c:	600b      	str	r3, [r1, #0]
 8008d5e:	bf18      	it	ne
 8008d60:	b22d      	sxthne	r5, r5
 8008d62:	e7ef      	b.n	8008d44 <_printf_i+0xbc>
 8008d64:	680b      	ldr	r3, [r1, #0]
 8008d66:	6825      	ldr	r5, [r4, #0]
 8008d68:	1d18      	adds	r0, r3, #4
 8008d6a:	6008      	str	r0, [r1, #0]
 8008d6c:	0628      	lsls	r0, r5, #24
 8008d6e:	d501      	bpl.n	8008d74 <_printf_i+0xec>
 8008d70:	681d      	ldr	r5, [r3, #0]
 8008d72:	e002      	b.n	8008d7a <_printf_i+0xf2>
 8008d74:	0669      	lsls	r1, r5, #25
 8008d76:	d5fb      	bpl.n	8008d70 <_printf_i+0xe8>
 8008d78:	881d      	ldrh	r5, [r3, #0]
 8008d7a:	2f6f      	cmp	r7, #111	; 0x6f
 8008d7c:	bf0c      	ite	eq
 8008d7e:	2308      	moveq	r3, #8
 8008d80:	230a      	movne	r3, #10
 8008d82:	4852      	ldr	r0, [pc, #328]	; (8008ecc <_printf_i+0x244>)
 8008d84:	2100      	movs	r1, #0
 8008d86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d8a:	6866      	ldr	r6, [r4, #4]
 8008d8c:	2e00      	cmp	r6, #0
 8008d8e:	bfa8      	it	ge
 8008d90:	6821      	ldrge	r1, [r4, #0]
 8008d92:	60a6      	str	r6, [r4, #8]
 8008d94:	bfa4      	itt	ge
 8008d96:	f021 0104 	bicge.w	r1, r1, #4
 8008d9a:	6021      	strge	r1, [r4, #0]
 8008d9c:	b90d      	cbnz	r5, 8008da2 <_printf_i+0x11a>
 8008d9e:	2e00      	cmp	r6, #0
 8008da0:	d04d      	beq.n	8008e3e <_printf_i+0x1b6>
 8008da2:	4616      	mov	r6, r2
 8008da4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008da8:	fb03 5711 	mls	r7, r3, r1, r5
 8008dac:	5dc7      	ldrb	r7, [r0, r7]
 8008dae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008db2:	462f      	mov	r7, r5
 8008db4:	42bb      	cmp	r3, r7
 8008db6:	460d      	mov	r5, r1
 8008db8:	d9f4      	bls.n	8008da4 <_printf_i+0x11c>
 8008dba:	2b08      	cmp	r3, #8
 8008dbc:	d10b      	bne.n	8008dd6 <_printf_i+0x14e>
 8008dbe:	6823      	ldr	r3, [r4, #0]
 8008dc0:	07df      	lsls	r7, r3, #31
 8008dc2:	d508      	bpl.n	8008dd6 <_printf_i+0x14e>
 8008dc4:	6923      	ldr	r3, [r4, #16]
 8008dc6:	6861      	ldr	r1, [r4, #4]
 8008dc8:	4299      	cmp	r1, r3
 8008dca:	bfde      	ittt	le
 8008dcc:	2330      	movle	r3, #48	; 0x30
 8008dce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008dd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008dd6:	1b92      	subs	r2, r2, r6
 8008dd8:	6122      	str	r2, [r4, #16]
 8008dda:	464b      	mov	r3, r9
 8008ddc:	4621      	mov	r1, r4
 8008dde:	4640      	mov	r0, r8
 8008de0:	f8cd a000 	str.w	sl, [sp]
 8008de4:	aa03      	add	r2, sp, #12
 8008de6:	f7ff fedf 	bl	8008ba8 <_printf_common>
 8008dea:	3001      	adds	r0, #1
 8008dec:	d14c      	bne.n	8008e88 <_printf_i+0x200>
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	b004      	add	sp, #16
 8008df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df8:	4834      	ldr	r0, [pc, #208]	; (8008ecc <_printf_i+0x244>)
 8008dfa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008dfe:	680e      	ldr	r6, [r1, #0]
 8008e00:	6823      	ldr	r3, [r4, #0]
 8008e02:	f856 5b04 	ldr.w	r5, [r6], #4
 8008e06:	061f      	lsls	r7, r3, #24
 8008e08:	600e      	str	r6, [r1, #0]
 8008e0a:	d514      	bpl.n	8008e36 <_printf_i+0x1ae>
 8008e0c:	07d9      	lsls	r1, r3, #31
 8008e0e:	bf44      	itt	mi
 8008e10:	f043 0320 	orrmi.w	r3, r3, #32
 8008e14:	6023      	strmi	r3, [r4, #0]
 8008e16:	b91d      	cbnz	r5, 8008e20 <_printf_i+0x198>
 8008e18:	6823      	ldr	r3, [r4, #0]
 8008e1a:	f023 0320 	bic.w	r3, r3, #32
 8008e1e:	6023      	str	r3, [r4, #0]
 8008e20:	2310      	movs	r3, #16
 8008e22:	e7af      	b.n	8008d84 <_printf_i+0xfc>
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	f043 0320 	orr.w	r3, r3, #32
 8008e2a:	6023      	str	r3, [r4, #0]
 8008e2c:	2378      	movs	r3, #120	; 0x78
 8008e2e:	4828      	ldr	r0, [pc, #160]	; (8008ed0 <_printf_i+0x248>)
 8008e30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e34:	e7e3      	b.n	8008dfe <_printf_i+0x176>
 8008e36:	065e      	lsls	r6, r3, #25
 8008e38:	bf48      	it	mi
 8008e3a:	b2ad      	uxthmi	r5, r5
 8008e3c:	e7e6      	b.n	8008e0c <_printf_i+0x184>
 8008e3e:	4616      	mov	r6, r2
 8008e40:	e7bb      	b.n	8008dba <_printf_i+0x132>
 8008e42:	680b      	ldr	r3, [r1, #0]
 8008e44:	6826      	ldr	r6, [r4, #0]
 8008e46:	1d1d      	adds	r5, r3, #4
 8008e48:	6960      	ldr	r0, [r4, #20]
 8008e4a:	600d      	str	r5, [r1, #0]
 8008e4c:	0635      	lsls	r5, r6, #24
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	d501      	bpl.n	8008e56 <_printf_i+0x1ce>
 8008e52:	6018      	str	r0, [r3, #0]
 8008e54:	e002      	b.n	8008e5c <_printf_i+0x1d4>
 8008e56:	0671      	lsls	r1, r6, #25
 8008e58:	d5fb      	bpl.n	8008e52 <_printf_i+0x1ca>
 8008e5a:	8018      	strh	r0, [r3, #0]
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	4616      	mov	r6, r2
 8008e60:	6123      	str	r3, [r4, #16]
 8008e62:	e7ba      	b.n	8008dda <_printf_i+0x152>
 8008e64:	680b      	ldr	r3, [r1, #0]
 8008e66:	1d1a      	adds	r2, r3, #4
 8008e68:	600a      	str	r2, [r1, #0]
 8008e6a:	681e      	ldr	r6, [r3, #0]
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	4630      	mov	r0, r6
 8008e70:	6862      	ldr	r2, [r4, #4]
 8008e72:	f000 f82f 	bl	8008ed4 <memchr>
 8008e76:	b108      	cbz	r0, 8008e7c <_printf_i+0x1f4>
 8008e78:	1b80      	subs	r0, r0, r6
 8008e7a:	6060      	str	r0, [r4, #4]
 8008e7c:	6863      	ldr	r3, [r4, #4]
 8008e7e:	6123      	str	r3, [r4, #16]
 8008e80:	2300      	movs	r3, #0
 8008e82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e86:	e7a8      	b.n	8008dda <_printf_i+0x152>
 8008e88:	4632      	mov	r2, r6
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	4640      	mov	r0, r8
 8008e8e:	6923      	ldr	r3, [r4, #16]
 8008e90:	47d0      	blx	sl
 8008e92:	3001      	adds	r0, #1
 8008e94:	d0ab      	beq.n	8008dee <_printf_i+0x166>
 8008e96:	6823      	ldr	r3, [r4, #0]
 8008e98:	079b      	lsls	r3, r3, #30
 8008e9a:	d413      	bmi.n	8008ec4 <_printf_i+0x23c>
 8008e9c:	68e0      	ldr	r0, [r4, #12]
 8008e9e:	9b03      	ldr	r3, [sp, #12]
 8008ea0:	4298      	cmp	r0, r3
 8008ea2:	bfb8      	it	lt
 8008ea4:	4618      	movlt	r0, r3
 8008ea6:	e7a4      	b.n	8008df2 <_printf_i+0x16a>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	4632      	mov	r2, r6
 8008eac:	4649      	mov	r1, r9
 8008eae:	4640      	mov	r0, r8
 8008eb0:	47d0      	blx	sl
 8008eb2:	3001      	adds	r0, #1
 8008eb4:	d09b      	beq.n	8008dee <_printf_i+0x166>
 8008eb6:	3501      	adds	r5, #1
 8008eb8:	68e3      	ldr	r3, [r4, #12]
 8008eba:	9903      	ldr	r1, [sp, #12]
 8008ebc:	1a5b      	subs	r3, r3, r1
 8008ebe:	42ab      	cmp	r3, r5
 8008ec0:	dcf2      	bgt.n	8008ea8 <_printf_i+0x220>
 8008ec2:	e7eb      	b.n	8008e9c <_printf_i+0x214>
 8008ec4:	2500      	movs	r5, #0
 8008ec6:	f104 0619 	add.w	r6, r4, #25
 8008eca:	e7f5      	b.n	8008eb8 <_printf_i+0x230>
 8008ecc:	0800949d 	.word	0x0800949d
 8008ed0:	080094ae 	.word	0x080094ae

08008ed4 <memchr>:
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	b510      	push	{r4, lr}
 8008ed8:	b2c9      	uxtb	r1, r1
 8008eda:	4402      	add	r2, r0
 8008edc:	4293      	cmp	r3, r2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	d101      	bne.n	8008ee6 <memchr+0x12>
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	e003      	b.n	8008eee <memchr+0x1a>
 8008ee6:	7804      	ldrb	r4, [r0, #0]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	428c      	cmp	r4, r1
 8008eec:	d1f6      	bne.n	8008edc <memchr+0x8>
 8008eee:	bd10      	pop	{r4, pc}

08008ef0 <memmove>:
 8008ef0:	4288      	cmp	r0, r1
 8008ef2:	b510      	push	{r4, lr}
 8008ef4:	eb01 0402 	add.w	r4, r1, r2
 8008ef8:	d902      	bls.n	8008f00 <memmove+0x10>
 8008efa:	4284      	cmp	r4, r0
 8008efc:	4623      	mov	r3, r4
 8008efe:	d807      	bhi.n	8008f10 <memmove+0x20>
 8008f00:	1e43      	subs	r3, r0, #1
 8008f02:	42a1      	cmp	r1, r4
 8008f04:	d008      	beq.n	8008f18 <memmove+0x28>
 8008f06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f0e:	e7f8      	b.n	8008f02 <memmove+0x12>
 8008f10:	4601      	mov	r1, r0
 8008f12:	4402      	add	r2, r0
 8008f14:	428a      	cmp	r2, r1
 8008f16:	d100      	bne.n	8008f1a <memmove+0x2a>
 8008f18:	bd10      	pop	{r4, pc}
 8008f1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f22:	e7f7      	b.n	8008f14 <memmove+0x24>

08008f24 <_realloc_r>:
 8008f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f26:	4607      	mov	r7, r0
 8008f28:	4614      	mov	r4, r2
 8008f2a:	460e      	mov	r6, r1
 8008f2c:	b921      	cbnz	r1, 8008f38 <_realloc_r+0x14>
 8008f2e:	4611      	mov	r1, r2
 8008f30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008f34:	f7ff bb44 	b.w	80085c0 <_malloc_r>
 8008f38:	b922      	cbnz	r2, 8008f44 <_realloc_r+0x20>
 8008f3a:	f7ff fc8d 	bl	8008858 <_free_r>
 8008f3e:	4625      	mov	r5, r4
 8008f40:	4628      	mov	r0, r5
 8008f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f44:	f000 f814 	bl	8008f70 <_malloc_usable_size_r>
 8008f48:	42a0      	cmp	r0, r4
 8008f4a:	d20f      	bcs.n	8008f6c <_realloc_r+0x48>
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	4638      	mov	r0, r7
 8008f50:	f7ff fb36 	bl	80085c0 <_malloc_r>
 8008f54:	4605      	mov	r5, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d0f2      	beq.n	8008f40 <_realloc_r+0x1c>
 8008f5a:	4631      	mov	r1, r6
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	f7ff fb19 	bl	8008594 <memcpy>
 8008f62:	4631      	mov	r1, r6
 8008f64:	4638      	mov	r0, r7
 8008f66:	f7ff fc77 	bl	8008858 <_free_r>
 8008f6a:	e7e9      	b.n	8008f40 <_realloc_r+0x1c>
 8008f6c:	4635      	mov	r5, r6
 8008f6e:	e7e7      	b.n	8008f40 <_realloc_r+0x1c>

08008f70 <_malloc_usable_size_r>:
 8008f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f74:	1f18      	subs	r0, r3, #4
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	bfbc      	itt	lt
 8008f7a:	580b      	ldrlt	r3, [r1, r0]
 8008f7c:	18c0      	addlt	r0, r0, r3
 8008f7e:	4770      	bx	lr

08008f80 <_init>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr

08008f8c <_fini>:
 8008f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8e:	bf00      	nop
 8008f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f92:	bc08      	pop	{r3}
 8008f94:	469e      	mov	lr, r3
 8008f96:	4770      	bx	lr
