Warning (10268): Verilog HDL information at Assignment_Circuit2.v(5): always construct contains both blocking and non-blocking assignments File: C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/Assignment_Circuit2.v Line: 5
