****************************************
Report : Averaged Power
Design : eth_core
Version: K-2015.12-SP1
Date   : Fri Nov 11 19:07:36 2016
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           8.118e-03    0.0000    0.0000 8.118e-03 (74.34%)  i
register                8.061e-05 8.293e-05    0.0000 1.635e-04 ( 1.50%)  
combinational           8.992e-04 6.802e-04    0.0000 1.579e-03 (14.46%)  
sequential              7.729e-04 6.780e-05    0.0000 8.407e-04 ( 7.70%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000 2.179e-04    0.0000 2.179e-04 ( 2.00%)  

  Net Switching Power  = 1.049e-03   ( 9.61%)
  Cell Internal Power  = 9.871e-03   (90.39%)
  Cell Leakage Power   =    0.0000   ( 0.00%)
                         ---------
Total Power            =    0.0109  (100.00%)

1
