Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3270b132b5dc47e180423d2c75b07697 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot m18VG_pipelined_tb_behav xil_defaultlib.m18VG_pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m2VG_pipelined
Compiling module xil_defaultlib.m4VG_pipelined
Compiling module xil_defaultlib.m8VG_pipelined
Compiling module xil_defaultlib.m16VG_pipelined
Compiling module xil_defaultlib.m18VG_pipelined
Compiling module xil_defaultlib.m18VG_pipelined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot m18VG_pipelined_tb_behav
