--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml class_cpu.twx class_cpu.ncd -o class_cpu.twr class_cpu.pcf
-ucf nexys3.ucf

Design file:              class_cpu.ncd
Physical constraint file: class_cpu.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.518ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X13Y42.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_8 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_8 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.AQ      Tcko                  0.408   clock_divider.counter<11>
                                                       clock_divider.counter_8
    SLICE_X13Y42.D1      net (fanout=2)        0.629   clock_divider.counter<8>
    SLICE_X13Y42.D       Tilo                  0.259   cpu_clock
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>2
    SLICE_X13Y42.A3      net (fanout=1)        0.291   GND_7_o_clock_divider.counter[16]_equal_424_o<16>1
    SLICE_X13Y42.A       Tilo                  0.259   cpu_clock
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>4
    SLICE_X13Y42.CE      net (fanout=1)        0.285   GND_7_o_clock_divider.counter[16]_equal_424_o
    SLICE_X13Y42.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (1.266ns logic, 1.205ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X13Y44.A1      net (fanout=2)        0.603   clock_divider.counter<12>
    SLICE_X13Y44.A       Tilo                  0.259   GND_7_o_clock_divider.counter[16]_equal_424_o<16>2
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>3
    SLICE_X13Y42.A6      net (fanout=1)        0.308   GND_7_o_clock_divider.counter[16]_equal_424_o<16>2
    SLICE_X13Y42.A       Tilo                  0.259   cpu_clock
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>4
    SLICE_X13Y42.CE      net (fanout=1)        0.285   GND_7_o_clock_divider.counter[16]_equal_424_o
    SLICE_X13Y42.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.266ns logic, 1.196ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_7 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_7 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_7
    SLICE_X13Y42.D2      net (fanout=2)        0.594   clock_divider.counter<7>
    SLICE_X13Y42.D       Tilo                  0.259   cpu_clock
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>2
    SLICE_X13Y42.A3      net (fanout=1)        0.291   GND_7_o_clock_divider.counter[16]_equal_424_o<16>1
    SLICE_X13Y42.A       Tilo                  0.259   cpu_clock
                                                       GND_7_o_clock_divider.counter[16]_equal_424_o<16>4
    SLICE_X13Y42.CE      net (fanout=1)        0.285   GND_7_o_clock_divider.counter[16]_equal_424_o
    SLICE_X13Y42.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.266ns logic, 1.170ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_14 (SLICE_X12Y44.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X12Y42.A2      net (fanout=2)        1.007   clock_divider.counter<4>
    SLICE_X12Y42.COUT    Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.220ns logic, 1.013ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X12Y41.A5      net (fanout=2)        0.342   clock_divider.counter<0>
    SLICE_X12Y41.COUT    Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_14
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (1.296ns logic, 0.351ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X12Y41.D5      net (fanout=2)        0.377   clock_divider.counter<3>
    SLICE_X12Y41.COUT    Topcyd                0.260   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_14
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (1.161ns logic, 0.386ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_15 (SLICE_X12Y44.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X12Y42.A2      net (fanout=2)        1.007   clock_divider.counter<4>
    SLICE_X12Y42.COUT    Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.220ns logic, 1.013ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X12Y41.A5      net (fanout=2)        0.342   clock_divider.counter<0>
    SLICE_X12Y41.COUT    Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (1.296ns logic, 0.351ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X12Y41.D5      net (fanout=2)        0.377   clock_divider.counter<3>
    SLICE_X12Y41.COUT    Topcyd                0.260   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X12Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X12Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X12Y44.CLK     Tcinck                0.341   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_15
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (1.161ns logic, 0.386ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_16 (SLICE_X12Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_16 (FF)
  Destination:          clock_divider.counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_16 to clock_divider.counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.200   clock_divider.counter<16>
                                                       clock_divider.counter_16
    SLICE_X12Y45.A6      net (fanout=2)        0.022   clock_divider.counter<16>
    SLICE_X12Y45.CLK     Tah         (-Th)    -0.238   clock_divider.counter<16>
                                                       clock_divider.counter<16>_rt
                                                       Mcount_clock_divider.counter_xor<16>
                                                       clock_divider.counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.438ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X13Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X13Y42.C5      net (fanout=2)        0.055   cpu_clock
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_142_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.413ns logic, 0.055ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X12Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.200   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X12Y41.B5      net (fanout=2)        0.075   clock_divider.counter<1>
    SLICE_X12Y41.CLK     Tah         (-Th)    -0.234   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider.counter<3>/CLK
  Logical resource: clock_divider.counter_0/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X12Y41.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.518|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   2.518ns{1}   (Maximum frequency: 397.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  6 19:26:19 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



