GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\clkdiv.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\drv7seg4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\mux7seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv'
Compiling module 'test_mux7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":1)
Compiling module 'clkdiv'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\clkdiv.sv":1)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":19)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":22)
Compiling module 'drv7seg4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\drv7seg4.sv":1)
Compiling module 'mux7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\mux7seg.sv":1)
NOTE  (EX0101) : Current top module is "test_mux7seg"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input in is unused("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":3)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_inst1" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":29)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_inst2" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":30)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_inst3" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":31)
WARN  (NL0002) : The module "drv7seg4" instantiated to "drv7seg4_inst4" is swept in optimizing("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\test_mux7seg.sv":32)
[95%] Generate netlist file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\impl\gwsynthesis\onekiwi_mux7seg.vg" completed
[100%] Generate report file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\impl\gwsynthesis\onekiwi_mux7seg_syn.rpt.html" completed
GowinSynthesis finish
