       /****************************************************************/
       /*                                                              */
       /*            Platform: ic_shell (Cygwin 32bit)                 */
       /*            Compilation Time: 5:58 PM, 4-Sep-14               */
       /*            Version: 2014.0903.eng                            */
       /*                                                              */
       /*                        CME, Inc.                             */
       /*          Copyright (c), 2014. All Rights Reserved.           */
       /*                                                              */
       /* This program  contains  the  proprietary  and   confidential */
       /* information of CME, Inc.  Any disclosure                     */
       /* or reproduction of this program, without the  prior  consent */
       /* of CME, Inc. is  strictly  prohibited.                       */
       /*                                                              */
       /*             Invocation Time: 10:21 AM, 20-May-15             */
       /*                                                              */
       /****************************************************************/
INFO:    The "INCENTIA" environment variable rather than "DESIGNCRAFT" is
         set. Using INCENTIA instead ...
INFO:    Processing command script file '../scripts/syn.tcl'...
INFO:    Create a new user variable 'is_gui_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'reportprogress' = reportProgress.exe.
         (CMD_INFO_005)
INFO:    Create a new user variable 'win_platform' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_dir' =
         /cygdrive/F/capital_micro/primace7.3/ast_frontend/. (CMD_INFO_005)
INFO:    Create a new user variable 'output_dir' = .. (CMD_INFO_005)
INFO:    Create a new user variable 'design_name' = inputCtrl. (CMD_INFO_005)
INFO:    Create a new user variable 'outfile' = ./inputCtrl.asv.
         (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_lib' = syn_black_box_m7s.v.
         (CMD_INFO_005)
INFO:    Create a new user variable 'syn_vlog_src_in' = ../src/ahb_master.v
         ../src/colorbar_gen.v ../src/demo_sd_to_lcd.v ../src/emb_v1.v
         ../src/lvds_tx_v1.v ../src/mcu_armcm3.v ../src/pll_v1.v
         ../src/por_v1_1.v ../src/gbuf_v1_1.v ../src/Cal_v1.v
         ../src/coefcal_v3.v ../src/divider_v2.v ../src/emb_16_2k.v
         ../src/inputCtrl.v ../src/ramFifo.v ../src/scaler1.0.v
         ../src/scalerForM7.v ../src/sdram_to_RGB.v. (CMD_INFO_005)
CMD:     set search_path { . ../src }
0
INFO:    Create a new user variable 'extract_latch' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'fca_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'resource_expand_bits' = 6. (CMD_INFO_005)
INFO:    Create a new user variable 'fcc_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_ram' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'extract_mem_size' = 3. (CMD_INFO_005)
INFO:    Create a new user variable 'keep_hierarchy_en' = 0. (CMD_INFO_005)
CMD:     source "$env(AST_FRONTEND)/agate/syn_base.tcl"
INFO:    Sourcing file
         /cygdrive/F/capital_micro/primace7.3/ast_frontend//agate/syn_base.tcl.
         (CMD_INFO_004)

CMD:     set_env _older_extract_ram_behavior
0
CMD:     set exit_on_error false
0
CMD:     set report_message_summary true
0
CMD:     set_message_level -level error RTLW_MDM_001 
0
INFO:    Create a new user variable 'enable_low' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'syn_db' =
         cswitch_ast_frontend_griffin_2.0_cygwin.db. (CMD_INFO_005)
INFO:    Create a new user variable 'dontuseprims' =
         /cygdrive/F/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_005)
CMD:     set report_message_summary true
0
CMD:     set optimize_for_agate mapped
CMD:     set hdl_resource_sharing        area
0
CMD:     set hdl_resource_sharing_effort high
0
0
CMD:     set_env _skip_copy_design
0
INFO:    Create a new user variable 'fcm_en' = true. (CMD_INFO_005)
INFO:    Create a new user variable 'push_register_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'expand_en' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_en' = 1. (CMD_INFO_005)
INFO:    Create a new user variable 'bbox_param' = bbox. (CMD_INFO_005)
INFO:    Create a new user variable 'gate_netlist_param' = gate_netlist.
         (CMD_INFO_005)
INFO:    Create a new user variable 'mux_opt_en' = false. (CMD_INFO_005)
INFO:    Create a new user variable 'ipc_set_en' = true. (CMD_INFO_005)
CMD:     set_agate_option -keep_mux "$mux_opt_en $bbox_param
         $gate_netlist_param"
0
CMD:     set_agate_option -flatten_const_adder $fca_en
0
CMD:     set_agate_option -flatten_const_cmp $fcc_en
0
CMD:     set_agate_option -flatten_const_mult $fcm_en
0
CMD:     set_agate_option -carry_chain true
0
CMD:     set_agate_option -sweep_boundary true
0
CMD:     set_agate_option -push_register $push_register_en
0
CMD:     set_agate_option -keep_ipc_set "$ipc_set_en $bbox_param
         $gate_netlist_param"
0
CMD:     set link_design_black_box_as_error true
0
CMD:     set_delete_floating_output -remove_floating_design 
0
CMD:     set resource_expand_bit_width $resource_expand_bits
0
CMD:     set hdl_register_naming_format "%s__reg"
0
CMD:     read_lib $syn_dir/agate/$syn_db 
INFO:    Reading file
         '/cygdrive/F/capital_micro/primace7.3/ast_frontend//agate/cswitch_ast_frontend_griffin_2.0_cygwin.db'.
0
INFO:    Create a new user variable 'failed' = 0. (CMD_INFO_005)
INFO:    Create a new user variable 'optmode' = 0. (CMD_INFO_005)
CMD:     read_design -package_first -format v2001 $syn_vlog_src_in 
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v'.
INFO:    Depositing template 'ahb_master'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v'.
INFO:    Depositing template 'colorbar_gen'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_v1.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/lvds_tx_v1.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/mcu_armcm3.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/pll_v1.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/por_v1_1.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/gbuf_v1_1.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v'.
INFO:    Depositing template 'Cal'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v'.
INFO:    Depositing template 'coefCal'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v'.
INFO:    Depositing template 'inputCtrl'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v'.
INFO:    Depositing template 'ramFifo'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/scaler1.0.v'.
INFO:    Depositing template 'scaler'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v'.
INFO:    Depositing template 'scalerForM7'.
INFO:    Reading file
         '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v'.
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 58... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 60... (=) mixing blocking assignment with non-blocking
         assignment to a signal (work) could induce incorrect logic.  It is
         not recommended.. (RTLW_MXASGN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 10... port 'iVsyn' is declared in port list but not delclared
         in the module/primitive. (RTLW_XPORT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 61... bad code style for circuit synthesis:  . (RTLW_XSYN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 55... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 54... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'work' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'inEn' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-0) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-1) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-2) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-3) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-4) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-5) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-6) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-7) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-8) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-9) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-10) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-11) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-12) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-13) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-14) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-15) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-16) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-17) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-18) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-19) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-20) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-21) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-22) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-23) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-24) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-25) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-26) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-27) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-28) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-29) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-30) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-31) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 49... In this procedure block, variable 'test' (bit-32) is not
         initialized in asynchronous branch(es) even though the process is
         controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
ERROR:   '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 63... Variable 'inEn' (bit-0) is multiply driven by different
         sequential devices.  The bit is previously touched at line 49 (file
         /cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v).
         (RTLE_MSEQDEV_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-0) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-1) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-2) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-3) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-4) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-5) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-6) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-7) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-8) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-9) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-10) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-11) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-12) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-13) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-14) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-15) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-16) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-17) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-18) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-19) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-20) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-21) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-22) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v',
         line 172... In this procedure block, variable 'dataOut' (bit-23) is
         not initialized in asynchronous branch(es) even though the process
         is controlled by asynchronous controls. (RTLW_XASYNCINIT_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 56... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 56... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 56... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 56... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 60... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 60... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 60... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 60... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 48... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 74... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 74... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 74... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 74... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 66... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 217... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 217... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 217... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 219... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 219... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 219... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 221... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 221... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 221... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 226... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 226... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 226... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 228... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 228... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 228... Synthesizing sequential elements with asynchronous
         load/data.  Pay attention to the results from the sequential mapper.
         If no direct implementation (with asynchronous load/data) is
         available, it may cause simulation mismatches.. (RTLW_ASYNL_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v',
         line 206... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v',
         line 44... cannot find clock signal of the process. (RTLW_IPCK_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v',
         line 46... variable 'shift_dividend' is missing from the sensitivity
         list.
WARNING: 	Simulation mismatch may be resulted. (RTLW_MISSEN_001)
WARNING: '/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v',
         line 10... port 'iVsyn' is declared in port list but not delclared
         in the module/primitive. (RTLW_XPORT_001)
INFO:    Done design import.
Roots (top modules): pll_v1 mcu_armcm3 colorbar_gen ahb_master emb_v1
sdram_to_RGB lvds_tx_v1 demo_sd_to_lcd por_v1_1 gbuf_v1_1 mdivider coefCal
inputCtrl emb_16_2k ramFifo Cal scaler scalerForM7
Sequential/Tristate device inference:
module/UDP/ent: colorbar_gen
Line(s):1-62 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/colorbar_gen.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
h_cnt             h_cnt__reg          FF      [10:0]     Y   Y  -  N  Y  N  N 
h_valid           h_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
v_cnt             v_cnt__reg          FF       [9:0]     Y   Y  -  N  Y  N  N 
v_valid           v_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: ahb_master
Line(s):1-528 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_count        addr_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  N 
ahb_cs            ahb_cs__reg         FF       [2:0]     Y   Y  -  N  Y  N  N 
ahb_ns            I94                Wire      [2:0]     Y   N  -  -  -  -  - 
ahm_error         ahm_error__reg      FF        [-]      N   Y  -  N  Y  N  N 
ahm_rdata_push    ahm_rdata_push__    FF        [-]      N   Y  -  N  Y  N  N 
                  reg                                                         
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
ahm_xfer_done     ahm_xfer_done__r    FF        [-]      N   Y  -  N  Y  Y  Y 
                  eg                                                          
burst_size        I97                Wire      [7:0]     Y   N  -  -  -  -  - 
dma_cs            dma_cs__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
dma_eof_get       dma_eof_get__reg    FF        [-]      N   Y  -  N  Y  Y  Y 
dma_ns            I105               Wire      [1:0]     Y   N  -  -  -  -  - 
haddr_hi          haddr_hi__reg       FF      [21:0]     Y   Y  -  N  Y  N  N 
haddr_lo          haddr_lo__reg       FF       [7:0]     Y   Y  -  N  Y  N  N 
hburst_o          hburst_o__reg       FF       [2:0]     Y   Y  -  N  Y  Y  Y 
htrans_o          htrans_o__reg       FF       [1:0]     Y   Y  -  N  Y  N  Y 
hwdata_o          hwdata_o__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
hwrite_o          hwrite_o__reg       FF        [-]      N   Y  -  N  Y  N  N 
mx_addr           mx_addr__reg        FF      [31:2]     Y   Y  -  N  Y  N  N 
mx_done_r         mx_done_r__reg      FF        [-]      N   Y  -  N  Y  N  N 
prefetch_wdata_po prefetch_wdata_p    FF        [-]      N   Y  -  N  Y  Y  Y 
p                 op__reg                                                     
wdata_in_r        wdata_in_r__reg     FF      [31:0]     Y   Y  -  N  Y  N  N 
wdata_pop         wdata_pop__reg      FF        [-]      N   Y  -  N  Y  Y  N 
wdata_sel         wdata_sel__reg      FF        [-]      N   Y  -  N  Y  Y  Y 
xfer_count        xfer_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  Y 
==============================================================================

Conditional statements statistics:
module/arch: ahb_master
Line:1-528 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ahb_master.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            224 casez         Y            auto     /    auto     -   :
:            272 casez         Y            auto     /    auto     -   :
:            441 casez         Y            auto     /    auto     -   :
========================================================================

Sequential/Tristate device inference:
module/UDP/ent: sdram_to_RGB
Line(s):1-381 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/sdram_to_RGB.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_cnt          addr_cnt__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
0                 r0__reg                                                     
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
1                 r1__reg                                                     
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
bmp_fig_chg       bmp_fig_chg__reg    FF       [1:0]     Y   Y  -  N  Y  N  N 
bmp_fig_cnt       bmp_fig_cnt__reg    FF       [3:0]     Y   Y  -  N  Y  N  Y 
buffer_rd_sel     buffer_rd_sel__r    FF        [-]      N   Y  -  N  Y  N  N 
                  eg                                                          
buffer_rd_sel_r   buffer_rd_sel_r_    FF       [1:0]     Y   Y  -  N  Y  N  N 
                  _reg                                                        
buffer_wr_sel     buffer_wr_sel__r    FF        [-]      N   Y  -  N  Y  N  N 
                  eg                                                          
de_i_r            de_i_r__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
de_i_r_sclk       de_i_r_sclk__reg    FF       [3:0]     Y   Y  -  N  Y  N  N 
de_i_start_pulse  de_i_start_pulse    FF        [-]      N   Y  -  N  Y  N  N 
                  __reg                                                       
de_o              de_o__reg           FF        [-]      N   Y  -  N  Y  N  N 
display_before_bm display_before_b    FF        [-]      N   Y  -  Y  N  N  N 
p                 mp__reg                                                     
display_period_al display_period_a    FF        [-]      N   Y  -  N  Y  N  N 
ign               lign__reg                                                   
dma_addr          dma_addr__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
dma_start_xfer    dma_start_xfer__    FF        [-]      N   Y  -  N  Y  N  N 
                  reg                                                         
dma_start_xfer_pr dma_start_xfer_p    FF        [-]      N   Y  -  N  Y  N  N 
ev                rev__reg                                                    
emb_addr_rd       emb_addr_rd__reg    FF       [9:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr       emb_addr_wr__reg    FF       [8:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr_r     emb_addr_wr_r__r    FF       [8:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_0_r     emb_rdata_0_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_1_r     emb_rdata_1_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N 
                  eg                                                          
emb_rdata_r       emb_rdata_r__reg    FF      [15:0]     Y   Y  -  N  Y  N  N 
other_1_beat_star other_1_beat_sta    FF        [-]      N   Y  -  N  Y  N  N 
t_pulse           rt_pulse__reg                                               
other_1_beat_vali other_1_beat_val    FF        [-]      N   Y  -  N  Y  Y  Y 
d                 id__reg                                                     
v_valid_r         v_valid_r__reg      FF       [1:0]     Y   Y  -  N  Y  N  N 
yEnd              yEnd__reg           FF       [9:0]     Y   Y  -  Y  N  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: demo_sd_to_lcd
Line(s):3-170 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/demo_sd_to_lcd.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
rstn_final        rstn_final__reg     FF        [-]      N   Y  -  N  Y  Y  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: mdivider
Line(s):3-55 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/divider_v2.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
divisor_a         divisor_a__reg    Latch     [16:0]     Y   Y  -  N  N  -  - 
ratio             I2544              Wire     [16:0]     Y   N  -  -  -  -  - 
remainder         I2561              Wire     [16:0]     Y   N  -  -  -  -  - 
shift_dividend    shift_dividend__  Latch     [33:0]     Y   Y  -  N  N  -  - 
                  reg                                                         
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: coefCal
Line(s):10-106 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/coefcal_v3.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
frameRate         frameRate__reg      FF       [8:0]     Y   Y  -  N  N  N  N 
inEn              inEn__reg           FF        [-]      N   Y  -  N  N  N  N 
test              test__reg           FF      [32:0]     Y   Y  -  N  N  N  N 
work              work__reg           FF        [-]      N   Y  -  N  N  N  N 
working           working__reg        FF      [32:0]     Y   Y  -  N  N  N  N 
xDividend         xDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
xDivisor          xDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
yDividend         yDividend__reg      FF      [16:0]     Y   Y  -  N  N  N  N 
yDivisor          yDivisor__reg       FF      [16:0]     Y   Y  -  N  N  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: inputCtrl
Line(s):9-200 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/inputCtrl.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
dataOut           dataOut__reg      Tri-FF    [23:0]     Y   Y  -  N  N  N  Y 
h_valid           h_valid__reg        FF        [-]      N   Y  -  N  Y  Y  Y 
jmp               jmp__reg            FF        [-]      N   Y  -  N  Y  N  N 
ramWrtAddr        ramWrtAddr__reg     FF      [10:0]     Y   Y  -  Y  N  Y  N 
ramWrtEn          ramWrtEn__reg       FF        [-]      N   Y  -  N  Y  Y  Y 
row_switch        row_switch__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
v_valid           v_valid__reg        FF        [-]      N   Y  -  N  Y  Y  Y 
xAddress          xAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  Y 
xCal              xCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  Y 
xPreEn            xPreEn__reg         FF        [-]      N   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF       [9:0]     Y   Y  -  N  Y  N  Y 
yCal              yCal__reg           FF      [15:0]     Y   Y  -  N  Y  N  Y 
yPreEn            yPreEn__reg         FF        [-]      N   Y  -  N  Y  N  Y 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: emb_16_2k
Line(s):14-348 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/emb_16_2k.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
aa_reg            aa_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
ab_reg            ab_reg__reg         FF       [0:0]     Y   Y  -  N  N  N  N 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: ramFifo
Line(s):9-235 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/ramFifo.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
fillCount         I5643              Wire      [2:0]     Y   N  -  -  -  -  - 
ramDataOutA                         Memory [15:0x15:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
ramDataOutB                         Memory [15:0x15:0]0R Y   Y  -  -  -  -  - 
                                                0W                            
readSelect        I5646              Wire      [3:0]     Y   N  -  -  -  -  - 
writeSelect       I5650              Wire      [3:0]     Y   N  -  -  -  -  - 
==============================================================================

Sequential/Tristate device inference:
module/UDP/ent: Cal
Line(s):11-247 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
HS                HS__reg             FF        [-]      N   Y  -  N  Y  N  N 
VSNormal          VSNormal__reg       FF        [-]      N   Y  -  N  Y  N  N 
enforceJmp        enforceJmp__reg     FF        [-]      N   Y  -  N  Y  Y  Y 
jmp1Normal        jmp1Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
jmp2Normal        jmp2Normal__reg     FF        [-]      N   Y  -  N  Y  N  N 
ramRdAddr         ramRdAddr__reg      FF      [10:0]     Y   Y  -  N  Y  N  Y 
u                 u__reg              FF      [16:0]     Y   Y  -  N  Y  N  Y 
uPreF             uPreF__reg          FF       [5:0]     Y   Y  -  N  Y  N  N 
v                 v__reg              FF      [16:0]     Y   Y  -  N  Y  N  N 
xAddress          xAddress__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
yAddress          yAddress__reg       FF      [10:0]     Y   Y  -  Y  N  N  N 
==============================================================================

Conditional statements statistics:
module/arch: Cal
Line:11-247 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/Cal_v1.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            177 casez         Y            auto     /    auto     -   :
========================================================================

Sequential/Tristate device inference:
module/UDP/ent: scalerForM7
Line(s):1-91 File:
/cygdrive/g/大创/Scaler/Scaler_With_LCD/outputs/../src/scalerForM7.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
outXRes           I8426              Wire     [11:0]     Y   N  -  -  -  -  - 
outYRes           I8438              Wire     [11:0]     Y   N  -  -  -  -  - 
xEnd              I8450              Wire     [10:0]     Y   N  -  -  -  -  - 
==============================================================================

INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'ahb_master'!
0
CMD:     read_design -format v2001 $syn_dir/../data/lib/$bbox_lib 
INFO:    Reading file
         '/cygdrive/F/capital_micro/primace7.3/ast_frontend//../data/lib/syn_black_box_m7s.v'.
INFO:    Done design import.
Roots (top modules): DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL
M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM
M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS
M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO
IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
INFO:    Creating DB... (CMD_INFO_002)
INFO:    Done DB conversion. (CMD_INFO_003)
INFO:    Current design is 'DELAY_BUF'!
0
INFO:    Create a new user variable 'opt_cmd' = optimize. (CMD_INFO_005)
CMD:     set current_design $design_name
INFO:    Current design is 'inputCtrl'!
0

CMD:     source $dontuseprims
INFO:    Sourcing file
         /cygdrive/F/capital_micro/primace7.3/ast_frontend//agate/dontuse_latch.tcl.
         (CMD_INFO_004)
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0]
0
CMD:     get_lib_cells cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXL5_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXL5_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MUXCO_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MUXCO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_XORCI_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_XORCI_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LAT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LAT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/IBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/IBUF]
0
CMD:     get_lib_cells cswitch_typical/TBUF
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/TBUF]
0
CMD:     get_lib_cells cswitch_typical/DCC_BEG
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_BEG]
0
CMD:     get_lib_cells cswitch_typical/DCC_END
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_END]
0
CMD:     get_lib_cells cswitch_typical/DCC_POSTSHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_POSTSHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/DCC_PRESHUFFLE
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/DCC_PRESHUFFLE]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_IOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_IOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFIOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DIFFOBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_OBUFT_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_OBUFT_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LRAM64_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LRAM64_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_PG_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PG_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_FC_LOGIC_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_FC_LOGIC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_REG_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_REG_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_CLK_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_E_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_E_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_S_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_S_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_R_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_R_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_SE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_SE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LATA_RS_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LATA_RS_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_CFA0" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_CFA0]
0
CMD:     get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_LUT4_PRIM_F0CA" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_LUT4_PRIM_F0CA]
0
CMD:     get_lib_cells cswitch_typical/LUT_XOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_XNOR
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_XNOR]
0
CMD:     get_lib_cells cswitch_typical/LUT_MUX
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/LUT_MUX]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB2
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB2]
0
CMD:     get_lib_cells cswitch_typical/CS_ADDSUB4
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ADDSUB4]
0
CMD:     get_lib_cells cswitch_typical/CS_MAC
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MAC]
0
CMD:     get_lib_cells cswitch_typical/CS_MULTIPLIER
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MULTIPLIER]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_BEG_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_END_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_END_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_LATENCY_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_DECODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_ECC_ENCODE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RXD_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_TXC_DLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_10GE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_10GE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_10GE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_FC
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_FC"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_FC]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_TE
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_TE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_TE]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_BP
WARNING: No library_cell matches search pattern "cswitch_typical/CS_MPQ_BP"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_BP]
0
CMD:     get_lib_cells cswitch_typical/mpq2ser
WARNING: No library_cell matches search pattern "cswitch_typical/mpq2ser"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mpq2ser]
0
CMD:     get_lib_cells cswitch_typical/CS_RAU_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RAU_PRIM]
0
CMD:     get_lib_cells cswitch_typical/mem_ctl
WARNING: No library_cell matches search pattern "cswitch_typical/mem_ctl"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/mem_ctl]
0
CMD:     get_lib_cells cswitch_typical/CS_CLKTREE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CLKTREE_PRIM]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPELAT_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREG_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPEREGA_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPELAT]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREG]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPEREGA]
0
CMD:     get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE"
         (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells
         cswitch_typical/CS_TX_LOGIC_PRIM_TXD_REG_TYPENONE_TXE_REG_TYPENONE]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_DIV_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_LOCAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_CBUF_RST_SYNC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_DCC_PRESHUFFLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_GLOBAL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_GBUF_SIMPLE_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MPQ_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MPQ_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PLL_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PLL_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_PP_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_PP_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_RCAM_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_RCAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_FIFO_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_FIFO_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_SPRAM_PRIM
WARNING: No library_cell matches search pattern
         "cswitch_typical/CS_SPRAM_PRIM" (GET_WARN_3)
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_SPRAM_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM]
0
CMD:     get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM
0
CMD:     set_dont_use [get_lib_cells cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM]
0
0

CMD:     list_design
      Design Name
-------------------------
    pll_v1
    mcu_armcm3
    colorbar_gen
    ahb_master
    emb_v1
    sdram_to_RGB
    lvds_tx_v1
    demo_sd_to_lcd
    por_v1_1
    gbuf_v1_1
    mdivider
    coefCal
--->inputCtrl
    emb_16_2k
    ramFifo
    Cal
    scaler
    scalerForM7
    DELAY_BUF
    CALIO
    CFG_DYN_SWITCH
    CFG_DYN_SWITCH_S3
    M7S_DLL
    M7S_PLL
    CRYSTAL
    M7S_DGPIO
    DGPIO
    M7A_DM
    M7S_EMB5K
    M7A_JTAG
    M7A_MAC
    M7A_SPRAM
    M7A_UART
    OSC
    M7S_EMB18K
    M7S_IO_CAL
    M7S_IO_DDR
    M7S_IO_DQS
    M7S_IO_LVDS
    M7S_IO_PCISG
    M7S_IO_VREF
    GBUF
    RBUF
    GBUF_GATE
    RBUF_GATE
    M7S_SOC
    M7S_POR
    DDR_IO
    IBUF
    OBUF
    TBUF
    BIBUF
    CLKBUF
    IBUFDS
    OBUFDS
    TBUFDS
    BIBUFDS
    CLKBUFDS
0
CMD:     link_design
0
CMD:     make_unique
0

CMD:     write_design -no_leaf -decrypt -hierarchy -format verilog -output
         ${design_name}_simp_hier.v
0

CMD:     expand -hierarchy
0
CMD:     $opt_cmd -mode timing
INFO:    Linking priority: *designs* cswitch_typical
         (cswitch_ast_frontend_griffin_2.0_cygwin.db:cswitch_typical)

Beginning Hierarchical Optimization
===================================


  Optimizing Design inputCtrl (1 1)

WARNING: Design instance 'u471' in 'inputCtrl' is removed due to
         non-observable output. (OPT_W_003)
WARNING: Design instance 'u473' in 'inputCtrl' is removed due to
         non-observable output. (OPT_W_003)
WARNING: Design instance 'u475' in 'inputCtrl' is removed due to
         non-observable output. (OPT_W_003)
WARNING: Design instance 'u477' in 'inputCtrl' is removed due to
         non-observable output. (OPT_W_003)
      Performing Arithmetic Reduction and Transformation
      Performing Logic Optimization

  Optimizing Design inputCtrl_ipc_sub_block_10_1 (2 1)


  Optimizing Design inputCtrl_ipc_sub_block_10_3 (3 1)

      Performing Logic Optimization

  Optimizing Design inputCtrl_ipc_sub_block_10_5 (4 1)

      Performing Logic Optimization

  Optimizing Design inputCtrl_ipc_sub_block_10_7 (5 1)

      Performing Logic Optimization

  Optimizing Design inputCtrl_ipc_add_block_16_0 (6 1)


  Optimizing Design inputCtrl_ipc_add_block_16_1 (7 1)

      Performing Logic Optimization
INFO:    Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_1' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_3' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_5' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[0]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[1]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[2]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[3]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[4]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[5]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[6]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[7]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[8]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'DIFF[9]' in design 'inputCtrl_ipc_sub_block_10_7' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'inputCtrl_ipc_add_block_16_0' is detected
         floating without fanouts. (OPT_I_007)
INFO:    Port 'CO' in design 'inputCtrl_ipc_add_block_16_1' is detected
         floating without fanouts. (OPT_I_007)
0

CMD:     set_name_rule rule1  -restricted "/" -replacement_char "."
0
CMD:     apply_name_rule -rule rule1 -hierarchy
0
CMD:     write_design -decrypt -hierarchy -format verilog -output $outfile
0
CMD:     report_for_agate -all


*******************************************************************************
* Report  : Report for agate                                                  *
* Command : report_for_agate -all                                             *
* Design  : inputCtrl                                                         *
* Version : 2014.0903.eng                                                     *
* Date    : 10:21 AM, 20-May-15                                               *
*******************************************************************************
0

CMD:     mem_usage
Memory Usage: peak is 55.278M, current is 56.513M   
0

Warning/Error message (message ID)                                     Number
-----------------------------------------------------------------------------
WARNING:                                              (GET_WARN_3)         24
No  matches search pattern ""

WARNING:                                               (OPT_W_003)          4
Design instance '' in '' is removed due to non-observable output.

WARNING:                                           (RTLW_XSYN_001)          1


WARNING:                                          (RTLW_XPORT_001)          2


WARNING:                                         (RTLW_MISSEN_001)         15


WARNING:                                           (RTLW_IPCK_001)          4


WARNING:                                          (RTLW_ASYNL_001)         29


WARNING:                                         (RTLW_MXASGN_001)          2


WARNING:                                     (RTLW_XASYNCINIT_001)         60


ERROR:                                          (RTLE_MSEQDEV_001)          1

-----------------------------------------------------------------------------
Errors: 1, Warnings: 141

CPU time: 8.86 sec
Quit ic_shell.  Thank you!
