Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Aug  4 19:16:50 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|     10 |            1 |
|     12 |            3 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           18 |
| Yes          | No                    | No                     |              48 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Uultrasonic_proximity/outtogg            | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG |                                          | led_OBUF[8]                               |                1 |              2 |
|  clk_IBUF_BUFG | FSM_onehot_brk_state[3]_i_1_n_0          |                                           |                1 |              4 |
|  clk_IBUF_BUFG | us_state                                 |                                           |                2 |              4 |
|  clk_IBUF_BUFG | FSM_onehot_st_state[4]_i_1_n_0           |                                           |                1 |              5 |
|  clk_IBUF_BUFG | rev_state                                |                                           |                2 |              6 |
|  clk_IBUF_BUFG | tur_state                                |                                           |                2 |              6 |
|  clk_IBUF_BUFG | Uultrasonic_proximity/outupreg           |                                           |                3 |              7 |
|  clk_IBUF_BUFG |                                          | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                3 |             10 |
|  clk_IBUF_BUFG | FSM_onehot_rev_state_reg_n_0_[2]         | FSM_onehot_rev_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG | FSM_onehot_brk_state_reg_n_0_[2]         | FSM_onehot_brk_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG | FSM_onehot_tur_state_reg_n_0_[2]         | FSM_onehot_tur_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG | Uultrasonic_proximity/countf[15]_i_1_n_0 |                                           |                3 |             16 |
|  clk_IBUF_BUFG | brk_cnt                                  | brk_cnt[26]_i_1_n_0                       |                7 |             16 |
|  clk_IBUF_BUFG | rev_cnt                                  | rev_cnt[26]_i_1_n_0                       |                7 |             16 |
|  clk_IBUF_BUFG | tur_cnt                                  | tur_cnt[26]_i_1_n_0                       |                7 |             16 |
|  clk_IBUF_BUFG | Uultrasonic_proximity/count              | Uultrasonic_proximity/count[0]_i_1__0_n_0 |                6 |             22 |
|  clk_IBUF_BUFG | Ucarriage/count0                         | Ucarriage/JAO_OBUF[0]                     |                6 |             23 |
|  clk_IBUF_BUFG |                                          | Surface/stall_detect/count[0]_i_1__1_n_0  |                7 |             25 |
|  clk_IBUF_BUFG |                                          | Ucarriage/safreg[0]_i_1_n_0               |                7 |             28 |
|  clk_IBUF_BUFG |                                          |                                           |               33 |             90 |
+----------------+------------------------------------------+-------------------------------------------+------------------+----------------+


