#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan 20 10:04:21 2026
# Process ID         : 28732
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1
# Command line       : vivado.exe -log fec_gth_loopback_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fec_gth_loopback_top.tcl -notrace
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.vdi
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 29800 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source fec_gth_loopback_top.tcl -notrace
Command: link_design -top fec_gth_loopback_top -part xczu15eg-ffvb1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_fec_rx.dcp' for cell 'ila_fec_rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'u_ber_calc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2.dcp' for cell 'u_vio_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.dcp' for cell 'u_fec_rx/u_rx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_frame_cfg/vio_frame_cfg.dcp' for cell 'u_fec_rx/u_vio_frame_cfg'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0.dcp' for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_encoder_0/rs_encoder_0.dcp' for cell 'u_fec_tx/u_rs_encode_frontend/Encoder'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.dcp' for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'u_gth_raw/u_gth'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1616.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5954 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_fec_rx UUID: 7a102350-a151-5d87-94f5-ca8da4b2f41e 
INFO: [Chipscope 16-324] Core: u_fec_rx/u_vio_frame_cfg UUID: 9fa82e57-e87e-5fbe-9fba-4e0a18c7523e 
INFO: [Chipscope 16-324] Core: u_vio_ctrl UUID: 352a7152-a21a-5520-8ac0-5d52cd249012 
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_vio_ctrl'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_vio_ctrl'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'u_gth_raw/u_gth/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'u_gth_raw/u_gth/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc:54]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.965 ; gain = 942.277
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_frame_cfg/vio_frame_cfg.xdc] for cell 'u_fec_rx/u_vio_frame_cfg'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_frame_cfg/vio_frame_cfg.xdc] for cell 'u_fec_rx/u_vio_frame_cfg'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_fec_rx/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_fec_rx/inst'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_v6_2/constraints/ila.xdc] for cell 'ila_fec_rx/inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_v6_2/constraints/ila.xdc] for cell 'ila_fec_rx/inst'
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_rx/u_rx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r_clocks.xdc] for cell 'u_fec_tx/u_tx_fifo/U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0_clocks.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0_clocks.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT u_gth_raw/u_bufg_rx
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT u_gth_raw/u_bufg_tx
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell u_fec_tx/u_rs_encode_frontend/fifo0_inst2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
INFO: [Project 1-1687] 21 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2645.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 89 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2645.133 ; gain = 2132.934
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2817.535 ; gain = 172.402

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b491a417

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.535 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = bf7736a61f14a9fc.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 4be1350a2b58871c.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 15e9aa4ea36528eb.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3081.570 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3081.570 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3081.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 3081.738 ; gain = 0.168
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 22893a72b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3081.738 ; gain = 22.453
Phase 1.1 Core Generation And Design Setup | Checksum: 22893a72b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3081.738 ; gain = 22.453

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22893a72b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3081.738 ; gain = 22.453
Phase 1 Initialization | Checksum: 22893a72b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 3081.738 ; gain = 22.453

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22893a72b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3093.203 ; gain = 33.918

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22893a72b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3093.203 ; gain = 33.918
Phase 2 Timer Update And Timing Data Collection | Checksum: 22893a72b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3093.203 ; gain = 33.918

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 77 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 101 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_fec_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_fec_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_fec_rx/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2c22d0313

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3093.203 ; gain = 33.918
Retarget | Checksum: 2c22d0313
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 175 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2654e66a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 3093.203 ; gain = 33.918
Constant propagation | Checksum: 2654e66a9
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Constant propagation, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3093.203 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3093.203 ; gain = 0.000
Phase 5 Sweep | Checksum: 2d092564f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3093.203 ; gain = 33.918
Sweep | Checksum: 2d092564f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1477 cells
INFO: [Opt 31-1021] In phase Sweep, 3298 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2d092564f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3093.203 ; gain = 33.918
BUFG optimization | Checksum: 2d092564f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2d092564f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3093.203 ; gain = 33.918
Shift Register Optimization | Checksum: 2d092564f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2d092564f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3093.203 ; gain = 33.918
Post Processing Netlist | Checksum: 2d092564f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16bb1d267

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3093.203 ; gain = 33.918

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3093.203 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16bb1d267

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3093.203 ; gain = 33.918
Phase 9 Finalization | Checksum: 16bb1d267

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3093.203 ; gain = 33.918
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              80  |                                            175  |
|  Constant propagation         |              10  |              77  |                                            111  |
|  Sweep                        |               0  |            1477  |                                           3298  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            117  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16bb1d267

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3093.203 ; gain = 33.918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 573 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 469 Total Ports: 1146
Ending PowerOpt Patch Enables Task | Checksum: 21ba74491

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5289.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21ba74491

Time (s): cpu = 00:01:59 ; elapsed = 00:00:35 . Memory (MB): peak = 5289.957 ; gain = 2196.754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21ba74491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5289.957 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 5289.957 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2098eb6e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5289.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:36 ; elapsed = 00:01:12 . Memory (MB): peak = 5289.957 ; gain = 2644.824
INFO: [Vivado 12-24828] Executing command : report_drc -file fec_gth_loopback_top_drc_opted.rpt -pb fec_gth_loopback_top_drc_opted.pb -rpx fec_gth_loopback_top_drc_opted.rpx
Command: report_drc -file fec_gth_loopback_top_drc_opted.rpt -pb fec_gth_loopback_top_drc_opted.pb -rpx fec_gth_loopback_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5289.957 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5289.957 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5289.957 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 5289.957 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5289.957 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5289.957 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 5289.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 32 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5289.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cc7c7a9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 5289.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 219c29084

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 308bcd1f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 308bcd1f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5289.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 308bcd1f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2cdd46938

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 29d8945f9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 23f504468

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 23f504468

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2888f30df

Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2c5314e1f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2c5314e1f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5289.957 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2c5314e1f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 5289.957 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 248664b12

Time (s): cpu = 00:01:34 ; elapsed = 00:00:33 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 248664b12

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 251e01d5d

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5289.957 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f85a631e

Time (s): cpu = 00:04:53 ; elapsed = 00:01:31 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27eccfd9c

Time (s): cpu = 00:05:02 ; elapsed = 00:01:33 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1743 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 761 nets or LUTs. Breaked 0 LUT, combined 761 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 60 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 302 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 302 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 5504.746 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            761  |                   761  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    53  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            761  |                   814  |           0  |           5  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2d14508f8

Time (s): cpu = 00:05:20 ; elapsed = 00:01:42 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 2.5 Global Place Phase2 | Checksum: 3020d921c

Time (s): cpu = 00:05:43 ; elapsed = 00:01:49 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 2 Global Placement | Checksum: 3020d921c

Time (s): cpu = 00:05:43 ; elapsed = 00:01:49 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3211cf450

Time (s): cpu = 00:06:15 ; elapsed = 00:01:57 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3365adeef

Time (s): cpu = 00:06:29 ; elapsed = 00:01:59 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 26d217636

Time (s): cpu = 00:07:10 ; elapsed = 00:02:12 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 29a4a477b

Time (s): cpu = 00:07:32 ; elapsed = 00:02:21 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 3.3.2 Slice Area Swap | Checksum: 29a4a477b

Time (s): cpu = 00:07:33 ; elapsed = 00:02:21 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 3.3 Small Shape DP | Checksum: 34bcf87a6

Time (s): cpu = 00:08:24 ; elapsed = 00:02:36 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2a89f4d4a

Time (s): cpu = 00:08:26 ; elapsed = 00:02:38 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 28aaf79ed

Time (s): cpu = 00:08:27 ; elapsed = 00:02:38 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 3 Detail Placement | Checksum: 28aaf79ed

Time (s): cpu = 00:08:27 ; elapsed = 00:02:38 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22d0f3e77

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 32 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.283 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f329bf76

Time (s): cpu = 00:00:08 ; elapsed = 00:00:00.533 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Place 46-35] Processed net tx_path_rst_n, inserted BUFG to drive 4952 loads.
INFO: [Place 46-35] Processed net u_ber_calc/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q, inserted BUFG to drive 2838 loads.
INFO: [Place 46-35] Processed net u_ber_calc/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q, inserted BUFG to drive 1392 loads.
INFO: [Place 46-45] Replicated bufg driver u_ber_calc/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q_reg[0]_replica
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2de12aac2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:02 . Memory (MB): peak = 5504.746 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2e4c2caf4

Time (s): cpu = 00:09:42 ; elapsed = 00:02:56 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.353. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 268b28fa4

Time (s): cpu = 00:09:46 ; elapsed = 00:02:59 . Memory (MB): peak = 5504.746 ; gain = 214.789

Time (s): cpu = 00:09:46 ; elapsed = 00:02:59 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 4.1 Post Commit Optimization | Checksum: 268b28fa4

Time (s): cpu = 00:09:47 ; elapsed = 00:02:59 . Memory (MB): peak = 5504.746 ; gain = 214.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 5504.746 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7339ec3

Time (s): cpu = 00:10:10 ; elapsed = 00:03:10 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b7339ec3

Time (s): cpu = 00:10:11 ; elapsed = 00:03:10 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 4.3 Placer Reporting | Checksum: 1b7339ec3

Time (s): cpu = 00:10:11 ; elapsed = 00:03:10 . Memory (MB): peak = 5504.746 ; gain = 214.789

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 5504.746 ; gain = 0.000

Time (s): cpu = 00:10:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5504.746 ; gain = 214.789
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23207092c

Time (s): cpu = 00:10:13 ; elapsed = 00:03:11 . Memory (MB): peak = 5504.746 ; gain = 214.789
Ending Placer Task | Checksum: 1ddc3b04c

Time (s): cpu = 00:10:13 ; elapsed = 00:03:11 . Memory (MB): peak = 5504.746 ; gain = 214.789
156 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:19 ; elapsed = 00:03:13 . Memory (MB): peak = 5504.746 ; gain = 214.789
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file fec_gth_loopback_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fec_gth_loopback_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file fec_gth_loopback_top_utilization_placed.rpt -pb fec_gth_loopback_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5504.746 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5504.746 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5504.746 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.353 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5504.746 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 5504.746 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5504.746 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5504.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 32 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ce8ccf1c ConstDB: 0 ShapeSum: d741c0b2 RouteDB: 37f5207e
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.791 . Memory (MB): peak = 5504.746 ; gain = 0.000
Post Restoration Checksum: NetGraph: 35d03fe3 | NumContArr: f2db1d13 | Constraints: 5f8e15f2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24ae26d85

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5504.746 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24ae26d85

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5504.746 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24ae26d85

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5504.746 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2d09cd645

Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 6786.875 ; gain = 1282.129

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1da8816e7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:15 . Memory (MB): peak = 6786.875 ; gain = 1282.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.321  | TNS=0.000  | WHS=-0.537 | THS=-7.111 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 225ce0c76

Time (s): cpu = 00:01:44 ; elapsed = 00:00:21 . Memory (MB): peak = 6786.875 ; gain = 1282.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.321  | TNS=0.000  | WHS=-0.841 | THS=-7.464 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18d47492d

Time (s): cpu = 00:01:45 ; elapsed = 00:00:21 . Memory (MB): peak = 6786.875 ; gain = 1282.129

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000980989 %
  Global Horizontal Routing Utilization  = 0.000218027 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 66615
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61158
  Number of Partially Routed Nets     = 5457
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 20886cb37

Time (s): cpu = 00:01:49 ; elapsed = 00:00:23 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20886cb37

Time (s): cpu = 00:01:49 ; elapsed = 00:00:23 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: df8ce6a4

Time (s): cpu = 00:02:17 ; elapsed = 00:00:32 . Memory (MB): peak = 6994.070 ; gain = 1489.324
Phase 4 Initial Routing | Checksum: cde9bdbe

Time (s): cpu = 00:02:19 ; elapsed = 00:00:32 . Memory (MB): peak = 6994.070 ; gain = 1489.324
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+======================+===================+
| Launch Setup Clock   | Launch Hold Clock    | Pin               |
+======================+======================+===================+
| clk_out1_clk_wiz_sys | clk_out1_clk_wiz_sys | tx_act_cdc1_reg/D |
+----------------------+----------------------+-------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 14656
 Number of Nodes with overlaps = 1618
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=-0.015 | THS=-0.018 |

Phase 5.1 Global Iteration 0 | Checksum: 1eecaaba3

Time (s): cpu = 00:04:39 ; elapsed = 00:01:34 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1d72e6573

Time (s): cpu = 00:04:40 ; elapsed = 00:01:34 . Memory (MB): peak = 6994.070 ; gain = 1489.324
Phase 5 Rip-up And Reroute | Checksum: 1d72e6573

Time (s): cpu = 00:04:40 ; elapsed = 00:01:34 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 1952df2aa

Time (s): cpu = 00:05:05 ; elapsed = 00:01:43 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1952df2aa

Time (s): cpu = 00:05:05 ; elapsed = 00:01:43 . Memory (MB): peak = 6994.070 ; gain = 1489.324
Phase 6 Delay and Skew Optimization | Checksum: 1952df2aa

Time (s): cpu = 00:05:05 ; elapsed = 00:01:43 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c0b452f4

Time (s): cpu = 00:05:21 ; elapsed = 00:01:45 . Memory (MB): peak = 6994.070 ; gain = 1489.324
Phase 7 Post Hold Fix | Checksum: 1c0b452f4

Time (s): cpu = 00:05:21 ; elapsed = 00:01:45 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73105 %
  Global Horizontal Routing Utilization  = 3.15821 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c0b452f4

Time (s): cpu = 00:05:23 ; elapsed = 00:01:45 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c0b452f4

Time (s): cpu = 00:05:23 ; elapsed = 00:01:45 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c0b452f4

Time (s): cpu = 00:05:28 ; elapsed = 00:01:47 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c0b452f4

Time (s): cpu = 00:05:28 ; elapsed = 00:01:47 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1c0b452f4

Time (s): cpu = 00:05:29 ; elapsed = 00:01:47 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1c0b452f4

Time (s): cpu = 00:05:29 ; elapsed = 00:01:47 . Memory (MB): peak = 6994.070 ; gain = 1489.324
Total Elapsed time in route_design: 107.416 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 201abbecb

Time (s): cpu = 00:05:30 ; elapsed = 00:01:48 . Memory (MB): peak = 6994.070 ; gain = 1489.324
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 201abbecb

Time (s): cpu = 00:05:31 ; elapsed = 00:01:48 . Memory (MB): peak = 6994.070 ; gain = 1489.324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:38 ; elapsed = 00:01:49 . Memory (MB): peak = 6994.070 ; gain = 1489.324
INFO: [Vivado 12-24828] Executing command : report_drc -file fec_gth_loopback_top_drc_routed.rpt -pb fec_gth_loopback_top_drc_routed.pb -rpx fec_gth_loopback_top_drc_routed.rpx
Command: report_drc -file fec_gth_loopback_top_drc_routed.rpt -pb fec_gth_loopback_top_drc_routed.pb -rpx fec_gth_loopback_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fec_gth_loopback_top_methodology_drc_routed.rpt -pb fec_gth_loopback_top_methodology_drc_routed.pb -rpx fec_gth_loopback_top_methodology_drc_routed.rpx
Command: report_methodology -file fec_gth_loopback_top_methodology_drc_routed.rpt -pb fec_gth_loopback_top_methodology_drc_routed.pb -rpx fec_gth_loopback_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 32 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:05 . Memory (MB): peak = 6994.070 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fec_gth_loopback_top_timing_summary_routed.rpt -pb fec_gth_loopback_top_timing_summary_routed.pb -rpx fec_gth_loopback_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fec_gth_loopback_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fec_gth_loopback_top_route_status.rpt -pb fec_gth_loopback_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fec_gth_loopback_top_power_routed.rpt -pb fec_gth_loopback_top_power_summary_routed.pb -rpx fec_gth_loopback_top_power_routed.rpx
Command: report_power -file fec_gth_loopback_top_power_routed.rpt -pb fec_gth_loopback_top_power_summary_routed.pb -rpx fec_gth_loopback_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
202 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 6994.070 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fec_gth_loopback_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fec_gth_loopback_top_bus_skew_routed.rpt -pb fec_gth_loopback_top_bus_skew_routed.pb -rpx fec_gth_loopback_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 32 CPUs
generate_parallel_reports: Time (s): cpu = 00:03:04 ; elapsed = 00:00:34 . Memory (MB): peak = 6994.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 6994.070 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 6994.070 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6994.070 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.516 . Memory (MB): peak = 6994.070 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 6994.070 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 6994.070 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6994.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top_routed.dcp' has been generated.
Command: write_bitstream -force fec_gth_loopback_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 32 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fec_gth_loopback_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
216 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:15 . Memory (MB): peak = 6994.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 10:12:47 2026...
