
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00013de0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00413de0  00413de0  0001bde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f4  20000000  00413de8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003680  200009f8  004147e0  000209f4  2**3
                  ALLOC
  4 .stack        00000800  20004078  00417e60  000209f4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209f4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020a1d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001727e  00000000  00000000  00020a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004278  00000000  00000000  00037cf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000073aa  00000000  00000000  0003bf6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000014a8  00000000  00000000  00043318  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001248  00000000  00000000  000447c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00017e8f  00000000  00000000  00045a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001c6ef  00000000  00000000  0005d897  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004b00e  00000000  00000000  00079f86  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00005548  00000000  00000000  000c4f94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004878 	.word	0x20004878
  400004:	0040581d 	.word	0x0040581d
  400008:	00405815 	.word	0x00405815
  40000c:	00405815 	.word	0x00405815
  400010:	00405815 	.word	0x00405815
  400014:	00405815 	.word	0x00405815
  400018:	00405815 	.word	0x00405815
	...
  40002c:	00405d45 	.word	0x00405d45
  400030:	00405815 	.word	0x00405815
  400034:	00000000 	.word	0x00000000
  400038:	00405e31 	.word	0x00405e31
  40003c:	00405e6d 	.word	0x00405e6d
  400040:	00405815 	.word	0x00405815
  400044:	00405815 	.word	0x00405815
  400048:	00405815 	.word	0x00405815
  40004c:	00405815 	.word	0x00405815
  400050:	00405815 	.word	0x00405815
  400054:	00405815 	.word	0x00405815
  400058:	00405815 	.word	0x00405815
  40005c:	00405815 	.word	0x00405815
  400060:	00403509 	.word	0x00403509
  400064:	00403519 	.word	0x00403519
  400068:	00405815 	.word	0x00405815
  40006c:	00404e69 	.word	0x00404e69
  400070:	00404e81 	.word	0x00404e81
  400074:	00404e99 	.word	0x00404e99
  400078:	00405815 	.word	0x00405815
  40007c:	00405815 	.word	0x00405815
  400080:	00405815 	.word	0x00405815
  400084:	00405815 	.word	0x00405815
  400088:	00405815 	.word	0x00405815
  40008c:	00402c71 	.word	0x00402c71
  400090:	00402c81 	.word	0x00402c81
  400094:	004013f5 	.word	0x004013f5
  400098:	00405815 	.word	0x00405815
  40009c:	00405815 	.word	0x00405815
  4000a0:	00405815 	.word	0x00405815
  4000a4:	00405815 	.word	0x00405815
  4000a8:	00405815 	.word	0x00405815
  4000ac:	00405815 	.word	0x00405815
  4000b0:	00405815 	.word	0x00405815
  4000b4:	00405815 	.word	0x00405815
  4000b8:	00405815 	.word	0x00405815
  4000bc:	00405815 	.word	0x00405815
  4000c0:	00405815 	.word	0x00405815

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009f8 	.word	0x200009f8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00413de8 	.word	0x00413de8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	00413de8 	.word	0x00413de8
  40010c:	200009fc 	.word	0x200009fc
  400110:	00413de8 	.word	0x00413de8
  400114:	00000000 	.word	0x00000000

00400118 <parseCMD>:
	{	"kalRMeasure",	cKalRMeasure},
	{	"alphaCFilter",	cAlphaComplFilter},
	{	"end",			cUnknowCommand},
};

static void parseCMD(char *buf, commVar *cmdParse){
  400118:	b580      	push	{r7, lr}
  40011a:	b084      	sub	sp, #16
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
  400120:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
  400122:	2300      	movs	r3, #0
  400124:	60fb      	str	r3, [r7, #12]
	cmdParse->func = NULL;
  400126:	683b      	ldr	r3, [r7, #0]
  400128:	2200      	movs	r2, #0
  40012a:	601a      	str	r2, [r3, #0]
	cmdParse->type = 0;
  40012c:	683b      	ldr	r3, [r7, #0]
  40012e:	2200      	movs	r2, #0
  400130:	711a      	strb	r2, [r3, #4]
	cmdParse->value = 0;
  400132:	683b      	ldr	r3, [r7, #0]
  400134:	f04f 0200 	mov.w	r2, #0
  400138:	609a      	str	r2, [r3, #8]
	char *pch;
	
	if (strstr(buf, ";")){
  40013a:	6878      	ldr	r0, [r7, #4]
  40013c:	213b      	movs	r1, #59	; 0x3b
  40013e:	4b29      	ldr	r3, [pc, #164]	; (4001e4 <parseCMD+0xcc>)
  400140:	4798      	blx	r3
  400142:	4603      	mov	r3, r0
  400144:	2b00      	cmp	r3, #0
  400146:	d043      	beq.n	4001d0 <parseCMD+0xb8>
		pch = strtok(buf, ";");
  400148:	6878      	ldr	r0, [r7, #4]
  40014a:	4927      	ldr	r1, [pc, #156]	; (4001e8 <parseCMD+0xd0>)
  40014c:	4b27      	ldr	r3, [pc, #156]	; (4001ec <parseCMD+0xd4>)
  40014e:	4798      	blx	r3
  400150:	60b8      	str	r0, [r7, #8]
		while( pch != NULL ){
  400152:	e039      	b.n	4001c8 <parseCMD+0xb0>
			switch (i++){
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	1c5a      	adds	r2, r3, #1
  400158:	60fa      	str	r2, [r7, #12]
  40015a:	2b01      	cmp	r3, #1
  40015c:	d00b      	beq.n	400176 <parseCMD+0x5e>
  40015e:	2b01      	cmp	r3, #1
  400160:	d302      	bcc.n	400168 <parseCMD+0x50>
  400162:	2b02      	cmp	r3, #2
  400164:	d019      	beq.n	40019a <parseCMD+0x82>
  400166:	e02a      	b.n	4001be <parseCMD+0xa6>
				case 0:
					cmdParse->func = cmdToFunc(pch);
  400168:	68b8      	ldr	r0, [r7, #8]
  40016a:	4b21      	ldr	r3, [pc, #132]	; (4001f0 <parseCMD+0xd8>)
  40016c:	4798      	blx	r3
  40016e:	4602      	mov	r2, r0
  400170:	683b      	ldr	r3, [r7, #0]
  400172:	601a      	str	r2, [r3, #0]
					break;
  400174:	e023      	b.n	4001be <parseCMD+0xa6>
				case 1:
					if (isFloat(pch)){
  400176:	68b8      	ldr	r0, [r7, #8]
  400178:	4b1e      	ldr	r3, [pc, #120]	; (4001f4 <parseCMD+0xdc>)
  40017a:	4798      	blx	r3
  40017c:	4603      	mov	r3, r0
  40017e:	2b00      	cmp	r3, #0
  400180:	d007      	beq.n	400192 <parseCMD+0x7a>
						cmdParse->type = atoi(pch);
  400182:	68b8      	ldr	r0, [r7, #8]
  400184:	4b1c      	ldr	r3, [pc, #112]	; (4001f8 <parseCMD+0xe0>)
  400186:	4798      	blx	r3
  400188:	4603      	mov	r3, r0
  40018a:	b2da      	uxtb	r2, r3
  40018c:	683b      	ldr	r3, [r7, #0]
  40018e:	711a      	strb	r2, [r3, #4]
					} else {
						cmdParse->type = 0;
					}					
					break;
  400190:	e015      	b.n	4001be <parseCMD+0xa6>
					break;
				case 1:
					if (isFloat(pch)){
						cmdParse->type = atoi(pch);
					} else {
						cmdParse->type = 0;
  400192:	683b      	ldr	r3, [r7, #0]
  400194:	2200      	movs	r2, #0
  400196:	711a      	strb	r2, [r3, #4]
					}					
					break;
  400198:	e011      	b.n	4001be <parseCMD+0xa6>
				case 2:
					if (isFloat(pch)){
  40019a:	68b8      	ldr	r0, [r7, #8]
  40019c:	4b15      	ldr	r3, [pc, #84]	; (4001f4 <parseCMD+0xdc>)
  40019e:	4798      	blx	r3
  4001a0:	4603      	mov	r3, r0
  4001a2:	2b00      	cmp	r3, #0
  4001a4:	d006      	beq.n	4001b4 <parseCMD+0x9c>
						cmdParse->value = atoff(pch);
  4001a6:	68b8      	ldr	r0, [r7, #8]
  4001a8:	4b14      	ldr	r3, [pc, #80]	; (4001fc <parseCMD+0xe4>)
  4001aa:	4798      	blx	r3
  4001ac:	4602      	mov	r2, r0
  4001ae:	683b      	ldr	r3, [r7, #0]
  4001b0:	609a      	str	r2, [r3, #8]
					} else {
						cmdParse->value = 0;
					}
					break;
  4001b2:	e003      	b.n	4001bc <parseCMD+0xa4>
					break;
				case 2:
					if (isFloat(pch)){
						cmdParse->value = atoff(pch);
					} else {
						cmdParse->value = 0;
  4001b4:	683b      	ldr	r3, [r7, #0]
  4001b6:	f04f 0200 	mov.w	r2, #0
  4001ba:	609a      	str	r2, [r3, #8]
					}
					break;
  4001bc:	bf00      	nop
			}
			pch = strtok(NULL, ";");
  4001be:	2000      	movs	r0, #0
  4001c0:	4909      	ldr	r1, [pc, #36]	; (4001e8 <parseCMD+0xd0>)
  4001c2:	4b0a      	ldr	r3, [pc, #40]	; (4001ec <parseCMD+0xd4>)
  4001c4:	4798      	blx	r3
  4001c6:	60b8      	str	r0, [r7, #8]
	cmdParse->value = 0;
	char *pch;
	
	if (strstr(buf, ";")){
		pch = strtok(buf, ";");
		while( pch != NULL ){
  4001c8:	68bb      	ldr	r3, [r7, #8]
  4001ca:	2b00      	cmp	r3, #0
  4001cc:	d1c2      	bne.n	400154 <parseCMD+0x3c>
  4001ce:	e005      	b.n	4001dc <parseCMD+0xc4>
					break;
			}
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
  4001d0:	6878      	ldr	r0, [r7, #4]
  4001d2:	4b07      	ldr	r3, [pc, #28]	; (4001f0 <parseCMD+0xd8>)
  4001d4:	4798      	blx	r3
  4001d6:	4602      	mov	r2, r0
  4001d8:	683b      	ldr	r3, [r7, #0]
  4001da:	601a      	str	r2, [r3, #0]
	}
}
  4001dc:	3710      	adds	r7, #16
  4001de:	46bd      	mov	sp, r7
  4001e0:	bd80      	pop	{r7, pc}
  4001e2:	bf00      	nop
  4001e4:	0040b1fd 	.word	0x0040b1fd
  4001e8:	00412c00 	.word	0x00412c00
  4001ec:	0040c659 	.word	0x0040c659
  4001f0:	00400201 	.word	0x00400201
  4001f4:	004002b1 	.word	0x004002b1
  4001f8:	0040ae39 	.word	0x0040ae39
  4001fc:	0040ae31 	.word	0x0040ae31

00400200 <cmdToFunc>:

static funcCommand cmdToFunc(char *buf){
  400200:	b580      	push	{r7, lr}
  400202:	b084      	sub	sp, #16
  400204:	af00      	add	r7, sp, #0
  400206:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  400208:	2300      	movs	r3, #0
  40020a:	60fb      	str	r3, [r7, #12]
  40020c:	e01a      	b.n	400244 <cmdToFunc+0x44>
		if (strcmp(buf, functionsMap[i].str) == 0){
  40020e:	68fa      	ldr	r2, [r7, #12]
  400210:	4613      	mov	r3, r2
  400212:	00db      	lsls	r3, r3, #3
  400214:	4413      	add	r3, r2
  400216:	009b      	lsls	r3, r3, #2
  400218:	4a13      	ldr	r2, [pc, #76]	; (400268 <cmdToFunc+0x68>)
  40021a:	4413      	add	r3, r2
  40021c:	6878      	ldr	r0, [r7, #4]
  40021e:	4619      	mov	r1, r3
  400220:	4b12      	ldr	r3, [pc, #72]	; (40026c <cmdToFunc+0x6c>)
  400222:	4798      	blx	r3
  400224:	4603      	mov	r3, r0
  400226:	2b00      	cmp	r3, #0
  400228:	d109      	bne.n	40023e <cmdToFunc+0x3e>
			//Comando encontrado, retornar função:
			return functionsMap[i].func;
  40022a:	490f      	ldr	r1, [pc, #60]	; (400268 <cmdToFunc+0x68>)
  40022c:	68fa      	ldr	r2, [r7, #12]
  40022e:	4613      	mov	r3, r2
  400230:	00db      	lsls	r3, r3, #3
  400232:	4413      	add	r3, r2
  400234:	009b      	lsls	r3, r3, #2
  400236:	440b      	add	r3, r1
  400238:	3320      	adds	r3, #32
  40023a:	681b      	ldr	r3, [r3, #0]
  40023c:	e00f      	b.n	40025e <cmdToFunc+0x5e>
	}
}

static funcCommand cmdToFunc(char *buf){
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  40023e:	68fb      	ldr	r3, [r7, #12]
  400240:	3301      	adds	r3, #1
  400242:	60fb      	str	r3, [r7, #12]
  400244:	4908      	ldr	r1, [pc, #32]	; (400268 <cmdToFunc+0x68>)
  400246:	68fa      	ldr	r2, [r7, #12]
  400248:	4613      	mov	r3, r2
  40024a:	00db      	lsls	r3, r3, #3
  40024c:	4413      	add	r3, r2
  40024e:	009b      	lsls	r3, r3, #2
  400250:	440b      	add	r3, r1
  400252:	3320      	adds	r3, #32
  400254:	681a      	ldr	r2, [r3, #0]
  400256:	4b06      	ldr	r3, [pc, #24]	; (400270 <cmdToFunc+0x70>)
  400258:	429a      	cmp	r2, r3
  40025a:	d1d8      	bne.n	40020e <cmdToFunc+0xe>
			return functionsMap[i].func;
		}
	}
	
	//Se não encontrado, retornar função de Command Unknow
	return cUnknowCommand;
  40025c:	4b04      	ldr	r3, [pc, #16]	; (400270 <cmdToFunc+0x70>)
}
  40025e:	4618      	mov	r0, r3
  400260:	3710      	adds	r7, #16
  400262:	46bd      	mov	sp, r7
  400264:	bd80      	pop	{r7, pc}
  400266:	bf00      	nop
  400268:	00412abc 	.word	0x00412abc
  40026c:	0040b2f1 	.word	0x0040b2f1
  400270:	004002fd 	.word	0x004002fd

00400274 <receiveCMD>:

void receiveCMD(char *buf){
  400274:	b590      	push	{r4, r7, lr}
  400276:	b087      	sub	sp, #28
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	commVar cmdVal;
	
	parseCMD(buf, &cmdVal);
  40027c:	f107 030c 	add.w	r3, r7, #12
  400280:	6878      	ldr	r0, [r7, #4]
  400282:	4619      	mov	r1, r3
  400284:	4b08      	ldr	r3, [pc, #32]	; (4002a8 <receiveCMD+0x34>)
  400286:	4798      	blx	r3
	
	if (cmdVal.func){
  400288:	68fb      	ldr	r3, [r7, #12]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d006      	beq.n	40029c <receiveCMD+0x28>
		cmdVal.func(cmdVal);
  40028e:	68fc      	ldr	r4, [r7, #12]
  400290:	f107 030c 	add.w	r3, r7, #12
  400294:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400298:	47a0      	blx	r4
  40029a:	e002      	b.n	4002a2 <receiveCMD+0x2e>
	} else {
		sendErrorCMD(buf);
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b03      	ldr	r3, [pc, #12]	; (4002ac <receiveCMD+0x38>)
  4002a0:	4798      	blx	r3
	}
}
  4002a2:	371c      	adds	r7, #28
  4002a4:	46bd      	mov	sp, r7
  4002a6:	bd90      	pop	{r4, r7, pc}
  4002a8:	00400119 	.word	0x00400119
  4002ac:	0040031d 	.word	0x0040031d

004002b0 <isFloat>:

static uint8_t isFloat(char *str){
  4002b0:	b480      	push	{r7}
  4002b2:	b083      	sub	sp, #12
  4002b4:	af00      	add	r7, sp, #0
  4002b6:	6078      	str	r0, [r7, #4]
	while(*str){
  4002b8:	e013      	b.n	4002e2 <isFloat+0x32>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
  4002ba:	4b0f      	ldr	r3, [pc, #60]	; (4002f8 <isFloat+0x48>)
  4002bc:	681a      	ldr	r2, [r3, #0]
  4002be:	687b      	ldr	r3, [r7, #4]
  4002c0:	781b      	ldrb	r3, [r3, #0]
  4002c2:	3301      	adds	r3, #1
  4002c4:	4413      	add	r3, r2
  4002c6:	781b      	ldrb	r3, [r3, #0]
  4002c8:	f003 0304 	and.w	r3, r3, #4
  4002cc:	2b00      	cmp	r3, #0
  4002ce:	d105      	bne.n	4002dc <isFloat+0x2c>
  4002d0:	687b      	ldr	r3, [r7, #4]
  4002d2:	781b      	ldrb	r3, [r3, #0]
  4002d4:	2b2e      	cmp	r3, #46	; 0x2e
  4002d6:	d001      	beq.n	4002dc <isFloat+0x2c>
			return false;
  4002d8:	2300      	movs	r3, #0
  4002da:	e007      	b.n	4002ec <isFloat+0x3c>
		}
		str++;
  4002dc:	687b      	ldr	r3, [r7, #4]
  4002de:	3301      	adds	r3, #1
  4002e0:	607b      	str	r3, [r7, #4]
		sendErrorCMD(buf);
	}
}

static uint8_t isFloat(char *str){
	while(*str){
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	781b      	ldrb	r3, [r3, #0]
  4002e6:	2b00      	cmp	r3, #0
  4002e8:	d1e7      	bne.n	4002ba <isFloat+0xa>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  4002ea:	2301      	movs	r3, #1
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	20000154 	.word	0x20000154

004002fc <cUnknowCommand>:

void cUnknowCommand(commVar values){
  4002fc:	b580      	push	{r7, lr}
  4002fe:	b084      	sub	sp, #16
  400300:	af00      	add	r7, sp, #0
  400302:	1d3b      	adds	r3, r7, #4
  400304:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	printf_mux("\tCOMMAND UNKNOW\r\n");
  400308:	4802      	ldr	r0, [pc, #8]	; (400314 <cUnknowCommand+0x18>)
  40030a:	4b03      	ldr	r3, [pc, #12]	; (400318 <cUnknowCommand+0x1c>)
  40030c:	4798      	blx	r3
}
  40030e:	3710      	adds	r7, #16
  400310:	46bd      	mov	sp, r7
  400312:	bd80      	pop	{r7, pc}
  400314:	00412c04 	.word	0x00412c04
  400318:	004012d5 	.word	0x004012d5

0040031c <sendErrorCMD>:

void sendErrorCMD(char *buf){
  40031c:	b580      	push	{r7, lr}
  40031e:	b082      	sub	sp, #8
  400320:	af00      	add	r7, sp, #0
  400322:	6078      	str	r0, [r7, #4]
	printf_mux("\tERROR COMMAND [%s]\r\n", buf);
  400324:	4803      	ldr	r0, [pc, #12]	; (400334 <sendErrorCMD+0x18>)
  400326:	6879      	ldr	r1, [r7, #4]
  400328:	4b03      	ldr	r3, [pc, #12]	; (400338 <sendErrorCMD+0x1c>)
  40032a:	4798      	blx	r3
  40032c:	3708      	adds	r7, #8
  40032e:	46bd      	mov	sp, r7
  400330:	bd80      	pop	{r7, pc}
  400332:	bf00      	nop
  400334:	00412c18 	.word	0x00412c18
  400338:	004012d5 	.word	0x004012d5

0040033c <setAlpha>:

#include "ComplementaryFilter.h"

double alpha = 0.7143;//0.8333//0.9091

Bool setAlpha(double val){
  40033c:	b590      	push	{r4, r7, lr}
  40033e:	b085      	sub	sp, #20
  400340:	af00      	add	r7, sp, #0
  400342:	e9c7 0100 	strd	r0, r1, [r7]
	Bool resp = false;
  400346:	2300      	movs	r3, #0
  400348:	73fb      	strb	r3, [r7, #15]
	
	if (val >= 0 && val <= 1) {
  40034a:	4c10      	ldr	r4, [pc, #64]	; (40038c <setAlpha+0x50>)
  40034c:	e9d7 0100 	ldrd	r0, r1, [r7]
  400350:	f04f 0200 	mov.w	r2, #0
  400354:	f04f 0300 	mov.w	r3, #0
  400358:	47a0      	blx	r4
  40035a:	4603      	mov	r3, r0
  40035c:	2b00      	cmp	r3, #0
  40035e:	d010      	beq.n	400382 <setAlpha+0x46>
  400360:	4c0b      	ldr	r4, [pc, #44]	; (400390 <setAlpha+0x54>)
  400362:	e9d7 0100 	ldrd	r0, r1, [r7]
  400366:	f04f 0200 	mov.w	r2, #0
  40036a:	4b0a      	ldr	r3, [pc, #40]	; (400394 <setAlpha+0x58>)
  40036c:	47a0      	blx	r4
  40036e:	4603      	mov	r3, r0
  400370:	2b00      	cmp	r3, #0
  400372:	d006      	beq.n	400382 <setAlpha+0x46>
		alpha = val;
  400374:	4908      	ldr	r1, [pc, #32]	; (400398 <setAlpha+0x5c>)
  400376:	e9d7 2300 	ldrd	r2, r3, [r7]
  40037a:	e9c1 2300 	strd	r2, r3, [r1]
		resp = true;
  40037e:	2301      	movs	r3, #1
  400380:	73fb      	strb	r3, [r7, #15]
	}
	
	return resp;
  400382:	7bfb      	ldrb	r3, [r7, #15]
}
  400384:	4618      	mov	r0, r3
  400386:	3714      	adds	r7, #20
  400388:	46bd      	mov	sp, r7
  40038a:	bd90      	pop	{r4, r7, pc}
  40038c:	0040a731 	.word	0x0040a731
  400390:	0040a71d 	.word	0x0040a71d
  400394:	3ff00000 	.word	0x3ff00000
  400398:	20000128 	.word	0x20000128

0040039c <getAlpha>:

double getAlpha(){
  40039c:	b480      	push	{r7}
  40039e:	af00      	add	r7, sp, #0
	return alpha;
  4003a0:	4b04      	ldr	r3, [pc, #16]	; (4003b4 <getAlpha+0x18>)
  4003a2:	e9d3 2300 	ldrd	r2, r3, [r3]
}
  4003a6:	4610      	mov	r0, r2
  4003a8:	4619      	mov	r1, r3
  4003aa:	46bd      	mov	sp, r7
  4003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003b0:	4770      	bx	lr
  4003b2:	bf00      	nop
  4003b4:	20000128 	.word	0x20000128

004003b8 <initComplFilter>:

double initComplFilter(ADXL_Addr_Dev dev){
  4003b8:	b580      	push	{r7, lr}
  4003ba:	b088      	sub	sp, #32
  4003bc:	af00      	add	r7, sp, #0
  4003be:	4603      	mov	r3, r0
  4003c0:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  4003c2:	79fa      	ldrb	r2, [r7, #7]
  4003c4:	f107 0308 	add.w	r3, r7, #8
  4003c8:	4610      	mov	r0, r2
  4003ca:	4619      	mov	r1, r3
  4003cc:	4b06      	ldr	r3, [pc, #24]	; (4003e8 <initComplFilter+0x30>)
  4003ce:	4798      	blx	r3
	return getPureAngle(acelInit);
  4003d0:	f107 0308 	add.w	r3, r7, #8
  4003d4:	4618      	mov	r0, r3
  4003d6:	4b05      	ldr	r3, [pc, #20]	; (4003ec <initComplFilter+0x34>)
  4003d8:	4798      	blx	r3
  4003da:	4602      	mov	r2, r0
  4003dc:	460b      	mov	r3, r1
}
  4003de:	4610      	mov	r0, r2
  4003e0:	4619      	mov	r1, r3
  4003e2:	3720      	adds	r7, #32
  4003e4:	46bd      	mov	sp, r7
  4003e6:	bd80      	pop	{r7, pc}
  4003e8:	00400981 	.word	0x00400981
  4003ec:	00400901 	.word	0x00400901

004003f0 <getComplFilterAngle>:

void getComplFilterAngle(double *angle, double *acel, double *gyro, double dt){
  4003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4003f2:	b087      	sub	sp, #28
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	60f8      	str	r0, [r7, #12]
  4003f8:	60b9      	str	r1, [r7, #8]
  4003fa:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  4003fc:	68b8      	ldr	r0, [r7, #8]
  4003fe:	4b21      	ldr	r3, [pc, #132]	; (400484 <getComplFilterAngle+0x94>)
  400400:	4798      	blx	r3
  400402:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*alpha + (1-alpha)*angle_measure;
  400406:	68fb      	ldr	r3, [r7, #12]
  400408:	e9d3 4500 	ldrd	r4, r5, [r3]
  40040c:	687b      	ldr	r3, [r7, #4]
  40040e:	3310      	adds	r3, #16
  400410:	e9d3 2300 	ldrd	r2, r3, [r3]
  400414:	4e1c      	ldr	r6, [pc, #112]	; (400488 <getComplFilterAngle+0x98>)
  400416:	4610      	mov	r0, r2
  400418:	4619      	mov	r1, r3
  40041a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  40041e:	47b0      	blx	r6
  400420:	4602      	mov	r2, r0
  400422:	460b      	mov	r3, r1
  400424:	4e19      	ldr	r6, [pc, #100]	; (40048c <getComplFilterAngle+0x9c>)
  400426:	4620      	mov	r0, r4
  400428:	4629      	mov	r1, r5
  40042a:	47b0      	blx	r6
  40042c:	4602      	mov	r2, r0
  40042e:	460b      	mov	r3, r1
  400430:	4610      	mov	r0, r2
  400432:	4619      	mov	r1, r3
  400434:	4b16      	ldr	r3, [pc, #88]	; (400490 <getComplFilterAngle+0xa0>)
  400436:	e9d3 2300 	ldrd	r2, r3, [r3]
  40043a:	4c13      	ldr	r4, [pc, #76]	; (400488 <getComplFilterAngle+0x98>)
  40043c:	47a0      	blx	r4
  40043e:	4602      	mov	r2, r0
  400440:	460b      	mov	r3, r1
  400442:	4614      	mov	r4, r2
  400444:	461d      	mov	r5, r3
  400446:	4b12      	ldr	r3, [pc, #72]	; (400490 <getComplFilterAngle+0xa0>)
  400448:	e9d3 2300 	ldrd	r2, r3, [r3]
  40044c:	4e11      	ldr	r6, [pc, #68]	; (400494 <getComplFilterAngle+0xa4>)
  40044e:	f04f 0000 	mov.w	r0, #0
  400452:	4911      	ldr	r1, [pc, #68]	; (400498 <getComplFilterAngle+0xa8>)
  400454:	47b0      	blx	r6
  400456:	4602      	mov	r2, r0
  400458:	460b      	mov	r3, r1
  40045a:	4e0b      	ldr	r6, [pc, #44]	; (400488 <getComplFilterAngle+0x98>)
  40045c:	4610      	mov	r0, r2
  40045e:	4619      	mov	r1, r3
  400460:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400464:	47b0      	blx	r6
  400466:	4602      	mov	r2, r0
  400468:	460b      	mov	r3, r1
  40046a:	4e08      	ldr	r6, [pc, #32]	; (40048c <getComplFilterAngle+0x9c>)
  40046c:	4620      	mov	r0, r4
  40046e:	4629      	mov	r1, r5
  400470:	47b0      	blx	r6
  400472:	4602      	mov	r2, r0
  400474:	460b      	mov	r3, r1
  400476:	68f9      	ldr	r1, [r7, #12]
  400478:	e9c1 2300 	strd	r2, r3, [r1]
  40047c:	371c      	adds	r7, #28
  40047e:	46bd      	mov	sp, r7
  400480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400482:	bf00      	nop
  400484:	00400901 	.word	0x00400901
  400488:	0040a225 	.word	0x0040a225
  40048c:	00409ec1 	.word	0x00409ec1
  400490:	20000128 	.word	0x20000128
  400494:	00409ebd 	.word	0x00409ebd
  400498:	3ff00000 	.word	0x3ff00000

0040049c <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {0};

void initKalman(KalmanConst *kalmanInit){
  40049c:	b480      	push	{r7}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
  4004a2:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004aa:	491c      	ldr	r1, [pc, #112]	; (40051c <initKalman+0x80>)
  4004ac:	e9c1 2300 	strd	r2, r3, [r1]
	Qbias		=	kalmanInit->Qbias;
  4004b0:	687b      	ldr	r3, [r7, #4]
  4004b2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4004b6:	491a      	ldr	r1, [pc, #104]	; (400520 <initKalman+0x84>)
  4004b8:	e9c1 2300 	strd	r2, r3, [r1]
	Rmeasure	=	kalmanInit->Rmeasure;
  4004bc:	687b      	ldr	r3, [r7, #4]
  4004be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4004c2:	4918      	ldr	r1, [pc, #96]	; (400524 <initKalman+0x88>)
  4004c4:	e9c1 2300 	strd	r2, r3, [r1]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  4004c8:	687b      	ldr	r3, [r7, #4]
  4004ca:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4004ce:	4916      	ldr	r1, [pc, #88]	; (400528 <initKalman+0x8c>)
  4004d0:	e9c1 2300 	strd	r2, r3, [r1]
	bias		=	kalmanInit->bias;		//Reset Bias
  4004d4:	687b      	ldr	r3, [r7, #4]
  4004d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4004da:	4914      	ldr	r1, [pc, #80]	; (40052c <initKalman+0x90>)
  4004dc:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  4004e0:	687b      	ldr	r3, [r7, #4]
  4004e2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
  4004e6:	4912      	ldr	r1, [pc, #72]	; (400530 <initKalman+0x94>)
  4004e8:	e9c1 2300 	strd	r2, r3, [r1]
	P[1][0]		=	kalmanInit->P[1][0];
  4004ec:	687b      	ldr	r3, [r7, #4]
  4004ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
  4004f2:	490f      	ldr	r1, [pc, #60]	; (400530 <initKalman+0x94>)
  4004f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
  4004fe:	490c      	ldr	r1, [pc, #48]	; (400530 <initKalman+0x94>)
  400500:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  400504:	687b      	ldr	r3, [r7, #4]
  400506:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
  40050a:	4909      	ldr	r1, [pc, #36]	; (400530 <initKalman+0x94>)
  40050c:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
  400510:	370c      	adds	r7, #12
  400512:	46bd      	mov	sp, r7
  400514:	f85d 7b04 	ldr.w	r7, [sp], #4
  400518:	4770      	bx	lr
  40051a:	bf00      	nop
  40051c:	20000a18 	.word	0x20000a18
  400520:	20000a20 	.word	0x20000a20
  400524:	20000a28 	.word	0x20000a28
  400528:	20000a30 	.word	0x20000a30
  40052c:	20000a38 	.word	0x20000a38
  400530:	20000a40 	.word	0x20000a40

00400534 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  400534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400538:	b093      	sub	sp, #76	; 0x4c
  40053a:	af00      	add	r7, sp, #0
  40053c:	60f8      	str	r0, [r7, #12]
  40053e:	60b9      	str	r1, [r7, #8]
  400540:	607a      	str	r2, [r7, #4]
	
	double rate = newRate - bias;
  400542:	4b7f      	ldr	r3, [pc, #508]	; (400740 <getKalmanAngle+0x20c>)
  400544:	68b8      	ldr	r0, [r7, #8]
  400546:	4798      	blx	r3
  400548:	4b7e      	ldr	r3, [pc, #504]	; (400744 <getKalmanAngle+0x210>)
  40054a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40054e:	4c7e      	ldr	r4, [pc, #504]	; (400748 <getKalmanAngle+0x214>)
  400550:	47a0      	blx	r4
  400552:	4602      	mov	r2, r0
  400554:	460b      	mov	r3, r1
  400556:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	angle += dt*rate;
  40055a:	4b79      	ldr	r3, [pc, #484]	; (400740 <getKalmanAngle+0x20c>)
  40055c:	6878      	ldr	r0, [r7, #4]
  40055e:	4798      	blx	r3
  400560:	4602      	mov	r2, r0
  400562:	460b      	mov	r3, r1
  400564:	4c79      	ldr	r4, [pc, #484]	; (40074c <getKalmanAngle+0x218>)
  400566:	4610      	mov	r0, r2
  400568:	4619      	mov	r1, r3
  40056a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  40056e:	47a0      	blx	r4
  400570:	4602      	mov	r2, r0
  400572:	460b      	mov	r3, r1
  400574:	4610      	mov	r0, r2
  400576:	4619      	mov	r1, r3
  400578:	4b75      	ldr	r3, [pc, #468]	; (400750 <getKalmanAngle+0x21c>)
  40057a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40057e:	4c75      	ldr	r4, [pc, #468]	; (400754 <getKalmanAngle+0x220>)
  400580:	47a0      	blx	r4
  400582:	4602      	mov	r2, r0
  400584:	460b      	mov	r3, r1
  400586:	4972      	ldr	r1, [pc, #456]	; (400750 <getKalmanAngle+0x21c>)
  400588:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  40058c:	4b72      	ldr	r3, [pc, #456]	; (400758 <getKalmanAngle+0x224>)
  40058e:	e9d3 4500 	ldrd	r4, r5, [r3]
  400592:	4b6b      	ldr	r3, [pc, #428]	; (400740 <getKalmanAngle+0x20c>)
  400594:	6878      	ldr	r0, [r7, #4]
  400596:	4798      	blx	r3
  400598:	4680      	mov	r8, r0
  40059a:	4689      	mov	r9, r1
  40059c:	4b68      	ldr	r3, [pc, #416]	; (400740 <getKalmanAngle+0x20c>)
  40059e:	6878      	ldr	r0, [r7, #4]
  4005a0:	4798      	blx	r3
  4005a2:	4b6d      	ldr	r3, [pc, #436]	; (400758 <getKalmanAngle+0x224>)
  4005a4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4005a8:	4e68      	ldr	r6, [pc, #416]	; (40074c <getKalmanAngle+0x218>)
  4005aa:	47b0      	blx	r6
  4005ac:	4602      	mov	r2, r0
  4005ae:	460b      	mov	r3, r1
  4005b0:	4610      	mov	r0, r2
  4005b2:	4619      	mov	r1, r3
  4005b4:	4b68      	ldr	r3, [pc, #416]	; (400758 <getKalmanAngle+0x224>)
  4005b6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4005ba:	4e63      	ldr	r6, [pc, #396]	; (400748 <getKalmanAngle+0x214>)
  4005bc:	47b0      	blx	r6
  4005be:	4602      	mov	r2, r0
  4005c0:	460b      	mov	r3, r1
  4005c2:	4610      	mov	r0, r2
  4005c4:	4619      	mov	r1, r3
  4005c6:	4b64      	ldr	r3, [pc, #400]	; (400758 <getKalmanAngle+0x224>)
  4005c8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4005cc:	4e5e      	ldr	r6, [pc, #376]	; (400748 <getKalmanAngle+0x214>)
  4005ce:	47b0      	blx	r6
  4005d0:	4602      	mov	r2, r0
  4005d2:	460b      	mov	r3, r1
  4005d4:	4610      	mov	r0, r2
  4005d6:	4619      	mov	r1, r3
  4005d8:	4b60      	ldr	r3, [pc, #384]	; (40075c <getKalmanAngle+0x228>)
  4005da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005de:	4e5d      	ldr	r6, [pc, #372]	; (400754 <getKalmanAngle+0x220>)
  4005e0:	47b0      	blx	r6
  4005e2:	4602      	mov	r2, r0
  4005e4:	460b      	mov	r3, r1
  4005e6:	4e59      	ldr	r6, [pc, #356]	; (40074c <getKalmanAngle+0x218>)
  4005e8:	4640      	mov	r0, r8
  4005ea:	4649      	mov	r1, r9
  4005ec:	47b0      	blx	r6
  4005ee:	4602      	mov	r2, r0
  4005f0:	460b      	mov	r3, r1
  4005f2:	4e58      	ldr	r6, [pc, #352]	; (400754 <getKalmanAngle+0x220>)
  4005f4:	4620      	mov	r0, r4
  4005f6:	4629      	mov	r1, r5
  4005f8:	47b0      	blx	r6
  4005fa:	4602      	mov	r2, r0
  4005fc:	460b      	mov	r3, r1
  4005fe:	4956      	ldr	r1, [pc, #344]	; (400758 <getKalmanAngle+0x224>)
  400600:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= dt * P[1][1];
  400604:	4b54      	ldr	r3, [pc, #336]	; (400758 <getKalmanAngle+0x224>)
  400606:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  40060a:	4b4d      	ldr	r3, [pc, #308]	; (400740 <getKalmanAngle+0x20c>)
  40060c:	6878      	ldr	r0, [r7, #4]
  40060e:	4798      	blx	r3
  400610:	4b51      	ldr	r3, [pc, #324]	; (400758 <getKalmanAngle+0x224>)
  400612:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400616:	4e4d      	ldr	r6, [pc, #308]	; (40074c <getKalmanAngle+0x218>)
  400618:	47b0      	blx	r6
  40061a:	4602      	mov	r2, r0
  40061c:	460b      	mov	r3, r1
  40061e:	4e4a      	ldr	r6, [pc, #296]	; (400748 <getKalmanAngle+0x214>)
  400620:	4620      	mov	r0, r4
  400622:	4629      	mov	r1, r5
  400624:	47b0      	blx	r6
  400626:	4602      	mov	r2, r0
  400628:	460b      	mov	r3, r1
  40062a:	494b      	ldr	r1, [pc, #300]	; (400758 <getKalmanAngle+0x224>)
  40062c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= dt * P[1][1];
  400630:	4b49      	ldr	r3, [pc, #292]	; (400758 <getKalmanAngle+0x224>)
  400632:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400636:	4b42      	ldr	r3, [pc, #264]	; (400740 <getKalmanAngle+0x20c>)
  400638:	6878      	ldr	r0, [r7, #4]
  40063a:	4798      	blx	r3
  40063c:	4b46      	ldr	r3, [pc, #280]	; (400758 <getKalmanAngle+0x224>)
  40063e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400642:	4e42      	ldr	r6, [pc, #264]	; (40074c <getKalmanAngle+0x218>)
  400644:	47b0      	blx	r6
  400646:	4602      	mov	r2, r0
  400648:	460b      	mov	r3, r1
  40064a:	4e3f      	ldr	r6, [pc, #252]	; (400748 <getKalmanAngle+0x214>)
  40064c:	4620      	mov	r0, r4
  40064e:	4629      	mov	r1, r5
  400650:	47b0      	blx	r6
  400652:	4602      	mov	r2, r0
  400654:	460b      	mov	r3, r1
  400656:	4940      	ldr	r1, [pc, #256]	; (400758 <getKalmanAngle+0x224>)
  400658:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] += Qbias * dt;
  40065c:	4b3e      	ldr	r3, [pc, #248]	; (400758 <getKalmanAngle+0x224>)
  40065e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  400662:	4b37      	ldr	r3, [pc, #220]	; (400740 <getKalmanAngle+0x20c>)
  400664:	6878      	ldr	r0, [r7, #4]
  400666:	4798      	blx	r3
  400668:	4b3d      	ldr	r3, [pc, #244]	; (400760 <getKalmanAngle+0x22c>)
  40066a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40066e:	4e37      	ldr	r6, [pc, #220]	; (40074c <getKalmanAngle+0x218>)
  400670:	47b0      	blx	r6
  400672:	4602      	mov	r2, r0
  400674:	460b      	mov	r3, r1
  400676:	4e37      	ldr	r6, [pc, #220]	; (400754 <getKalmanAngle+0x220>)
  400678:	4620      	mov	r0, r4
  40067a:	4629      	mov	r1, r5
  40067c:	47b0      	blx	r6
  40067e:	4602      	mov	r2, r0
  400680:	460b      	mov	r3, r1
  400682:	4935      	ldr	r1, [pc, #212]	; (400758 <getKalmanAngle+0x224>)
  400684:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	double S = P[0][0] + Rmeasure;
  400688:	4b33      	ldr	r3, [pc, #204]	; (400758 <getKalmanAngle+0x224>)
  40068a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40068e:	4b35      	ldr	r3, [pc, #212]	; (400764 <getKalmanAngle+0x230>)
  400690:	e9d3 2300 	ldrd	r2, r3, [r3]
  400694:	4c2f      	ldr	r4, [pc, #188]	; (400754 <getKalmanAngle+0x220>)
  400696:	47a0      	blx	r4
  400698:	4602      	mov	r2, r0
  40069a:	460b      	mov	r3, r1
  40069c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	
	double K[2];
	K[0] = P[0][0]/S;
  4006a0:	4b2d      	ldr	r3, [pc, #180]	; (400758 <getKalmanAngle+0x224>)
  4006a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006a6:	4c30      	ldr	r4, [pc, #192]	; (400768 <getKalmanAngle+0x234>)
  4006a8:	4610      	mov	r0, r2
  4006aa:	4619      	mov	r1, r3
  4006ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4006b0:	47a0      	blx	r4
  4006b2:	4602      	mov	r2, r0
  4006b4:	460b      	mov	r3, r1
  4006b6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = P[1][0]/S;
  4006ba:	4b27      	ldr	r3, [pc, #156]	; (400758 <getKalmanAngle+0x224>)
  4006bc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4006c0:	4c29      	ldr	r4, [pc, #164]	; (400768 <getKalmanAngle+0x234>)
  4006c2:	4610      	mov	r0, r2
  4006c4:	4619      	mov	r1, r3
  4006c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4006ca:	47a0      	blx	r4
  4006cc:	4602      	mov	r2, r0
  4006ce:	460b      	mov	r3, r1
  4006d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	
	double y = newAngle - angle;
  4006d4:	4b1a      	ldr	r3, [pc, #104]	; (400740 <getKalmanAngle+0x20c>)
  4006d6:	68f8      	ldr	r0, [r7, #12]
  4006d8:	4798      	blx	r3
  4006da:	4b1d      	ldr	r3, [pc, #116]	; (400750 <getKalmanAngle+0x21c>)
  4006dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006e0:	4c19      	ldr	r4, [pc, #100]	; (400748 <getKalmanAngle+0x214>)
  4006e2:	47a0      	blx	r4
  4006e4:	4602      	mov	r2, r0
  4006e6:	460b      	mov	r3, r1
  4006e8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	
	angle += K[0] * y;
  4006ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4006f0:	4c16      	ldr	r4, [pc, #88]	; (40074c <getKalmanAngle+0x218>)
  4006f2:	4610      	mov	r0, r2
  4006f4:	4619      	mov	r1, r3
  4006f6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4006fa:	47a0      	blx	r4
  4006fc:	4602      	mov	r2, r0
  4006fe:	460b      	mov	r3, r1
  400700:	4610      	mov	r0, r2
  400702:	4619      	mov	r1, r3
  400704:	4b12      	ldr	r3, [pc, #72]	; (400750 <getKalmanAngle+0x21c>)
  400706:	e9d3 2300 	ldrd	r2, r3, [r3]
  40070a:	4c12      	ldr	r4, [pc, #72]	; (400754 <getKalmanAngle+0x220>)
  40070c:	47a0      	blx	r4
  40070e:	4602      	mov	r2, r0
  400710:	460b      	mov	r3, r1
  400712:	490f      	ldr	r1, [pc, #60]	; (400750 <getKalmanAngle+0x21c>)
  400714:	e9c1 2300 	strd	r2, r3, [r1]
	bias += K[1] * y;
  400718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  40071c:	4c0b      	ldr	r4, [pc, #44]	; (40074c <getKalmanAngle+0x218>)
  40071e:	4610      	mov	r0, r2
  400720:	4619      	mov	r1, r3
  400722:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400726:	47a0      	blx	r4
  400728:	4602      	mov	r2, r0
  40072a:	460b      	mov	r3, r1
  40072c:	4610      	mov	r0, r2
  40072e:	4619      	mov	r1, r3
  400730:	4b04      	ldr	r3, [pc, #16]	; (400744 <getKalmanAngle+0x210>)
  400732:	e9d3 2300 	ldrd	r2, r3, [r3]
  400736:	4c07      	ldr	r4, [pc, #28]	; (400754 <getKalmanAngle+0x220>)
  400738:	47a0      	blx	r4
  40073a:	4602      	mov	r2, r0
  40073c:	460b      	mov	r3, r1
  40073e:	e015      	b.n	40076c <getKalmanAngle+0x238>
  400740:	0040a17d 	.word	0x0040a17d
  400744:	20000a38 	.word	0x20000a38
  400748:	00409ebd 	.word	0x00409ebd
  40074c:	0040a225 	.word	0x0040a225
  400750:	20000a30 	.word	0x20000a30
  400754:	00409ec1 	.word	0x00409ec1
  400758:	20000a40 	.word	0x20000a40
  40075c:	20000a18 	.word	0x20000a18
  400760:	20000a20 	.word	0x20000a20
  400764:	20000a28 	.word	0x20000a28
  400768:	0040a479 	.word	0x0040a479
  40076c:	4936      	ldr	r1, [pc, #216]	; (400848 <getKalmanAngle+0x314>)
  40076e:	e9c1 2300 	strd	r2, r3, [r1]
	
	double P00_temp = P[0][0];
  400772:	4b36      	ldr	r3, [pc, #216]	; (40084c <getKalmanAngle+0x318>)
  400774:	e9d3 2300 	ldrd	r2, r3, [r3]
  400778:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  40077c:	4b33      	ldr	r3, [pc, #204]	; (40084c <getKalmanAngle+0x318>)
  40077e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400782:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  400786:	4b31      	ldr	r3, [pc, #196]	; (40084c <getKalmanAngle+0x318>)
  400788:	e9d3 4500 	ldrd	r4, r5, [r3]
  40078c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400790:	4e2f      	ldr	r6, [pc, #188]	; (400850 <getKalmanAngle+0x31c>)
  400792:	4610      	mov	r0, r2
  400794:	4619      	mov	r1, r3
  400796:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40079a:	47b0      	blx	r6
  40079c:	4602      	mov	r2, r0
  40079e:	460b      	mov	r3, r1
  4007a0:	4e2c      	ldr	r6, [pc, #176]	; (400854 <getKalmanAngle+0x320>)
  4007a2:	4620      	mov	r0, r4
  4007a4:	4629      	mov	r1, r5
  4007a6:	47b0      	blx	r6
  4007a8:	4602      	mov	r2, r0
  4007aa:	460b      	mov	r3, r1
  4007ac:	4927      	ldr	r1, [pc, #156]	; (40084c <getKalmanAngle+0x318>)
  4007ae:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= K[0] * P01_temp;
  4007b2:	4b26      	ldr	r3, [pc, #152]	; (40084c <getKalmanAngle+0x318>)
  4007b4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  4007b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4007bc:	4e24      	ldr	r6, [pc, #144]	; (400850 <getKalmanAngle+0x31c>)
  4007be:	4610      	mov	r0, r2
  4007c0:	4619      	mov	r1, r3
  4007c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4007c6:	47b0      	blx	r6
  4007c8:	4602      	mov	r2, r0
  4007ca:	460b      	mov	r3, r1
  4007cc:	4e21      	ldr	r6, [pc, #132]	; (400854 <getKalmanAngle+0x320>)
  4007ce:	4620      	mov	r0, r4
  4007d0:	4629      	mov	r1, r5
  4007d2:	47b0      	blx	r6
  4007d4:	4602      	mov	r2, r0
  4007d6:	460b      	mov	r3, r1
  4007d8:	491c      	ldr	r1, [pc, #112]	; (40084c <getKalmanAngle+0x318>)
  4007da:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= K[1] * P00_temp;
  4007de:	4b1b      	ldr	r3, [pc, #108]	; (40084c <getKalmanAngle+0x318>)
  4007e0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4007e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  4007e8:	4e19      	ldr	r6, [pc, #100]	; (400850 <getKalmanAngle+0x31c>)
  4007ea:	4610      	mov	r0, r2
  4007ec:	4619      	mov	r1, r3
  4007ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  4007f2:	47b0      	blx	r6
  4007f4:	4602      	mov	r2, r0
  4007f6:	460b      	mov	r3, r1
  4007f8:	4e16      	ldr	r6, [pc, #88]	; (400854 <getKalmanAngle+0x320>)
  4007fa:	4620      	mov	r0, r4
  4007fc:	4629      	mov	r1, r5
  4007fe:	47b0      	blx	r6
  400800:	4602      	mov	r2, r0
  400802:	460b      	mov	r3, r1
  400804:	4911      	ldr	r1, [pc, #68]	; (40084c <getKalmanAngle+0x318>)
  400806:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] -= K[1] * P01_temp;
  40080a:	4b10      	ldr	r3, [pc, #64]	; (40084c <getKalmanAngle+0x318>)
  40080c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  400810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400814:	4e0e      	ldr	r6, [pc, #56]	; (400850 <getKalmanAngle+0x31c>)
  400816:	4610      	mov	r0, r2
  400818:	4619      	mov	r1, r3
  40081a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40081e:	47b0      	blx	r6
  400820:	4602      	mov	r2, r0
  400822:	460b      	mov	r3, r1
  400824:	4e0b      	ldr	r6, [pc, #44]	; (400854 <getKalmanAngle+0x320>)
  400826:	4620      	mov	r0, r4
  400828:	4629      	mov	r1, r5
  40082a:	47b0      	blx	r6
  40082c:	4602      	mov	r2, r0
  40082e:	460b      	mov	r3, r1
  400830:	4906      	ldr	r1, [pc, #24]	; (40084c <getKalmanAngle+0x318>)
  400832:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	return angle;
  400836:	4b08      	ldr	r3, [pc, #32]	; (400858 <getKalmanAngle+0x324>)
  400838:	e9d3 2300 	ldrd	r2, r3, [r3]
  40083c:	4610      	mov	r0, r2
  40083e:	4619      	mov	r1, r3
  400840:	374c      	adds	r7, #76	; 0x4c
  400842:	46bd      	mov	sp, r7
  400844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400848:	20000a38 	.word	0x20000a38
  40084c:	20000a40 	.word	0x20000a40
  400850:	0040a225 	.word	0x0040a225
  400854:	00409ebd 	.word	0x00409ebd
  400858:	20000a30 	.word	0x20000a30

0040085c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40085c:	b480      	push	{r7}
  40085e:	b083      	sub	sp, #12
  400860:	af00      	add	r7, sp, #0
  400862:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	2b07      	cmp	r3, #7
  400868:	d825      	bhi.n	4008b6 <osc_get_rate+0x5a>
  40086a:	a201      	add	r2, pc, #4	; (adr r2, 400870 <osc_get_rate+0x14>)
  40086c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400870:	00400891 	.word	0x00400891
  400874:	00400897 	.word	0x00400897
  400878:	0040089d 	.word	0x0040089d
  40087c:	004008a3 	.word	0x004008a3
  400880:	004008a7 	.word	0x004008a7
  400884:	004008ab 	.word	0x004008ab
  400888:	004008af 	.word	0x004008af
  40088c:	004008b3 	.word	0x004008b3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400890:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400894:	e010      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400896:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40089a:	e00d      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40089c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4008a0:	e00a      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <osc_get_rate+0x68>)
  4008a4:	e008      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4008a6:	4b08      	ldr	r3, [pc, #32]	; (4008c8 <osc_get_rate+0x6c>)
  4008a8:	e006      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4008aa:	4b08      	ldr	r3, [pc, #32]	; (4008cc <osc_get_rate+0x70>)
  4008ac:	e004      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4008ae:	4b07      	ldr	r3, [pc, #28]	; (4008cc <osc_get_rate+0x70>)
  4008b0:	e002      	b.n	4008b8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4008b2:	4b06      	ldr	r3, [pc, #24]	; (4008cc <osc_get_rate+0x70>)
  4008b4:	e000      	b.n	4008b8 <osc_get_rate+0x5c>
	}

	return 0;
  4008b6:	2300      	movs	r3, #0
}
  4008b8:	4618      	mov	r0, r3
  4008ba:	370c      	adds	r7, #12
  4008bc:	46bd      	mov	sp, r7
  4008be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c2:	4770      	bx	lr
  4008c4:	003d0900 	.word	0x003d0900
  4008c8:	007a1200 	.word	0x007a1200
  4008cc:	00b71b00 	.word	0x00b71b00

004008d0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4008d0:	b580      	push	{r7, lr}
  4008d2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4008d4:	2006      	movs	r0, #6
  4008d6:	4b03      	ldr	r3, [pc, #12]	; (4008e4 <sysclk_get_main_hz+0x14>)
  4008d8:	4798      	blx	r3
  4008da:	4603      	mov	r3, r0
  4008dc:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4008de:	4618      	mov	r0, r3
  4008e0:	bd80      	pop	{r7, pc}
  4008e2:	bf00      	nop
  4008e4:	0040085d 	.word	0x0040085d

004008e8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4008e8:	b580      	push	{r7, lr}
  4008ea:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4008ec:	4b02      	ldr	r3, [pc, #8]	; (4008f8 <sysclk_get_cpu_hz+0x10>)
  4008ee:	4798      	blx	r3
  4008f0:	4603      	mov	r3, r0
  4008f2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4008f4:	4618      	mov	r0, r3
  4008f6:	bd80      	pop	{r7, pc}
  4008f8:	004008d1 	.word	0x004008d1
  4008fc:	00000000 	.word	0x00000000

00400900 <getPureAngle>:
	{ BWrate3200Hz, (1/3200.0) },
};

freertos_twi_if freertos_twi;

double getPureAngle(double *acel){
  400900:	b5f0      	push	{r4, r5, r6, r7, lr}
  400902:	b085      	sub	sp, #20
  400904:	af00      	add	r7, sp, #0
  400906:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  400908:	f04f 0000 	mov.w	r0, #0
  40090c:	f04f 0100 	mov.w	r1, #0
  400910:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	angle = sin(-acel[Axis_X]/acel[Axis_Y]) * (180.0/M_PI);
  400914:	6879      	ldr	r1, [r7, #4]
  400916:	e9d1 0100 	ldrd	r0, r1, [r1]
  40091a:	4602      	mov	r2, r0
  40091c:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
  400920:	6879      	ldr	r1, [r7, #4]
  400922:	3108      	adds	r1, #8
  400924:	e9d1 4500 	ldrd	r4, r5, [r1]
  400928:	4e11      	ldr	r6, [pc, #68]	; (400970 <getPureAngle+0x70>)
  40092a:	4610      	mov	r0, r2
  40092c:	4619      	mov	r1, r3
  40092e:	4622      	mov	r2, r4
  400930:	462b      	mov	r3, r5
  400932:	47b0      	blx	r6
  400934:	4602      	mov	r2, r0
  400936:	460b      	mov	r3, r1
  400938:	4610      	mov	r0, r2
  40093a:	4619      	mov	r1, r3
  40093c:	4b0d      	ldr	r3, [pc, #52]	; (400974 <getPureAngle+0x74>)
  40093e:	4798      	blx	r3
  400940:	4602      	mov	r2, r0
  400942:	460b      	mov	r3, r1
  400944:	4c0c      	ldr	r4, [pc, #48]	; (400978 <getPureAngle+0x78>)
  400946:	4610      	mov	r0, r2
  400948:	4619      	mov	r1, r3
  40094a:	a307      	add	r3, pc, #28	; (adr r3, 400968 <getPureAngle+0x68>)
  40094c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400950:	47a0      	blx	r4
  400952:	4602      	mov	r2, r0
  400954:	460b      	mov	r3, r1
  400956:	e9c7 2302 	strd	r2, r3, [r7, #8]
	
	return angle;
  40095a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  40095e:	4610      	mov	r0, r2
  400960:	4619      	mov	r1, r3
  400962:	3714      	adds	r7, #20
  400964:	46bd      	mov	sp, r7
  400966:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400968:	1a63c1f8 	.word	0x1a63c1f8
  40096c:	404ca5dc 	.word	0x404ca5dc
  400970:	0040a479 	.word	0x0040a479
  400974:	00408c29 	.word	0x00408c29
  400978:	0040a225 	.word	0x0040a225
  40097c:	f3af 8000 	nop.w

00400980 <getAllAcelValue>:

void getAllAcelValue(ADXL_Addr_Dev dev, double *acel){
  400980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400984:	b087      	sub	sp, #28
  400986:	af00      	add	r7, sp, #0
  400988:	4603      	mov	r3, r0
  40098a:	6039      	str	r1, [r7, #0]
  40098c:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  40098e:	6838      	ldr	r0, [r7, #0]
  400990:	494f      	ldr	r1, [pc, #316]	; (400ad0 <getAllAcelValue+0x150>)
  400992:	2203      	movs	r2, #3
  400994:	4b4f      	ldr	r3, [pc, #316]	; (400ad4 <getAllAcelValue+0x154>)
  400996:	4798      	blx	r3
	uint8_t b[6] = {0};
  400998:	2300      	movs	r3, #0
  40099a:	60fb      	str	r3, [r7, #12]
  40099c:	2300      	movs	r3, #0
  40099e:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  4009a0:	2300      	movs	r3, #0
  4009a2:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  4009a4:	2300      	movs	r3, #0
  4009a6:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  4009a8:	79fa      	ldrb	r2, [r7, #7]
  4009aa:	f107 030c 	add.w	r3, r7, #12
  4009ae:	4610      	mov	r0, r2
  4009b0:	4619      	mov	r1, r3
  4009b2:	2232      	movs	r2, #50	; 0x32
  4009b4:	2306      	movs	r3, #6
  4009b6:	4e48      	ldr	r6, [pc, #288]	; (400ad8 <getAllAcelValue+0x158>)
  4009b8:	47b0      	blx	r6
  4009ba:	4603      	mov	r3, r0
  4009bc:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4009be:	f997 3013 	ldrsb.w	r3, [r7, #19]
  4009c2:	2b00      	cmp	r3, #0
  4009c4:	d17b      	bne.n	400abe <getAllAcelValue+0x13e>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4009c6:	2300      	movs	r3, #0
  4009c8:	75fb      	strb	r3, [r7, #23]
  4009ca:	e075      	b.n	400ab8 <getAllAcelValue+0x138>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  4009cc:	7dfb      	ldrb	r3, [r7, #23]
  4009ce:	005b      	lsls	r3, r3, #1
  4009d0:	3301      	adds	r3, #1
  4009d2:	f107 0118 	add.w	r1, r7, #24
  4009d6:	440b      	add	r3, r1
  4009d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4009dc:	021b      	lsls	r3, r3, #8
  4009de:	b29a      	uxth	r2, r3
  4009e0:	7dfb      	ldrb	r3, [r7, #23]
  4009e2:	005b      	lsls	r3, r3, #1
  4009e4:	f107 0118 	add.w	r1, r7, #24
  4009e8:	440b      	add	r3, r1
  4009ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4009ee:	4313      	orrs	r3, r2
  4009f0:	b29b      	uxth	r3, r3
  4009f2:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  4009f4:	8abb      	ldrh	r3, [r7, #20]
  4009f6:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  4009fa:	2b00      	cmp	r3, #0
  4009fc:	d11a      	bne.n	400a34 <getAllAcelValue+0xb4>
			acel[i] = CONST_ADXL * ((float) adxl);
  4009fe:	7dfb      	ldrb	r3, [r7, #23]
  400a00:	00db      	lsls	r3, r3, #3
  400a02:	683a      	ldr	r2, [r7, #0]
  400a04:	18d6      	adds	r6, r2, r3
  400a06:	8aba      	ldrh	r2, [r7, #20]
  400a08:	4b34      	ldr	r3, [pc, #208]	; (400adc <getAllAcelValue+0x15c>)
  400a0a:	4610      	mov	r0, r2
  400a0c:	4798      	blx	r3
  400a0e:	4602      	mov	r2, r0
  400a10:	4b33      	ldr	r3, [pc, #204]	; (400ae0 <getAllAcelValue+0x160>)
  400a12:	4610      	mov	r0, r2
  400a14:	4798      	blx	r3
  400a16:	4602      	mov	r2, r0
  400a18:	460b      	mov	r3, r1
  400a1a:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 400ae8 <getAllAcelValue+0x168>
  400a1e:	4610      	mov	r0, r2
  400a20:	4619      	mov	r1, r3
  400a22:	a329      	add	r3, pc, #164	; (adr r3, 400ac8 <getAllAcelValue+0x148>)
  400a24:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a28:	47e0      	blx	ip
  400a2a:	4602      	mov	r2, r0
  400a2c:	460b      	mov	r3, r1
  400a2e:	e9c6 2300 	strd	r2, r3, [r6]
  400a32:	e022      	b.n	400a7a <getAllAcelValue+0xfa>
			} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  400a34:	8abb      	ldrh	r3, [r7, #20]
  400a36:	425b      	negs	r3, r3
  400a38:	b29b      	uxth	r3, r3
  400a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400a3e:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  400a40:	7dfb      	ldrb	r3, [r7, #23]
  400a42:	00db      	lsls	r3, r3, #3
  400a44:	683a      	ldr	r2, [r7, #0]
  400a46:	18d6      	adds	r6, r2, r3
  400a48:	8aba      	ldrh	r2, [r7, #20]
  400a4a:	4b24      	ldr	r3, [pc, #144]	; (400adc <getAllAcelValue+0x15c>)
  400a4c:	4610      	mov	r0, r2
  400a4e:	4798      	blx	r3
  400a50:	4602      	mov	r2, r0
  400a52:	4b23      	ldr	r3, [pc, #140]	; (400ae0 <getAllAcelValue+0x160>)
  400a54:	4610      	mov	r0, r2
  400a56:	4798      	blx	r3
  400a58:	4602      	mov	r2, r0
  400a5a:	460b      	mov	r3, r1
  400a5c:	f8df c088 	ldr.w	ip, [pc, #136]	; 400ae8 <getAllAcelValue+0x168>
  400a60:	4610      	mov	r0, r2
  400a62:	4619      	mov	r1, r3
  400a64:	a318      	add	r3, pc, #96	; (adr r3, 400ac8 <getAllAcelValue+0x148>)
  400a66:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a6a:	47e0      	blx	ip
  400a6c:	4602      	mov	r2, r0
  400a6e:	460b      	mov	r3, r1
  400a70:	4614      	mov	r4, r2
  400a72:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  400a76:	e9c6 4500 	strd	r4, r5, [r6]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  400a7a:	7dfb      	ldrb	r3, [r7, #23]
  400a7c:	00db      	lsls	r3, r3, #3
  400a7e:	683a      	ldr	r2, [r7, #0]
  400a80:	18d6      	adds	r6, r2, r3
  400a82:	7dfb      	ldrb	r3, [r7, #23]
  400a84:	00db      	lsls	r3, r3, #3
  400a86:	683a      	ldr	r2, [r7, #0]
  400a88:	4413      	add	r3, r2
  400a8a:	e9d3 8900 	ldrd	r8, r9, [r3]
  400a8e:	7dfa      	ldrb	r2, [r7, #23]
  400a90:	4b14      	ldr	r3, [pc, #80]	; (400ae4 <getAllAcelValue+0x164>)
  400a92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400a96:	4b12      	ldr	r3, [pc, #72]	; (400ae0 <getAllAcelValue+0x160>)
  400a98:	4610      	mov	r0, r2
  400a9a:	4798      	blx	r3
  400a9c:	4602      	mov	r2, r0
  400a9e:	460b      	mov	r3, r1
  400aa0:	f8df c048 	ldr.w	ip, [pc, #72]	; 400aec <getAllAcelValue+0x16c>
  400aa4:	4640      	mov	r0, r8
  400aa6:	4649      	mov	r1, r9
  400aa8:	47e0      	blx	ip
  400aaa:	4602      	mov	r2, r0
  400aac:	460b      	mov	r3, r1
  400aae:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400ab2:	7dfb      	ldrb	r3, [r7, #23]
  400ab4:	3301      	adds	r3, #1
  400ab6:	75fb      	strb	r3, [r7, #23]
  400ab8:	7dfb      	ldrb	r3, [r7, #23]
  400aba:	2b02      	cmp	r3, #2
  400abc:	d986      	bls.n	4009cc <getAllAcelValue+0x4c>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  400abe:	371c      	adds	r7, #28
  400ac0:	46bd      	mov	sp, r7
  400ac2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ac6:	bf00      	nop
  400ac8:	33333333 	.word	0x33333333
  400acc:	400f3333 	.word	0x400f3333
  400ad0:	ffffc180 	.word	0xffffc180
  400ad4:	0040b00d 	.word	0x0040b00d
  400ad8:	00400fd9 	.word	0x00400fd9
  400adc:	0040a9b5 	.word	0x0040a9b5
  400ae0:	0040a17d 	.word	0x0040a17d
  400ae4:	00412c30 	.word	0x00412c30
  400ae8:	0040a225 	.word	0x0040a225
  400aec:	00409ec1 	.word	0x00409ec1

00400af0 <getAllGyroValue>:

void getAllGyroValue(ITG_Addr_Dev dev, double *gyro){
  400af0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400af4:	b087      	sub	sp, #28
  400af6:	af00      	add	r7, sp, #0
  400af8:	4603      	mov	r3, r0
  400afa:	6039      	str	r1, [r7, #0]
  400afc:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  400afe:	6838      	ldr	r0, [r7, #0]
  400b00:	494c      	ldr	r1, [pc, #304]	; (400c34 <getAllGyroValue+0x144>)
  400b02:	2203      	movs	r2, #3
  400b04:	4b4c      	ldr	r3, [pc, #304]	; (400c38 <getAllGyroValue+0x148>)
  400b06:	4798      	blx	r3
	uint8_t b[6] = {0};
  400b08:	2300      	movs	r3, #0
  400b0a:	60fb      	str	r3, [r7, #12]
  400b0c:	2300      	movs	r3, #0
  400b0e:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  400b10:	2300      	movs	r3, #0
  400b12:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  400b14:	2300      	movs	r3, #0
  400b16:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  400b18:	79fa      	ldrb	r2, [r7, #7]
  400b1a:	f107 030c 	add.w	r3, r7, #12
  400b1e:	4610      	mov	r0, r2
  400b20:	4619      	mov	r1, r3
  400b22:	221d      	movs	r2, #29
  400b24:	2306      	movs	r3, #6
  400b26:	4e45      	ldr	r6, [pc, #276]	; (400c3c <getAllGyroValue+0x14c>)
  400b28:	47b0      	blx	r6
  400b2a:	4603      	mov	r3, r0
  400b2c:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  400b2e:	f997 3013 	ldrsb.w	r3, [r7, #19]
  400b32:	2b00      	cmp	r3, #0
  400b34:	d17a      	bne.n	400c2c <getAllGyroValue+0x13c>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400b36:	2300      	movs	r3, #0
  400b38:	75fb      	strb	r3, [r7, #23]
  400b3a:	e074      	b.n	400c26 <getAllGyroValue+0x136>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  400b3c:	7dfb      	ldrb	r3, [r7, #23]
  400b3e:	005b      	lsls	r3, r3, #1
  400b40:	f107 0118 	add.w	r1, r7, #24
  400b44:	440b      	add	r3, r1
  400b46:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400b4a:	021b      	lsls	r3, r3, #8
  400b4c:	b29a      	uxth	r2, r3
  400b4e:	7dfb      	ldrb	r3, [r7, #23]
  400b50:	005b      	lsls	r3, r3, #1
  400b52:	3301      	adds	r3, #1
  400b54:	f107 0118 	add.w	r1, r7, #24
  400b58:	440b      	add	r3, r1
  400b5a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400b5e:	4313      	orrs	r3, r2
  400b60:	b29b      	uxth	r3, r3
  400b62:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  400b64:	8abb      	ldrh	r3, [r7, #20]
  400b66:	b21b      	sxth	r3, r3
  400b68:	2b00      	cmp	r3, #0
  400b6a:	db1a      	blt.n	400ba2 <getAllGyroValue+0xb2>
			gyro[i] = ((float) itg) / CONST_ITG;
  400b6c:	7dfb      	ldrb	r3, [r7, #23]
  400b6e:	00db      	lsls	r3, r3, #3
  400b70:	683a      	ldr	r2, [r7, #0]
  400b72:	18d6      	adds	r6, r2, r3
  400b74:	8aba      	ldrh	r2, [r7, #20]
  400b76:	4b32      	ldr	r3, [pc, #200]	; (400c40 <getAllGyroValue+0x150>)
  400b78:	4610      	mov	r0, r2
  400b7a:	4798      	blx	r3
  400b7c:	4602      	mov	r2, r0
  400b7e:	4b31      	ldr	r3, [pc, #196]	; (400c44 <getAllGyroValue+0x154>)
  400b80:	4610      	mov	r0, r2
  400b82:	4798      	blx	r3
  400b84:	4602      	mov	r2, r0
  400b86:	460b      	mov	r3, r1
  400b88:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 400c50 <getAllGyroValue+0x160>
  400b8c:	4610      	mov	r0, r2
  400b8e:	4619      	mov	r1, r3
  400b90:	f04f 0200 	mov.w	r2, #0
  400b94:	4b2c      	ldr	r3, [pc, #176]	; (400c48 <getAllGyroValue+0x158>)
  400b96:	47e0      	blx	ip
  400b98:	4602      	mov	r2, r0
  400b9a:	460b      	mov	r3, r1
  400b9c:	e9c6 2300 	strd	r2, r3, [r6]
  400ba0:	e022      	b.n	400be8 <getAllGyroValue+0xf8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  400ba2:	8abb      	ldrh	r3, [r7, #20]
  400ba4:	425b      	negs	r3, r3
  400ba6:	b29b      	uxth	r3, r3
  400ba8:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bac:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG );
  400bae:	7dfb      	ldrb	r3, [r7, #23]
  400bb0:	00db      	lsls	r3, r3, #3
  400bb2:	683a      	ldr	r2, [r7, #0]
  400bb4:	18d6      	adds	r6, r2, r3
  400bb6:	8aba      	ldrh	r2, [r7, #20]
  400bb8:	4b21      	ldr	r3, [pc, #132]	; (400c40 <getAllGyroValue+0x150>)
  400bba:	4610      	mov	r0, r2
  400bbc:	4798      	blx	r3
  400bbe:	4602      	mov	r2, r0
  400bc0:	4b20      	ldr	r3, [pc, #128]	; (400c44 <getAllGyroValue+0x154>)
  400bc2:	4610      	mov	r0, r2
  400bc4:	4798      	blx	r3
  400bc6:	4602      	mov	r2, r0
  400bc8:	460b      	mov	r3, r1
  400bca:	f8df c084 	ldr.w	ip, [pc, #132]	; 400c50 <getAllGyroValue+0x160>
  400bce:	4610      	mov	r0, r2
  400bd0:	4619      	mov	r1, r3
  400bd2:	f04f 0200 	mov.w	r2, #0
  400bd6:	4b1c      	ldr	r3, [pc, #112]	; (400c48 <getAllGyroValue+0x158>)
  400bd8:	47e0      	blx	ip
  400bda:	4602      	mov	r2, r0
  400bdc:	460b      	mov	r3, r1
  400bde:	4614      	mov	r4, r2
  400be0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  400be4:	e9c6 4500 	strd	r4, r5, [r6]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  400be8:	7dfb      	ldrb	r3, [r7, #23]
  400bea:	00db      	lsls	r3, r3, #3
  400bec:	683a      	ldr	r2, [r7, #0]
  400bee:	18d6      	adds	r6, r2, r3
  400bf0:	7dfb      	ldrb	r3, [r7, #23]
  400bf2:	00db      	lsls	r3, r3, #3
  400bf4:	683a      	ldr	r2, [r7, #0]
  400bf6:	4413      	add	r3, r2
  400bf8:	e9d3 8900 	ldrd	r8, r9, [r3]
  400bfc:	7dfa      	ldrb	r2, [r7, #23]
  400bfe:	4b13      	ldr	r3, [pc, #76]	; (400c4c <getAllGyroValue+0x15c>)
  400c00:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400c04:	4b0f      	ldr	r3, [pc, #60]	; (400c44 <getAllGyroValue+0x154>)
  400c06:	4610      	mov	r0, r2
  400c08:	4798      	blx	r3
  400c0a:	4602      	mov	r2, r0
  400c0c:	460b      	mov	r3, r1
  400c0e:	f8df c044 	ldr.w	ip, [pc, #68]	; 400c54 <getAllGyroValue+0x164>
  400c12:	4640      	mov	r0, r8
  400c14:	4649      	mov	r1, r9
  400c16:	47e0      	blx	ip
  400c18:	4602      	mov	r2, r0
  400c1a:	460b      	mov	r3, r1
  400c1c:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400c20:	7dfb      	ldrb	r3, [r7, #23]
  400c22:	3301      	adds	r3, #1
  400c24:	75fb      	strb	r3, [r7, #23]
  400c26:	7dfb      	ldrb	r3, [r7, #23]
  400c28:	2b02      	cmp	r3, #2
  400c2a:	d987      	bls.n	400b3c <getAllGyroValue+0x4c>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  400c2c:	371c      	adds	r7, #28
  400c2e:	46bd      	mov	sp, r7
  400c30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400c34:	ffffc180 	.word	0xffffc180
  400c38:	0040b00d 	.word	0x0040b00d
  400c3c:	00400e31 	.word	0x00400e31
  400c40:	0040a9b5 	.word	0x0040a9b5
  400c44:	0040a17d 	.word	0x0040a17d
  400c48:	402cc000 	.word	0x402cc000
  400c4c:	00412c3c 	.word	0x00412c3c
  400c50:	0040a479 	.word	0x0040a479
  400c54:	00409ec1 	.word	0x00409ec1

00400c58 <configIMU>:
	}
	
	return acel_value;
}

status_code_t configIMU(void){
  400c58:	b580      	push	{r7, lr}
  400c5a:	b082      	sub	sp, #8
  400c5c:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  400c5e:	4b16      	ldr	r3, [pc, #88]	; (400cb8 <configIMU+0x60>)
  400c60:	4798      	blx	r3
  400c62:	4603      	mov	r3, r0
  400c64:	2b00      	cmp	r3, #0
  400c66:	d004      	beq.n	400c72 <configIMU+0x1a>
		printf_mux("TWI init Error!");
  400c68:	4814      	ldr	r0, [pc, #80]	; (400cbc <configIMU+0x64>)
  400c6a:	4b15      	ldr	r3, [pc, #84]	; (400cc0 <configIMU+0x68>)
  400c6c:	4798      	blx	r3
		return -1;
  400c6e:	23ff      	movs	r3, #255	; 0xff
  400c70:	e01c      	b.n	400cac <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  400c72:	2053      	movs	r0, #83	; 0x53
  400c74:	4b13      	ldr	r3, [pc, #76]	; (400cc4 <configIMU+0x6c>)
  400c76:	4798      	blx	r3
  400c78:	4603      	mov	r3, r0
  400c7a:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  400c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c80:	2b00      	cmp	r3, #0
  400c82:	d004      	beq.n	400c8e <configIMU+0x36>
		printf_mux("ADXL init Error!");
  400c84:	4810      	ldr	r0, [pc, #64]	; (400cc8 <configIMU+0x70>)
  400c86:	4b0e      	ldr	r3, [pc, #56]	; (400cc0 <configIMU+0x68>)
  400c88:	4798      	blx	r3
		return status;
  400c8a:	79fb      	ldrb	r3, [r7, #7]
  400c8c:	e00e      	b.n	400cac <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  400c8e:	2068      	movs	r0, #104	; 0x68
  400c90:	4b0e      	ldr	r3, [pc, #56]	; (400ccc <configIMU+0x74>)
  400c92:	4798      	blx	r3
  400c94:	4603      	mov	r3, r0
  400c96:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  400c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c9c:	2b00      	cmp	r3, #0
  400c9e:	d004      	beq.n	400caa <configIMU+0x52>
		printf_mux("ITG init Error!");
  400ca0:	480b      	ldr	r0, [pc, #44]	; (400cd0 <configIMU+0x78>)
  400ca2:	4b07      	ldr	r3, [pc, #28]	; (400cc0 <configIMU+0x68>)
  400ca4:	4798      	blx	r3
		return status;
  400ca6:	79fb      	ldrb	r3, [r7, #7]
  400ca8:	e000      	b.n	400cac <configIMU+0x54>
	}
	
	return status;
  400caa:	79fb      	ldrb	r3, [r7, #7]
  400cac:	b25b      	sxtb	r3, r3
}
  400cae:	4618      	mov	r0, r3
  400cb0:	3708      	adds	r7, #8
  400cb2:	46bd      	mov	sp, r7
  400cb4:	bd80      	pop	{r7, pc}
  400cb6:	bf00      	nop
  400cb8:	00400cd5 	.word	0x00400cd5
  400cbc:	00412c48 	.word	0x00412c48
  400cc0:	004012d5 	.word	0x004012d5
  400cc4:	00400ea9 	.word	0x00400ea9
  400cc8:	00412c58 	.word	0x00412c58
  400ccc:	00400d45 	.word	0x00400d45
  400cd0:	00412c6c 	.word	0x00412c6c

00400cd4 <twi_init>:

static uint8_t twi_init(void){
  400cd4:	b590      	push	{r4, r7, lr}
  400cd6:	b087      	sub	sp, #28
  400cd8:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  400cda:	4b12      	ldr	r3, [pc, #72]	; (400d24 <twi_init+0x50>)
  400cdc:	1d3c      	adds	r4, r7, #4
  400cde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400ce0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  400ce4:	1d3b      	adds	r3, r7, #4
  400ce6:	4810      	ldr	r0, [pc, #64]	; (400d28 <twi_init+0x54>)
  400ce8:	4619      	mov	r1, r3
  400cea:	4b10      	ldr	r3, [pc, #64]	; (400d2c <twi_init+0x58>)
  400cec:	4798      	blx	r3
  400cee:	4602      	mov	r2, r0
  400cf0:	4b0f      	ldr	r3, [pc, #60]	; (400d30 <twi_init+0x5c>)
  400cf2:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  400cf4:	4b0e      	ldr	r3, [pc, #56]	; (400d30 <twi_init+0x5c>)
  400cf6:	681b      	ldr	r3, [r3, #0]
  400cf8:	2b00      	cmp	r3, #0
  400cfa:	d103      	bne.n	400d04 <twi_init+0x30>
  400cfc:	4b0d      	ldr	r3, [pc, #52]	; (400d34 <twi_init+0x60>)
  400cfe:	4798      	blx	r3
  400d00:	bf00      	nop
  400d02:	e7fd      	b.n	400d00 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  400d04:	4b0c      	ldr	r3, [pc, #48]	; (400d38 <twi_init+0x64>)
  400d06:	4798      	blx	r3
  400d08:	4603      	mov	r3, r0
  400d0a:	4807      	ldr	r0, [pc, #28]	; (400d28 <twi_init+0x54>)
  400d0c:	490b      	ldr	r1, [pc, #44]	; (400d3c <twi_init+0x68>)
  400d0e:	461a      	mov	r2, r3
  400d10:	4b0b      	ldr	r3, [pc, #44]	; (400d40 <twi_init+0x6c>)
  400d12:	4798      	blx	r3
  400d14:	4603      	mov	r3, r0
  400d16:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  400d18:	7dfb      	ldrb	r3, [r7, #23]
}
  400d1a:	4618      	mov	r0, r3
  400d1c:	371c      	adds	r7, #28
  400d1e:	46bd      	mov	sp, r7
  400d20:	bd90      	pop	{r4, r7, pc}
  400d22:	bf00      	nop
  400d24:	00412c7c 	.word	0x00412c7c
  400d28:	40018000 	.word	0x40018000
  400d2c:	004022c9 	.word	0x004022c9
  400d30:	20003fb4 	.word	0x20003fb4
  400d34:	00405e15 	.word	0x00405e15
  400d38:	004008e9 	.word	0x004008e9
  400d3c:	00061a80 	.word	0x00061a80
  400d40:	004054ed 	.word	0x004054ed

00400d44 <itg_init>:

status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  400d44:	b580      	push	{r7, lr}
  400d46:	b084      	sub	sp, #16
  400d48:	af00      	add	r7, sp, #0
  400d4a:	4603      	mov	r3, r0
  400d4c:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
  400d4e:	79fb      	ldrb	r3, [r7, #7]
  400d50:	4618      	mov	r0, r3
  400d52:	211b      	movs	r1, #27
  400d54:	2216      	movs	r2, #22
  400d56:	4b16      	ldr	r3, [pc, #88]	; (400db0 <itg_init+0x6c>)
  400d58:	4798      	blx	r3
  400d5a:	4603      	mov	r3, r0
  400d5c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d62:	2b00      	cmp	r3, #0
  400d64:	d001      	beq.n	400d6a <itg_init+0x26>
  400d66:	7bfb      	ldrb	r3, [r7, #15]
  400d68:	e01c      	b.n	400da4 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400d6a:	79fb      	ldrb	r3, [r7, #7]
  400d6c:	4618      	mov	r0, r3
  400d6e:	2100      	movs	r1, #0
  400d70:	2215      	movs	r2, #21
  400d72:	4b0f      	ldr	r3, [pc, #60]	; (400db0 <itg_init+0x6c>)
  400d74:	4798      	blx	r3
  400d76:	4603      	mov	r3, r0
  400d78:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d7e:	2b00      	cmp	r3, #0
  400d80:	d001      	beq.n	400d86 <itg_init+0x42>
  400d82:	7bfb      	ldrb	r3, [r7, #15]
  400d84:	e00e      	b.n	400da4 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  400d86:	79fb      	ldrb	r3, [r7, #7]
  400d88:	4618      	mov	r0, r3
  400d8a:	2100      	movs	r1, #0
  400d8c:	223e      	movs	r2, #62	; 0x3e
  400d8e:	4b08      	ldr	r3, [pc, #32]	; (400db0 <itg_init+0x6c>)
  400d90:	4798      	blx	r3
  400d92:	4603      	mov	r3, r0
  400d94:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d9a:	2b00      	cmp	r3, #0
  400d9c:	d001      	beq.n	400da2 <itg_init+0x5e>
  400d9e:	7bfb      	ldrb	r3, [r7, #15]
  400da0:	e000      	b.n	400da4 <itg_init+0x60>
	
	return result;
  400da2:	7bfb      	ldrb	r3, [r7, #15]
  400da4:	b25b      	sxtb	r3, r3
}
  400da6:	4618      	mov	r0, r3
  400da8:	3710      	adds	r7, #16
  400daa:	46bd      	mov	sp, r7
  400dac:	bd80      	pop	{r7, pc}
  400dae:	bf00      	nop
  400db0:	00400db5 	.word	0x00400db5

00400db4 <itg_write>:

status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  400db4:	b590      	push	{r4, r7, lr}
  400db6:	b089      	sub	sp, #36	; 0x24
  400db8:	af00      	add	r7, sp, #0
  400dba:	4613      	mov	r3, r2
  400dbc:	4602      	mov	r2, r0
  400dbe:	71fa      	strb	r2, [r7, #7]
  400dc0:	460a      	mov	r2, r1
  400dc2:	71ba      	strb	r2, [r7, #6]
  400dc4:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  400dc6:	f107 0308 	add.w	r3, r7, #8
  400dca:	2200      	movs	r2, #0
  400dcc:	601a      	str	r2, [r3, #0]
  400dce:	3304      	adds	r3, #4
  400dd0:	2200      	movs	r2, #0
  400dd2:	601a      	str	r2, [r3, #0]
  400dd4:	3304      	adds	r3, #4
  400dd6:	2200      	movs	r2, #0
  400dd8:	601a      	str	r2, [r3, #0]
  400dda:	3304      	adds	r3, #4
  400ddc:	2200      	movs	r2, #0
  400dde:	601a      	str	r2, [r3, #0]
  400de0:	3304      	adds	r3, #4
  400de2:	2200      	movs	r2, #0
  400de4:	601a      	str	r2, [r3, #0]
  400de6:	3304      	adds	r3, #4
  400de8:	797b      	ldrb	r3, [r7, #5]
  400dea:	723b      	strb	r3, [r7, #8]
  400dec:	2301      	movs	r3, #1
  400dee:	60fb      	str	r3, [r7, #12]
  400df0:	1dbb      	adds	r3, r7, #6
  400df2:	613b      	str	r3, [r7, #16]
  400df4:	2301      	movs	r3, #1
  400df6:	617b      	str	r3, [r7, #20]
  400df8:	79fb      	ldrb	r3, [r7, #7]
  400dfa:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400dfc:	2312      	movs	r3, #18
  400dfe:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  400e00:	4b09      	ldr	r3, [pc, #36]	; (400e28 <itg_write+0x74>)
  400e02:	681a      	ldr	r2, [r3, #0]
  400e04:	f107 0308 	add.w	r3, r7, #8
  400e08:	4610      	mov	r0, r2
  400e0a:	4619      	mov	r1, r3
  400e0c:	f04f 32ff 	mov.w	r2, #4294967295
  400e10:	2300      	movs	r3, #0
  400e12:	4c06      	ldr	r4, [pc, #24]	; (400e2c <itg_write+0x78>)
  400e14:	47a0      	blx	r4
  400e16:	4603      	mov	r3, r0
  400e18:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400e1a:	7ffb      	ldrb	r3, [r7, #31]
  400e1c:	b25b      	sxtb	r3, r3
}
  400e1e:	4618      	mov	r0, r3
  400e20:	3724      	adds	r7, #36	; 0x24
  400e22:	46bd      	mov	sp, r7
  400e24:	bd90      	pop	{r4, r7, pc}
  400e26:	bf00      	nop
  400e28:	20003fb4 	.word	0x20003fb4
  400e2c:	0040244d 	.word	0x0040244d

00400e30 <itg_read>:

status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  400e30:	b590      	push	{r4, r7, lr}
  400e32:	b089      	sub	sp, #36	; 0x24
  400e34:	af00      	add	r7, sp, #0
  400e36:	6039      	str	r1, [r7, #0]
  400e38:	4601      	mov	r1, r0
  400e3a:	71f9      	strb	r1, [r7, #7]
  400e3c:	71ba      	strb	r2, [r7, #6]
  400e3e:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  400e40:	f107 0308 	add.w	r3, r7, #8
  400e44:	2200      	movs	r2, #0
  400e46:	601a      	str	r2, [r3, #0]
  400e48:	3304      	adds	r3, #4
  400e4a:	2200      	movs	r2, #0
  400e4c:	601a      	str	r2, [r3, #0]
  400e4e:	3304      	adds	r3, #4
  400e50:	2200      	movs	r2, #0
  400e52:	601a      	str	r2, [r3, #0]
  400e54:	3304      	adds	r3, #4
  400e56:	2200      	movs	r2, #0
  400e58:	601a      	str	r2, [r3, #0]
  400e5a:	3304      	adds	r3, #4
  400e5c:	2200      	movs	r2, #0
  400e5e:	601a      	str	r2, [r3, #0]
  400e60:	3304      	adds	r3, #4
  400e62:	79bb      	ldrb	r3, [r7, #6]
  400e64:	723b      	strb	r3, [r7, #8]
  400e66:	2301      	movs	r3, #1
  400e68:	60fb      	str	r3, [r7, #12]
  400e6a:	683b      	ldr	r3, [r7, #0]
  400e6c:	613b      	str	r3, [r7, #16]
  400e6e:	797b      	ldrb	r3, [r7, #5]
  400e70:	617b      	str	r3, [r7, #20]
  400e72:	79fb      	ldrb	r3, [r7, #7]
  400e74:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400e76:	2312      	movs	r3, #18
  400e78:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  400e7a:	4b09      	ldr	r3, [pc, #36]	; (400ea0 <itg_read+0x70>)
  400e7c:	681a      	ldr	r2, [r3, #0]
  400e7e:	f107 0308 	add.w	r3, r7, #8
  400e82:	4610      	mov	r0, r2
  400e84:	4619      	mov	r1, r3
  400e86:	f04f 32ff 	mov.w	r2, #4294967295
  400e8a:	2300      	movs	r3, #0
  400e8c:	4c05      	ldr	r4, [pc, #20]	; (400ea4 <itg_read+0x74>)
  400e8e:	47a0      	blx	r4
  400e90:	4603      	mov	r3, r0
  400e92:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400e94:	7ffb      	ldrb	r3, [r7, #31]
  400e96:	b25b      	sxtb	r3, r3
}
  400e98:	4618      	mov	r0, r3
  400e9a:	3724      	adds	r7, #36	; 0x24
  400e9c:	46bd      	mov	sp, r7
  400e9e:	bd90      	pop	{r4, r7, pc}
  400ea0:	20003fb4 	.word	0x20003fb4
  400ea4:	00402691 	.word	0x00402691

00400ea8 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  400ea8:	b580      	push	{r7, lr}
  400eaa:	b084      	sub	sp, #16
  400eac:	af00      	add	r7, sp, #0
  400eae:	4603      	mov	r3, r0
  400eb0:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  400eb2:	79fb      	ldrb	r3, [r7, #7]
  400eb4:	4618      	mov	r0, r3
  400eb6:	2108      	movs	r1, #8
  400eb8:	2231      	movs	r2, #49	; 0x31
  400eba:	4b26      	ldr	r3, [pc, #152]	; (400f54 <adxl_init+0xac>)
  400ebc:	4798      	blx	r3
  400ebe:	4603      	mov	r3, r0
  400ec0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400ec6:	2b00      	cmp	r3, #0
  400ec8:	d001      	beq.n	400ece <adxl_init+0x26>
  400eca:	7bfb      	ldrb	r3, [r7, #15]
  400ecc:	e03c      	b.n	400f48 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, BWrate100Hz, ADXL_BWRate);
  400ece:	79fb      	ldrb	r3, [r7, #7]
  400ed0:	4618      	mov	r0, r3
  400ed2:	210a      	movs	r1, #10
  400ed4:	222c      	movs	r2, #44	; 0x2c
  400ed6:	4b1f      	ldr	r3, [pc, #124]	; (400f54 <adxl_init+0xac>)
  400ed8:	4798      	blx	r3
  400eda:	4603      	mov	r3, r0
  400edc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400ee2:	2b00      	cmp	r3, #0
  400ee4:	d001      	beq.n	400eea <adxl_init+0x42>
  400ee6:	7bfb      	ldrb	r3, [r7, #15]
  400ee8:	e02e      	b.n	400f48 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x80, ADXL_IntEnable);	//Interrupt EN = Data Ready
  400eea:	79fb      	ldrb	r3, [r7, #7]
  400eec:	4618      	mov	r0, r3
  400eee:	2180      	movs	r1, #128	; 0x80
  400ef0:	222e      	movs	r2, #46	; 0x2e
  400ef2:	4b18      	ldr	r3, [pc, #96]	; (400f54 <adxl_init+0xac>)
  400ef4:	4798      	blx	r3
  400ef6:	4603      	mov	r3, r0
  400ef8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400efe:	2b00      	cmp	r3, #0
  400f00:	d001      	beq.n	400f06 <adxl_init+0x5e>
  400f02:	7bfb      	ldrb	r3, [r7, #15]
  400f04:	e020      	b.n	400f48 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x7F, ADXL_InitMap);		//Interrupt Map = DataReady: INT1 / Others: INT2
  400f06:	79fb      	ldrb	r3, [r7, #7]
  400f08:	4618      	mov	r0, r3
  400f0a:	217f      	movs	r1, #127	; 0x7f
  400f0c:	222f      	movs	r2, #47	; 0x2f
  400f0e:	4b11      	ldr	r3, [pc, #68]	; (400f54 <adxl_init+0xac>)
  400f10:	4798      	blx	r3
  400f12:	4603      	mov	r3, r0
  400f14:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400f1a:	2b00      	cmp	r3, #0
  400f1c:	d001      	beq.n	400f22 <adxl_init+0x7a>
  400f1e:	7bfb      	ldrb	r3, [r7, #15]
  400f20:	e012      	b.n	400f48 <adxl_init+0xa0>
	
	clearInterruptADXL(ADXL_Dev);
  400f22:	79fb      	ldrb	r3, [r7, #7]
  400f24:	4618      	mov	r0, r3
  400f26:	4b0c      	ldr	r3, [pc, #48]	; (400f58 <adxl_init+0xb0>)
  400f28:	4798      	blx	r3
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);		//Start Measurement
  400f2a:	79fb      	ldrb	r3, [r7, #7]
  400f2c:	4618      	mov	r0, r3
  400f2e:	2108      	movs	r1, #8
  400f30:	222d      	movs	r2, #45	; 0x2d
  400f32:	4b08      	ldr	r3, [pc, #32]	; (400f54 <adxl_init+0xac>)
  400f34:	4798      	blx	r3
  400f36:	4603      	mov	r3, r0
  400f38:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  400f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400f3e:	2b00      	cmp	r3, #0
  400f40:	d001      	beq.n	400f46 <adxl_init+0x9e>
  400f42:	7bfb      	ldrb	r3, [r7, #15]
  400f44:	e000      	b.n	400f48 <adxl_init+0xa0>
	
	return result;
  400f46:	7bfb      	ldrb	r3, [r7, #15]
  400f48:	b25b      	sxtb	r3, r3
}
  400f4a:	4618      	mov	r0, r3
  400f4c:	3710      	adds	r7, #16
  400f4e:	46bd      	mov	sp, r7
  400f50:	bd80      	pop	{r7, pc}
  400f52:	bf00      	nop
  400f54:	00400f5d 	.word	0x00400f5d
  400f58:	00401051 	.word	0x00401051

00400f5c <adxl_write>:

status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  400f5c:	b590      	push	{r4, r7, lr}
  400f5e:	b089      	sub	sp, #36	; 0x24
  400f60:	af00      	add	r7, sp, #0
  400f62:	4613      	mov	r3, r2
  400f64:	4602      	mov	r2, r0
  400f66:	71fa      	strb	r2, [r7, #7]
  400f68:	460a      	mov	r2, r1
  400f6a:	71ba      	strb	r2, [r7, #6]
  400f6c:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  400f6e:	f107 0308 	add.w	r3, r7, #8
  400f72:	2200      	movs	r2, #0
  400f74:	601a      	str	r2, [r3, #0]
  400f76:	3304      	adds	r3, #4
  400f78:	2200      	movs	r2, #0
  400f7a:	601a      	str	r2, [r3, #0]
  400f7c:	3304      	adds	r3, #4
  400f7e:	2200      	movs	r2, #0
  400f80:	601a      	str	r2, [r3, #0]
  400f82:	3304      	adds	r3, #4
  400f84:	2200      	movs	r2, #0
  400f86:	601a      	str	r2, [r3, #0]
  400f88:	3304      	adds	r3, #4
  400f8a:	2200      	movs	r2, #0
  400f8c:	601a      	str	r2, [r3, #0]
  400f8e:	3304      	adds	r3, #4
  400f90:	797b      	ldrb	r3, [r7, #5]
  400f92:	723b      	strb	r3, [r7, #8]
  400f94:	2301      	movs	r3, #1
  400f96:	60fb      	str	r3, [r7, #12]
  400f98:	1dbb      	adds	r3, r7, #6
  400f9a:	613b      	str	r3, [r7, #16]
  400f9c:	2301      	movs	r3, #1
  400f9e:	617b      	str	r3, [r7, #20]
  400fa0:	79fb      	ldrb	r3, [r7, #7]
  400fa2:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400fa4:	2312      	movs	r3, #18
  400fa6:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  400fa8:	4b09      	ldr	r3, [pc, #36]	; (400fd0 <adxl_write+0x74>)
  400faa:	681a      	ldr	r2, [r3, #0]
  400fac:	f107 0308 	add.w	r3, r7, #8
  400fb0:	4610      	mov	r0, r2
  400fb2:	4619      	mov	r1, r3
  400fb4:	f04f 32ff 	mov.w	r2, #4294967295
  400fb8:	2300      	movs	r3, #0
  400fba:	4c06      	ldr	r4, [pc, #24]	; (400fd4 <adxl_write+0x78>)
  400fbc:	47a0      	blx	r4
  400fbe:	4603      	mov	r3, r0
  400fc0:	77fb      	strb	r3, [r7, #31]
	
	return result;
  400fc2:	7ffb      	ldrb	r3, [r7, #31]
  400fc4:	b25b      	sxtb	r3, r3
}
  400fc6:	4618      	mov	r0, r3
  400fc8:	3724      	adds	r7, #36	; 0x24
  400fca:	46bd      	mov	sp, r7
  400fcc:	bd90      	pop	{r4, r7, pc}
  400fce:	bf00      	nop
  400fd0:	20003fb4 	.word	0x20003fb4
  400fd4:	0040244d 	.word	0x0040244d

00400fd8 <adxl_read>:

status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  400fd8:	b590      	push	{r4, r7, lr}
  400fda:	b089      	sub	sp, #36	; 0x24
  400fdc:	af00      	add	r7, sp, #0
  400fde:	6039      	str	r1, [r7, #0]
  400fe0:	4601      	mov	r1, r0
  400fe2:	71f9      	strb	r1, [r7, #7]
  400fe4:	71ba      	strb	r2, [r7, #6]
  400fe6:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  400fe8:	f107 0308 	add.w	r3, r7, #8
  400fec:	2200      	movs	r2, #0
  400fee:	601a      	str	r2, [r3, #0]
  400ff0:	3304      	adds	r3, #4
  400ff2:	2200      	movs	r2, #0
  400ff4:	601a      	str	r2, [r3, #0]
  400ff6:	3304      	adds	r3, #4
  400ff8:	2200      	movs	r2, #0
  400ffa:	601a      	str	r2, [r3, #0]
  400ffc:	3304      	adds	r3, #4
  400ffe:	2200      	movs	r2, #0
  401000:	601a      	str	r2, [r3, #0]
  401002:	3304      	adds	r3, #4
  401004:	2200      	movs	r2, #0
  401006:	601a      	str	r2, [r3, #0]
  401008:	3304      	adds	r3, #4
  40100a:	79bb      	ldrb	r3, [r7, #6]
  40100c:	723b      	strb	r3, [r7, #8]
  40100e:	2301      	movs	r3, #1
  401010:	60fb      	str	r3, [r7, #12]
  401012:	683b      	ldr	r3, [r7, #0]
  401014:	613b      	str	r3, [r7, #16]
  401016:	797b      	ldrb	r3, [r7, #5]
  401018:	617b      	str	r3, [r7, #20]
  40101a:	79fb      	ldrb	r3, [r7, #7]
  40101c:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  40101e:	2312      	movs	r3, #18
  401020:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  401022:	4b09      	ldr	r3, [pc, #36]	; (401048 <adxl_read+0x70>)
  401024:	681a      	ldr	r2, [r3, #0]
  401026:	f107 0308 	add.w	r3, r7, #8
  40102a:	4610      	mov	r0, r2
  40102c:	4619      	mov	r1, r3
  40102e:	f04f 32ff 	mov.w	r2, #4294967295
  401032:	2300      	movs	r3, #0
  401034:	4c05      	ldr	r4, [pc, #20]	; (40104c <adxl_read+0x74>)
  401036:	47a0      	blx	r4
  401038:	4603      	mov	r3, r0
  40103a:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40103c:	7ffb      	ldrb	r3, [r7, #31]
  40103e:	b25b      	sxtb	r3, r3
}
  401040:	4618      	mov	r0, r3
  401042:	3724      	adds	r7, #36	; 0x24
  401044:	46bd      	mov	sp, r7
  401046:	bd90      	pop	{r4, r7, pc}
  401048:	20003fb4 	.word	0x20003fb4
  40104c:	00402691 	.word	0x00402691

00401050 <clearInterruptADXL>:

void clearInterruptADXL(ADXL_Addr_Dev dev){
  401050:	b590      	push	{r4, r7, lr}
  401052:	b085      	sub	sp, #20
  401054:	af00      	add	r7, sp, #0
  401056:	4603      	mov	r3, r0
  401058:	71fb      	strb	r3, [r7, #7]
	uint8_t b;
	adxl_read(dev, &b, ADXL_DataX0, 1);
  40105a:	79fa      	ldrb	r2, [r7, #7]
  40105c:	f107 030f 	add.w	r3, r7, #15
  401060:	4610      	mov	r0, r2
  401062:	4619      	mov	r1, r3
  401064:	2232      	movs	r2, #50	; 0x32
  401066:	2301      	movs	r3, #1
  401068:	4c02      	ldr	r4, [pc, #8]	; (401074 <clearInterruptADXL+0x24>)
  40106a:	47a0      	blx	r4
  40106c:	3714      	adds	r7, #20
  40106e:	46bd      	mov	sp, r7
  401070:	bd90      	pop	{r4, r7, pc}
  401072:	bf00      	nop
  401074:	00400fd9 	.word	0x00400fd9

00401078 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401078:	b480      	push	{r7}
  40107a:	b083      	sub	sp, #12
  40107c:	af00      	add	r7, sp, #0
  40107e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	2b07      	cmp	r3, #7
  401084:	d825      	bhi.n	4010d2 <osc_get_rate+0x5a>
  401086:	a201      	add	r2, pc, #4	; (adr r2, 40108c <osc_get_rate+0x14>)
  401088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40108c:	004010ad 	.word	0x004010ad
  401090:	004010b3 	.word	0x004010b3
  401094:	004010b9 	.word	0x004010b9
  401098:	004010bf 	.word	0x004010bf
  40109c:	004010c3 	.word	0x004010c3
  4010a0:	004010c7 	.word	0x004010c7
  4010a4:	004010cb 	.word	0x004010cb
  4010a8:	004010cf 	.word	0x004010cf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4010ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4010b0:	e010      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4010b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010b6:	e00d      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4010b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010bc:	e00a      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4010be:	4b08      	ldr	r3, [pc, #32]	; (4010e0 <osc_get_rate+0x68>)
  4010c0:	e008      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4010c2:	4b08      	ldr	r3, [pc, #32]	; (4010e4 <osc_get_rate+0x6c>)
  4010c4:	e006      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4010c6:	4b08      	ldr	r3, [pc, #32]	; (4010e8 <osc_get_rate+0x70>)
  4010c8:	e004      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4010ca:	4b07      	ldr	r3, [pc, #28]	; (4010e8 <osc_get_rate+0x70>)
  4010cc:	e002      	b.n	4010d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4010ce:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <osc_get_rate+0x70>)
  4010d0:	e000      	b.n	4010d4 <osc_get_rate+0x5c>
	}

	return 0;
  4010d2:	2300      	movs	r3, #0
}
  4010d4:	4618      	mov	r0, r3
  4010d6:	370c      	adds	r7, #12
  4010d8:	46bd      	mov	sp, r7
  4010da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010de:	4770      	bx	lr
  4010e0:	003d0900 	.word	0x003d0900
  4010e4:	007a1200 	.word	0x007a1200
  4010e8:	00b71b00 	.word	0x00b71b00

004010ec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4010ec:	b580      	push	{r7, lr}
  4010ee:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4010f0:	2006      	movs	r0, #6
  4010f2:	4b03      	ldr	r3, [pc, #12]	; (401100 <sysclk_get_main_hz+0x14>)
  4010f4:	4798      	blx	r3
  4010f6:	4603      	mov	r3, r0
  4010f8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4010fa:	4618      	mov	r0, r3
  4010fc:	bd80      	pop	{r7, pc}
  4010fe:	bf00      	nop
  401100:	00401079 	.word	0x00401079

00401104 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401104:	b580      	push	{r7, lr}
  401106:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401108:	4b02      	ldr	r3, [pc, #8]	; (401114 <sysclk_get_peripheral_hz+0x10>)
  40110a:	4798      	blx	r3
  40110c:	4603      	mov	r3, r0
  40110e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401110:	4618      	mov	r0, r3
  401112:	bd80      	pop	{r7, pc}
  401114:	004010ed 	.word	0x004010ed

00401118 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401118:	b580      	push	{r7, lr}
  40111a:	b082      	sub	sp, #8
  40111c:	af00      	add	r7, sp, #0
  40111e:	6078      	str	r0, [r7, #4]
  401120:	460b      	mov	r3, r1
  401122:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401124:	687a      	ldr	r2, [r7, #4]
  401126:	4b20      	ldr	r3, [pc, #128]	; (4011a8 <usart_serial_putchar+0x90>)
  401128:	429a      	cmp	r2, r3
  40112a:	d10a      	bne.n	401142 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40112c:	bf00      	nop
  40112e:	78fb      	ldrb	r3, [r7, #3]
  401130:	6878      	ldr	r0, [r7, #4]
  401132:	4619      	mov	r1, r3
  401134:	4b1d      	ldr	r3, [pc, #116]	; (4011ac <usart_serial_putchar+0x94>)
  401136:	4798      	blx	r3
  401138:	4603      	mov	r3, r0
  40113a:	2b00      	cmp	r3, #0
  40113c:	d1f7      	bne.n	40112e <usart_serial_putchar+0x16>
		return 1;
  40113e:	2301      	movs	r3, #1
  401140:	e02d      	b.n	40119e <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401142:	687a      	ldr	r2, [r7, #4]
  401144:	4b1a      	ldr	r3, [pc, #104]	; (4011b0 <usart_serial_putchar+0x98>)
  401146:	429a      	cmp	r2, r3
  401148:	d10a      	bne.n	401160 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40114a:	bf00      	nop
  40114c:	78fb      	ldrb	r3, [r7, #3]
  40114e:	6878      	ldr	r0, [r7, #4]
  401150:	4619      	mov	r1, r3
  401152:	4b16      	ldr	r3, [pc, #88]	; (4011ac <usart_serial_putchar+0x94>)
  401154:	4798      	blx	r3
  401156:	4603      	mov	r3, r0
  401158:	2b00      	cmp	r3, #0
  40115a:	d1f7      	bne.n	40114c <usart_serial_putchar+0x34>
		return 1;
  40115c:	2301      	movs	r3, #1
  40115e:	e01e      	b.n	40119e <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401160:	687a      	ldr	r2, [r7, #4]
  401162:	4b14      	ldr	r3, [pc, #80]	; (4011b4 <usart_serial_putchar+0x9c>)
  401164:	429a      	cmp	r2, r3
  401166:	d10a      	bne.n	40117e <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  401168:	bf00      	nop
  40116a:	78fb      	ldrb	r3, [r7, #3]
  40116c:	6878      	ldr	r0, [r7, #4]
  40116e:	4619      	mov	r1, r3
  401170:	4b11      	ldr	r3, [pc, #68]	; (4011b8 <usart_serial_putchar+0xa0>)
  401172:	4798      	blx	r3
  401174:	4603      	mov	r3, r0
  401176:	2b00      	cmp	r3, #0
  401178:	d1f7      	bne.n	40116a <usart_serial_putchar+0x52>
		return 1;
  40117a:	2301      	movs	r3, #1
  40117c:	e00f      	b.n	40119e <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40117e:	687a      	ldr	r2, [r7, #4]
  401180:	4b0e      	ldr	r3, [pc, #56]	; (4011bc <usart_serial_putchar+0xa4>)
  401182:	429a      	cmp	r2, r3
  401184:	d10a      	bne.n	40119c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  401186:	bf00      	nop
  401188:	78fb      	ldrb	r3, [r7, #3]
  40118a:	6878      	ldr	r0, [r7, #4]
  40118c:	4619      	mov	r1, r3
  40118e:	4b0a      	ldr	r3, [pc, #40]	; (4011b8 <usart_serial_putchar+0xa0>)
  401190:	4798      	blx	r3
  401192:	4603      	mov	r3, r0
  401194:	2b00      	cmp	r3, #0
  401196:	d1f7      	bne.n	401188 <usart_serial_putchar+0x70>
		return 1;
  401198:	2301      	movs	r3, #1
  40119a:	e000      	b.n	40119e <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40119c:	2300      	movs	r3, #0
}
  40119e:	4618      	mov	r0, r3
  4011a0:	3708      	adds	r7, #8
  4011a2:	46bd      	mov	sp, r7
  4011a4:	bd80      	pop	{r7, pc}
  4011a6:	bf00      	nop
  4011a8:	400e0600 	.word	0x400e0600
  4011ac:	00405749 	.word	0x00405749
  4011b0:	400e0800 	.word	0x400e0800
  4011b4:	40024000 	.word	0x40024000
  4011b8:	004057ad 	.word	0x004057ad
  4011bc:	40028000 	.word	0x40028000

004011c0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4011c0:	b580      	push	{r7, lr}
  4011c2:	b084      	sub	sp, #16
  4011c4:	af00      	add	r7, sp, #0
  4011c6:	6078      	str	r0, [r7, #4]
  4011c8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4011ca:	2300      	movs	r3, #0
  4011cc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4011ce:	687a      	ldr	r2, [r7, #4]
  4011d0:	4b1e      	ldr	r3, [pc, #120]	; (40124c <usart_serial_getchar+0x8c>)
  4011d2:	429a      	cmp	r2, r3
  4011d4:	d107      	bne.n	4011e6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4011d6:	bf00      	nop
  4011d8:	6878      	ldr	r0, [r7, #4]
  4011da:	6839      	ldr	r1, [r7, #0]
  4011dc:	4b1c      	ldr	r3, [pc, #112]	; (401250 <usart_serial_getchar+0x90>)
  4011de:	4798      	blx	r3
  4011e0:	4603      	mov	r3, r0
  4011e2:	2b00      	cmp	r3, #0
  4011e4:	d1f8      	bne.n	4011d8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4011e6:	687a      	ldr	r2, [r7, #4]
  4011e8:	4b1a      	ldr	r3, [pc, #104]	; (401254 <usart_serial_getchar+0x94>)
  4011ea:	429a      	cmp	r2, r3
  4011ec:	d107      	bne.n	4011fe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4011ee:	bf00      	nop
  4011f0:	6878      	ldr	r0, [r7, #4]
  4011f2:	6839      	ldr	r1, [r7, #0]
  4011f4:	4b16      	ldr	r3, [pc, #88]	; (401250 <usart_serial_getchar+0x90>)
  4011f6:	4798      	blx	r3
  4011f8:	4603      	mov	r3, r0
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	d1f8      	bne.n	4011f0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4011fe:	687a      	ldr	r2, [r7, #4]
  401200:	4b15      	ldr	r3, [pc, #84]	; (401258 <usart_serial_getchar+0x98>)
  401202:	429a      	cmp	r2, r3
  401204:	d10d      	bne.n	401222 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401206:	bf00      	nop
  401208:	f107 030c 	add.w	r3, r7, #12
  40120c:	6878      	ldr	r0, [r7, #4]
  40120e:	4619      	mov	r1, r3
  401210:	4b12      	ldr	r3, [pc, #72]	; (40125c <usart_serial_getchar+0x9c>)
  401212:	4798      	blx	r3
  401214:	4603      	mov	r3, r0
  401216:	2b00      	cmp	r3, #0
  401218:	d1f6      	bne.n	401208 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  40121a:	68fb      	ldr	r3, [r7, #12]
  40121c:	b2da      	uxtb	r2, r3
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401222:	687a      	ldr	r2, [r7, #4]
  401224:	4b0e      	ldr	r3, [pc, #56]	; (401260 <usart_serial_getchar+0xa0>)
  401226:	429a      	cmp	r2, r3
  401228:	d10d      	bne.n	401246 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  40122a:	bf00      	nop
  40122c:	f107 030c 	add.w	r3, r7, #12
  401230:	6878      	ldr	r0, [r7, #4]
  401232:	4619      	mov	r1, r3
  401234:	4b09      	ldr	r3, [pc, #36]	; (40125c <usart_serial_getchar+0x9c>)
  401236:	4798      	blx	r3
  401238:	4603      	mov	r3, r0
  40123a:	2b00      	cmp	r3, #0
  40123c:	d1f6      	bne.n	40122c <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  40123e:	68fb      	ldr	r3, [r7, #12]
  401240:	b2da      	uxtb	r2, r3
  401242:	683b      	ldr	r3, [r7, #0]
  401244:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401246:	3710      	adds	r7, #16
  401248:	46bd      	mov	sp, r7
  40124a:	bd80      	pop	{r7, pc}
  40124c:	400e0600 	.word	0x400e0600
  401250:	00405779 	.word	0x00405779
  401254:	400e0800 	.word	0x400e0800
  401258:	40024000 	.word	0x40024000
  40125c:	004057e1 	.word	0x004057e1
  401260:	40028000 	.word	0x40028000

00401264 <send_uart>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

status_code_t send_uart(char * buf, size_t len){
  401264:	b590      	push	{r4, r7, lr}
  401266:	b087      	sub	sp, #28
  401268:	af02      	add	r7, sp, #8
  40126a:	6078      	str	r0, [r7, #4]
  40126c:	6039      	str	r1, [r7, #0]
	status_code_t status = ERR_ABORTED;
  40126e:	23f1      	movs	r3, #241	; 0xf1
  401270:	73fb      	strb	r3, [r7, #15]
	
	status = freertos_uart_write_packet(freertos_uart, buf, len, UART_WAIT);
  401272:	4b09      	ldr	r3, [pc, #36]	; (401298 <send_uart+0x34>)
  401274:	681b      	ldr	r3, [r3, #0]
  401276:	2200      	movs	r2, #0
  401278:	9200      	str	r2, [sp, #0]
  40127a:	4618      	mov	r0, r3
  40127c:	6879      	ldr	r1, [r7, #4]
  40127e:	683a      	ldr	r2, [r7, #0]
  401280:	f04f 33ff 	mov.w	r3, #4294967295
  401284:	4c05      	ldr	r4, [pc, #20]	; (40129c <send_uart+0x38>)
  401286:	47a0      	blx	r4
  401288:	4603      	mov	r3, r0
  40128a:	73fb      	strb	r3, [r7, #15]
	
	return status;
  40128c:	7bfb      	ldrb	r3, [r7, #15]
  40128e:	b25b      	sxtb	r3, r3
}
  401290:	4618      	mov	r0, r3
  401292:	3714      	adds	r7, #20
  401294:	46bd      	mov	sp, r7
  401296:	bd90      	pop	{r4, r7, pc}
  401298:	20003fec 	.word	0x20003fec
  40129c:	00402f65 	.word	0x00402f65

004012a0 <read_uart>:

uint32_t read_uart(char *buf, uint32_t len){
  4012a0:	b590      	push	{r4, r7, lr}
  4012a2:	b085      	sub	sp, #20
  4012a4:	af00      	add	r7, sp, #0
  4012a6:	6078      	str	r0, [r7, #4]
  4012a8:	6039      	str	r1, [r7, #0]
	uint32_t size = 0;
  4012aa:	2300      	movs	r3, #0
  4012ac:	60fb      	str	r3, [r7, #12]
	
	size = freertos_uart_serial_read_packet(freertos_uart,
  4012ae:	4b07      	ldr	r3, [pc, #28]	; (4012cc <read_uart+0x2c>)
  4012b0:	681b      	ldr	r3, [r3, #0]
  4012b2:	4618      	mov	r0, r3
  4012b4:	6879      	ldr	r1, [r7, #4]
  4012b6:	683a      	ldr	r2, [r7, #0]
  4012b8:	f04f 33ff 	mov.w	r3, #4294967295
  4012bc:	4c04      	ldr	r4, [pc, #16]	; (4012d0 <read_uart+0x30>)
  4012be:	47a0      	blx	r4
  4012c0:	60f8      	str	r0, [r7, #12]
											buf,
											len,
											UART_WAIT);

	return size;
  4012c2:	68fb      	ldr	r3, [r7, #12]
}
  4012c4:	4618      	mov	r0, r3
  4012c6:	3714      	adds	r7, #20
  4012c8:	46bd      	mov	sp, r7
  4012ca:	bd90      	pop	{r4, r7, pc}
  4012cc:	20003fec 	.word	0x20003fec
  4012d0:	00403019 	.word	0x00403019

004012d4 <printf_mux>:

void printf_mux( const char * format, ... ){
  4012d4:	b40f      	push	{r0, r1, r2, r3}
  4012d6:	b590      	push	{r4, r7, lr}
  4012d8:	b0a5      	sub	sp, #148	; 0x94
  4012da:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  4012dc:	2300      	movs	r3, #0
  4012de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  4012e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  4012e6:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  4012e8:	1d3b      	adds	r3, r7, #4
  4012ea:	4618      	mov	r0, r3
  4012ec:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  4012f0:	683a      	ldr	r2, [r7, #0]
  4012f2:	4b0c      	ldr	r3, [pc, #48]	; (401324 <printf_mux+0x50>)
  4012f4:	4798      	blx	r3
  4012f6:	4603      	mov	r3, r0
  4012f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  4012fc:	4b0a      	ldr	r3, [pc, #40]	; (401328 <printf_mux+0x54>)
  4012fe:	681a      	ldr	r2, [r3, #0]
  401300:	1d3b      	adds	r3, r7, #4
  401302:	2100      	movs	r1, #0
  401304:	9100      	str	r1, [sp, #0]
  401306:	4610      	mov	r0, r2
  401308:	4619      	mov	r1, r3
  40130a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  40130e:	f04f 33ff 	mov.w	r3, #4294967295
  401312:	4c06      	ldr	r4, [pc, #24]	; (40132c <printf_mux+0x58>)
  401314:	47a0      	blx	r4
	va_end(args);
}
  401316:	378c      	adds	r7, #140	; 0x8c
  401318:	46bd      	mov	sp, r7
  40131a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  40131e:	b004      	add	sp, #16
  401320:	4770      	bx	lr
  401322:	bf00      	nop
  401324:	0040ea55 	.word	0x0040ea55
  401328:	20003fec 	.word	0x20003fec
  40132c:	00402f65 	.word	0x00402f65

00401330 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  401330:	b580      	push	{r7, lr}
  401332:	b088      	sub	sp, #32
  401334:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  401336:	4b21      	ldr	r3, [pc, #132]	; (4013bc <configure_console+0x8c>)
  401338:	613b      	str	r3, [r7, #16]
  40133a:	4b21      	ldr	r3, [pc, #132]	; (4013c0 <configure_console+0x90>)
  40133c:	681b      	ldr	r3, [r3, #0]
  40133e:	617b      	str	r3, [r7, #20]
  401340:	230a      	movs	r3, #10
  401342:	61bb      	str	r3, [r7, #24]
  401344:	2301      	movs	r3, #1
  401346:	773b      	strb	r3, [r7, #28]
  401348:	2303      	movs	r3, #3
  40134a:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40134c:	4b1d      	ldr	r3, [pc, #116]	; (4013c4 <configure_console+0x94>)
  40134e:	4798      	blx	r3
  401350:	4603      	mov	r3, r0
  401352:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  401354:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401358:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  40135a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40135e:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  401360:	4b19      	ldr	r3, [pc, #100]	; (4013c8 <configure_console+0x98>)
  401362:	4a1a      	ldr	r2, [pc, #104]	; (4013cc <configure_console+0x9c>)
  401364:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401366:	4b1a      	ldr	r3, [pc, #104]	; (4013d0 <configure_console+0xa0>)
  401368:	4a1a      	ldr	r2, [pc, #104]	; (4013d4 <configure_console+0xa4>)
  40136a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40136c:	4b1a      	ldr	r3, [pc, #104]	; (4013d8 <configure_console+0xa8>)
  40136e:	4a1b      	ldr	r2, [pc, #108]	; (4013dc <configure_console+0xac>)
  401370:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  401372:	4b1b      	ldr	r3, [pc, #108]	; (4013e0 <configure_console+0xb0>)
  401374:	681b      	ldr	r3, [r3, #0]
  401376:	689b      	ldr	r3, [r3, #8]
  401378:	4618      	mov	r0, r3
  40137a:	2100      	movs	r1, #0
  40137c:	4b19      	ldr	r3, [pc, #100]	; (4013e4 <configure_console+0xb4>)
  40137e:	4798      	blx	r3
	setbuf(stdin, NULL);
  401380:	4b17      	ldr	r3, [pc, #92]	; (4013e0 <configure_console+0xb0>)
  401382:	681b      	ldr	r3, [r3, #0]
  401384:	685b      	ldr	r3, [r3, #4]
  401386:	4618      	mov	r0, r3
  401388:	2100      	movs	r1, #0
  40138a:	4b16      	ldr	r3, [pc, #88]	; (4013e4 <configure_console+0xb4>)
  40138c:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  40138e:	1d3a      	adds	r2, r7, #4
  401390:	f107 0310 	add.w	r3, r7, #16
  401394:	480d      	ldr	r0, [pc, #52]	; (4013cc <configure_console+0x9c>)
  401396:	4611      	mov	r1, r2
  401398:	461a      	mov	r2, r3
  40139a:	4b13      	ldr	r3, [pc, #76]	; (4013e8 <configure_console+0xb8>)
  40139c:	4798      	blx	r3
  40139e:	4602      	mov	r2, r0
  4013a0:	4b12      	ldr	r3, [pc, #72]	; (4013ec <configure_console+0xbc>)
  4013a2:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  4013a4:	4b11      	ldr	r3, [pc, #68]	; (4013ec <configure_console+0xbc>)
  4013a6:	681b      	ldr	r3, [r3, #0]
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d103      	bne.n	4013b4 <configure_console+0x84>
  4013ac:	4b10      	ldr	r3, [pc, #64]	; (4013f0 <configure_console+0xc0>)
  4013ae:	4798      	blx	r3
  4013b0:	bf00      	nop
  4013b2:	e7fd      	b.n	4013b0 <configure_console+0x80>
  4013b4:	3720      	adds	r7, #32
  4013b6:	46bd      	mov	sp, r7
  4013b8:	bd80      	pop	{r7, pc}
  4013ba:	bf00      	nop
  4013bc:	20003fb8 	.word	0x20003fb8
  4013c0:	20000130 	.word	0x20000130
  4013c4:	00401105 	.word	0x00401105
  4013c8:	20004008 	.word	0x20004008
  4013cc:	400e0600 	.word	0x400e0600
  4013d0:	20004004 	.word	0x20004004
  4013d4:	00401119 	.word	0x00401119
  4013d8:	20004000 	.word	0x20004000
  4013dc:	004011c1 	.word	0x004011c1
  4013e0:	20000580 	.word	0x20000580
  4013e4:	0040b0a1 	.word	0x0040b0a1
  4013e8:	00402c91 	.word	0x00402c91
  4013ec:	20003fec 	.word	0x20003fec
  4013f0:	00405e15 	.word	0x00405e15

004013f4 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  4013f4:	b580      	push	{r7, lr}
  4013f6:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  4013f8:	4b01      	ldr	r3, [pc, #4]	; (401400 <SPI_Handler+0xc>)
  4013fa:	4798      	blx	r3
}
  4013fc:	bd80      	pop	{r7, pc}
  4013fe:	bf00      	nop
  401400:	004041f9 	.word	0x004041f9

00401404 <config_lcd>:

void config_lcd(void){
  401404:	b580      	push	{r7, lr}
  401406:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401408:	4b0d      	ldr	r3, [pc, #52]	; (401440 <config_lcd+0x3c>)
  40140a:	22b0      	movs	r2, #176	; 0xb0
  40140c:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  40140e:	4b0c      	ldr	r3, [pc, #48]	; (401440 <config_lcd+0x3c>)
  401410:	22dc      	movs	r2, #220	; 0xdc
  401412:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401414:	4b0a      	ldr	r3, [pc, #40]	; (401440 <config_lcd+0x3c>)
  401416:	2200      	movs	r2, #0
  401418:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  40141a:	4b09      	ldr	r3, [pc, #36]	; (401440 <config_lcd+0x3c>)
  40141c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401420:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401422:	4b08      	ldr	r3, [pc, #32]	; (401444 <config_lcd+0x40>)
  401424:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401426:	4806      	ldr	r0, [pc, #24]	; (401440 <config_lcd+0x3c>)
  401428:	4b07      	ldr	r3, [pc, #28]	; (401448 <config_lcd+0x44>)
  40142a:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  40142c:	2008      	movs	r0, #8
  40142e:	4b07      	ldr	r3, [pc, #28]	; (40144c <config_lcd+0x48>)
  401430:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401432:	4b07      	ldr	r3, [pc, #28]	; (401450 <config_lcd+0x4c>)
  401434:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  401436:	f64f 70ff 	movw	r0, #65535	; 0xffff
  40143a:	4b06      	ldr	r3, [pc, #24]	; (401454 <config_lcd+0x50>)
  40143c:	4798      	blx	r3
}
  40143e:	bd80      	pop	{r7, pc}
  401440:	20003ff0 	.word	0x20003ff0
  401444:	00403bd1 	.word	0x00403bd1
  401448:	00403fb5 	.word	0x00403fb5
  40144c:	00403b49 	.word	0x00403b49
  401450:	0040422d 	.word	0x0040422d
  401454:	004042ad 	.word	0x004042ad

00401458 <LCDTask>:

void LCDTask(void *pvParameters){
  401458:	b5f0      	push	{r4, r5, r6, r7, lr}
  40145a:	b0a5      	sub	sp, #148	; 0x94
  40145c:	af04      	add	r7, sp, #16
  40145e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	config_lcd();
  401460:	4b69      	ldr	r3, [pc, #420]	; (401608 <LCDTask+0x1b0>)
  401462:	4798      	blx	r3
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  401464:	2300      	movs	r3, #0
  401466:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  40146a:	2000      	movs	r0, #0
  40146c:	4b67      	ldr	r3, [pc, #412]	; (40160c <LCDTask+0x1b4>)
  40146e:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  401470:	2005      	movs	r0, #5
  401472:	210a      	movs	r1, #10
  401474:	4a66      	ldr	r2, [pc, #408]	; (401610 <LCDTask+0x1b8>)
  401476:	4b67      	ldr	r3, [pc, #412]	; (401614 <LCDTask+0x1bc>)
  401478:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  40147a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40147e:	4b66      	ldr	r3, [pc, #408]	; (401618 <LCDTask+0x1c0>)
  401480:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  401482:	f107 0360 	add.w	r3, r7, #96	; 0x60
  401486:	4618      	mov	r0, r3
  401488:	2100      	movs	r1, #0
  40148a:	2218      	movs	r2, #24
  40148c:	4b63      	ldr	r3, [pc, #396]	; (40161c <LCDTask+0x1c4>)
  40148e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401490:	2300      	movs	r3, #0
  401492:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401496:	e01d      	b.n	4014d4 <LCDTask+0x7c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  401498:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  40149c:	4b60      	ldr	r3, [pc, #384]	; (401620 <LCDTask+0x1c8>)
  40149e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4014a2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4014a6:	f107 0160 	add.w	r1, r7, #96	; 0x60
  4014aa:	00db      	lsls	r3, r3, #3
  4014ac:	440b      	add	r3, r1
  4014ae:	4610      	mov	r0, r2
  4014b0:	4619      	mov	r1, r3
  4014b2:	f04f 32ff 	mov.w	r2, #4294967295
  4014b6:	2301      	movs	r3, #1
  4014b8:	4c5a      	ldr	r4, [pc, #360]	; (401624 <LCDTask+0x1cc>)
  4014ba:	47a0      	blx	r4
  4014bc:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4014be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  4014c0:	2b01      	cmp	r3, #1
  4014c2:	d002      	beq.n	4014ca <LCDTask+0x72>
  4014c4:	2000      	movs	r0, #0
  4014c6:	4b58      	ldr	r3, [pc, #352]	; (401628 <LCDTask+0x1d0>)
  4014c8:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  4014ca:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4014ce:	3301      	adds	r3, #1
  4014d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4014d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4014d8:	2b02      	cmp	r3, #2
  4014da:	d9dd      	bls.n	401498 <LCDTask+0x40>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  4014dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
  4014e0:	4618      	mov	r0, r3
  4014e2:	2100      	movs	r1, #0
  4014e4:	2218      	movs	r2, #24
  4014e6:	4b4d      	ldr	r3, [pc, #308]	; (40161c <LCDTask+0x1c4>)
  4014e8:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4014ea:	2300      	movs	r3, #0
  4014ec:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4014f0:	e01d      	b.n	40152e <LCDTask+0xd6>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  4014f2:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4014f6:	4b4d      	ldr	r3, [pc, #308]	; (40162c <LCDTask+0x1d4>)
  4014f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4014fc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401500:	f107 0148 	add.w	r1, r7, #72	; 0x48
  401504:	00db      	lsls	r3, r3, #3
  401506:	440b      	add	r3, r1
  401508:	4610      	mov	r0, r2
  40150a:	4619      	mov	r1, r3
  40150c:	f04f 32ff 	mov.w	r2, #4294967295
  401510:	2301      	movs	r3, #1
  401512:	4c44      	ldr	r4, [pc, #272]	; (401624 <LCDTask+0x1cc>)
  401514:	47a0      	blx	r4
  401516:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401518:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  40151a:	2b01      	cmp	r3, #1
  40151c:	d002      	beq.n	401524 <LCDTask+0xcc>
  40151e:	2000      	movs	r0, #0
  401520:	4b41      	ldr	r3, [pc, #260]	; (401628 <LCDTask+0x1d0>)
  401522:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401524:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401528:	3301      	adds	r3, #1
  40152a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40152e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401532:	2b02      	cmp	r3, #2
  401534:	d9dd      	bls.n	4014f2 <LCDTask+0x9a>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  401536:	f107 0330 	add.w	r3, r7, #48	; 0x30
  40153a:	4618      	mov	r0, r3
  40153c:	2100      	movs	r1, #0
  40153e:	2218      	movs	r2, #24
  401540:	4b36      	ldr	r3, [pc, #216]	; (40161c <LCDTask+0x1c4>)
  401542:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401544:	2300      	movs	r3, #0
  401546:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40154a:	e01d      	b.n	401588 <LCDTask+0x130>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  40154c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  401550:	4b37      	ldr	r3, [pc, #220]	; (401630 <LCDTask+0x1d8>)
  401552:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401556:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40155a:	f107 0130 	add.w	r1, r7, #48	; 0x30
  40155e:	00db      	lsls	r3, r3, #3
  401560:	440b      	add	r3, r1
  401562:	4610      	mov	r0, r2
  401564:	4619      	mov	r1, r3
  401566:	f04f 32ff 	mov.w	r2, #4294967295
  40156a:	2301      	movs	r3, #1
  40156c:	4c2d      	ldr	r4, [pc, #180]	; (401624 <LCDTask+0x1cc>)
  40156e:	47a0      	blx	r4
  401570:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401572:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401574:	2b01      	cmp	r3, #1
  401576:	d002      	beq.n	40157e <LCDTask+0x126>
  401578:	2000      	movs	r0, #0
  40157a:	4b2b      	ldr	r3, [pc, #172]	; (401628 <LCDTask+0x1d0>)
  40157c:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  40157e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401582:	3301      	adds	r3, #1
  401584:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401588:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40158c:	2b02      	cmp	r3, #2
  40158e:	d9dd      	bls.n	40154c <LCDTask+0xf4>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  401590:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401594:	4b1d      	ldr	r3, [pc, #116]	; (40160c <LCDTask+0x1b4>)
  401596:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401598:	2000      	movs	r0, #0
  40159a:	211e      	movs	r1, #30
  40159c:	22b0      	movs	r2, #176	; 0xb0
  40159e:	23dc      	movs	r3, #220	; 0xdc
  4015a0:	4c24      	ldr	r4, [pc, #144]	; (401634 <LCDTask+0x1dc>)
  4015a2:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  4015a4:	2000      	movs	r0, #0
  4015a6:	4b19      	ldr	r3, [pc, #100]	; (40160c <LCDTask+0x1b4>)
  4015a8:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  4015aa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
  4015ae:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
  4015b2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  4015b6:	f107 0608 	add.w	r6, r7, #8
  4015ba:	e9cd 4500 	strd	r4, r5, [sp]
  4015be:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4015c2:	4630      	mov	r0, r6
  4015c4:	491c      	ldr	r1, [pc, #112]	; (401638 <LCDTask+0x1e0>)
  4015c6:	4c1d      	ldr	r4, [pc, #116]	; (40163c <LCDTask+0x1e4>)
  4015c8:	47a0      	blx	r4
		ili9225_draw_string(5,30, (uint8_t *)lcd_buf);
  4015ca:	f107 0308 	add.w	r3, r7, #8
  4015ce:	2005      	movs	r0, #5
  4015d0:	211e      	movs	r1, #30
  4015d2:	461a      	mov	r2, r3
  4015d4:	4b0f      	ldr	r3, [pc, #60]	; (401614 <LCDTask+0x1bc>)
  4015d6:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  4015d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
  4015dc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
  4015e0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
  4015e4:	f107 0608 	add.w	r6, r7, #8
  4015e8:	e9cd 4500 	strd	r4, r5, [sp]
  4015ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4015f0:	4630      	mov	r0, r6
  4015f2:	4913      	ldr	r1, [pc, #76]	; (401640 <LCDTask+0x1e8>)
  4015f4:	4c11      	ldr	r4, [pc, #68]	; (40163c <LCDTask+0x1e4>)
  4015f6:	47a0      	blx	r4
		ili9225_draw_string(5,110, (uint8_t *)lcd_buf);
  4015f8:	f107 0308 	add.w	r3, r7, #8
  4015fc:	2005      	movs	r0, #5
  4015fe:	216e      	movs	r1, #110	; 0x6e
  401600:	461a      	mov	r2, r3
  401602:	4b04      	ldr	r3, [pc, #16]	; (401614 <LCDTask+0x1bc>)
  401604:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, (uint8_t *)lcd_buf);*/
	}
  401606:	e738      	b.n	40147a <LCDTask+0x22>
  401608:	00401405 	.word	0x00401405
  40160c:	00404255 	.word	0x00404255
  401610:	00412c8c 	.word	0x00412c8c
  401614:	00404585 	.word	0x00404585
  401618:	00406ca5 	.word	0x00406ca5
  40161c:	0040b00d 	.word	0x0040b00d
  401620:	20004060 	.word	0x20004060
  401624:	004065d9 	.word	0x004065d9
  401628:	00406bf9 	.word	0x00406bf9
  40162c:	20004014 	.word	0x20004014
  401630:	20004020 	.word	0x20004020
  401634:	004043e9 	.word	0x004043e9
  401638:	00412c9c 	.word	0x00412c9c
  40163c:	0040b1b1 	.word	0x0040b1b1
  401640:	00412ccc 	.word	0x00412ccc

00401644 <vTimerTX>:
#include "IMU.h"
#include <string.h>

uint32_t timer = (1000/portTICK_RATE_MS);

static void vTimerTX(void *pvParameters){
  401644:	b580      	push	{r7, lr}
  401646:	b082      	sub	sp, #8
  401648:	af00      	add	r7, sp, #0
  40164a:	6078      	str	r0, [r7, #4]
	LED_Off(LED1_GPIO);
  40164c:	202e      	movs	r0, #46	; 0x2e
  40164e:	4b05      	ldr	r3, [pc, #20]	; (401664 <vTimerTX+0x20>)
  401650:	4798      	blx	r3
	vTaskSuspend(xTXHandler);
  401652:	4b05      	ldr	r3, [pc, #20]	; (401668 <vTimerTX+0x24>)
  401654:	681b      	ldr	r3, [r3, #0]
  401656:	4618      	mov	r0, r3
  401658:	4b04      	ldr	r3, [pc, #16]	; (40166c <vTimerTX+0x28>)
  40165a:	4798      	blx	r3
	//printf_mux("STOP\r");
}
  40165c:	3708      	adds	r7, #8
  40165e:	46bd      	mov	sp, r7
  401660:	bd80      	pop	{r7, pc}
  401662:	bf00      	nop
  401664:	00403a2d 	.word	0x00403a2d
  401668:	20003f8c 	.word	0x20003f8c
  40166c:	00406d09 	.word	0x00406d09

00401670 <cTotalTimeTest>:

void cTotalTimeTest(commVar val){
  401670:	b580      	push	{r7, lr}
  401672:	b086      	sub	sp, #24
  401674:	af00      	add	r7, sp, #0
  401676:	1d3b      	adds	r3, r7, #4
  401678:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float value = val.value;
  40167c:	68fb      	ldr	r3, [r7, #12]
  40167e:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  401680:	7a3b      	ldrb	r3, [r7, #8]
  401682:	2b00      	cmp	r3, #0
  401684:	d033      	beq.n	4016ee <cTotalTimeTest+0x7e>
  401686:	2b01      	cmp	r3, #1
  401688:	d146      	bne.n	401718 <cTotalTimeTest+0xa8>
	{
		case cSet:
		if (value > 0){
  40168a:	4b25      	ldr	r3, [pc, #148]	; (401720 <cTotalTimeTest+0xb0>)
  40168c:	6978      	ldr	r0, [r7, #20]
  40168e:	f04f 0100 	mov.w	r1, #0
  401692:	4798      	blx	r3
  401694:	4603      	mov	r3, r0
  401696:	2b00      	cmp	r3, #0
  401698:	d020      	beq.n	4016dc <cTotalTimeTest+0x6c>
			timer = value*(1000/portTICK_RATE_MS);
  40169a:	4b22      	ldr	r3, [pc, #136]	; (401724 <cTotalTimeTest+0xb4>)
  40169c:	6978      	ldr	r0, [r7, #20]
  40169e:	4922      	ldr	r1, [pc, #136]	; (401728 <cTotalTimeTest+0xb8>)
  4016a0:	4798      	blx	r3
  4016a2:	4603      	mov	r3, r0
  4016a4:	461a      	mov	r2, r3
  4016a6:	4b21      	ldr	r3, [pc, #132]	; (40172c <cTotalTimeTest+0xbc>)
  4016a8:	4610      	mov	r0, r2
  4016aa:	4798      	blx	r3
  4016ac:	4602      	mov	r2, r0
  4016ae:	4b20      	ldr	r3, [pc, #128]	; (401730 <cTotalTimeTest+0xc0>)
  4016b0:	601a      	str	r2, [r3, #0]
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  4016b2:	4b1f      	ldr	r3, [pc, #124]	; (401730 <cTotalTimeTest+0xc0>)
  4016b4:	681a      	ldr	r2, [r3, #0]
  4016b6:	4b1f      	ldr	r3, [pc, #124]	; (401734 <cTotalTimeTest+0xc4>)
  4016b8:	4610      	mov	r0, r2
  4016ba:	4798      	blx	r3
  4016bc:	4602      	mov	r2, r0
  4016be:	4b1e      	ldr	r3, [pc, #120]	; (401738 <cTotalTimeTest+0xc8>)
  4016c0:	4610      	mov	r0, r2
  4016c2:	4919      	ldr	r1, [pc, #100]	; (401728 <cTotalTimeTest+0xb8>)
  4016c4:	4798      	blx	r3
  4016c6:	4603      	mov	r3, r0
  4016c8:	461a      	mov	r2, r3
  4016ca:	4b1c      	ldr	r3, [pc, #112]	; (40173c <cTotalTimeTest+0xcc>)
  4016cc:	4610      	mov	r0, r2
  4016ce:	4798      	blx	r3
  4016d0:	4602      	mov	r2, r0
  4016d2:	460b      	mov	r3, r1
  4016d4:	481a      	ldr	r0, [pc, #104]	; (401740 <cTotalTimeTest+0xd0>)
  4016d6:	491b      	ldr	r1, [pc, #108]	; (401744 <cTotalTimeTest+0xd4>)
  4016d8:	4788      	blx	r1
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
		}
		break;
  4016da:	e01d      	b.n	401718 <cTotalTimeTest+0xa8>
		case cSet:
		if (value > 0){
			timer = value*(1000/portTICK_RATE_MS);
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
  4016dc:	4b17      	ldr	r3, [pc, #92]	; (40173c <cTotalTimeTest+0xcc>)
  4016de:	6978      	ldr	r0, [r7, #20]
  4016e0:	4798      	blx	r3
  4016e2:	4602      	mov	r2, r0
  4016e4:	460b      	mov	r3, r1
  4016e6:	4818      	ldr	r0, [pc, #96]	; (401748 <cTotalTimeTest+0xd8>)
  4016e8:	4916      	ldr	r1, [pc, #88]	; (401744 <cTotalTimeTest+0xd4>)
  4016ea:	4788      	blx	r1
		}
		break;
  4016ec:	e014      	b.n	401718 <cTotalTimeTest+0xa8>
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  4016ee:	4b10      	ldr	r3, [pc, #64]	; (401730 <cTotalTimeTest+0xc0>)
  4016f0:	681a      	ldr	r2, [r3, #0]
  4016f2:	4b10      	ldr	r3, [pc, #64]	; (401734 <cTotalTimeTest+0xc4>)
  4016f4:	4610      	mov	r0, r2
  4016f6:	4798      	blx	r3
  4016f8:	4602      	mov	r2, r0
  4016fa:	4b0f      	ldr	r3, [pc, #60]	; (401738 <cTotalTimeTest+0xc8>)
  4016fc:	4610      	mov	r0, r2
  4016fe:	490a      	ldr	r1, [pc, #40]	; (401728 <cTotalTimeTest+0xb8>)
  401700:	4798      	blx	r3
  401702:	4603      	mov	r3, r0
  401704:	461a      	mov	r2, r3
  401706:	4b0d      	ldr	r3, [pc, #52]	; (40173c <cTotalTimeTest+0xcc>)
  401708:	4610      	mov	r0, r2
  40170a:	4798      	blx	r3
  40170c:	4602      	mov	r2, r0
  40170e:	460b      	mov	r3, r1
  401710:	480b      	ldr	r0, [pc, #44]	; (401740 <cTotalTimeTest+0xd0>)
  401712:	490c      	ldr	r1, [pc, #48]	; (401744 <cTotalTimeTest+0xd4>)
  401714:	4788      	blx	r1
		break;
  401716:	bf00      	nop
	}
}
  401718:	3718      	adds	r7, #24
  40171a:	46bd      	mov	sp, r7
  40171c:	bd80      	pop	{r7, pc}
  40171e:	bf00      	nop
  401720:	0040addd 	.word	0x0040addd
  401724:	0040aa65 	.word	0x0040aa65
  401728:	447a0000 	.word	0x447a0000
  40172c:	0040adf1 	.word	0x0040adf1
  401730:	20000134 	.word	0x20000134
  401734:	0040a9b5 	.word	0x0040a9b5
  401738:	0040abcd 	.word	0x0040abcd
  40173c:	0040a17d 	.word	0x0040a17d
  401740:	00412d18 	.word	0x00412d18
  401744:	004012d5 	.word	0x004012d5
  401748:	00412d30 	.word	0x00412d30

0040174c <cStartSample>:

void cStartSample(commVar val){
  40174c:	b590      	push	{r4, r7, lr}
  40174e:	b087      	sub	sp, #28
  401750:	af02      	add	r7, sp, #8
  401752:	1d3b      	adds	r3, r7, #4
  401754:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (timer){
  401758:	4b0d      	ldr	r3, [pc, #52]	; (401790 <cStartSample+0x44>)
  40175a:	681b      	ldr	r3, [r3, #0]
  40175c:	2b00      	cmp	r3, #0
  40175e:	d014      	beq.n	40178a <cStartSample+0x3e>
		LED_On(LED1_GPIO);
  401760:	202e      	movs	r0, #46	; 0x2e
  401762:	4b0c      	ldr	r3, [pc, #48]	; (401794 <cStartSample+0x48>)
  401764:	4798      	blx	r3
		xTimerChangePeriod(xTimerTX, timer, portMAX_DELAY);
  401766:	4b0c      	ldr	r3, [pc, #48]	; (401798 <cStartSample+0x4c>)
  401768:	681a      	ldr	r2, [r3, #0]
  40176a:	4b09      	ldr	r3, [pc, #36]	; (401790 <cStartSample+0x44>)
  40176c:	681b      	ldr	r3, [r3, #0]
  40176e:	f04f 31ff 	mov.w	r1, #4294967295
  401772:	9100      	str	r1, [sp, #0]
  401774:	4610      	mov	r0, r2
  401776:	2102      	movs	r1, #2
  401778:	461a      	mov	r2, r3
  40177a:	2300      	movs	r3, #0
  40177c:	4c07      	ldr	r4, [pc, #28]	; (40179c <cStartSample+0x50>)
  40177e:	47a0      	blx	r4
		vTaskResume(xTXHandler);
  401780:	4b07      	ldr	r3, [pc, #28]	; (4017a0 <cStartSample+0x54>)
  401782:	681b      	ldr	r3, [r3, #0]
  401784:	4618      	mov	r0, r3
  401786:	4b07      	ldr	r3, [pc, #28]	; (4017a4 <cStartSample+0x58>)
  401788:	4798      	blx	r3
	}
}
  40178a:	3714      	adds	r7, #20
  40178c:	46bd      	mov	sp, r7
  40178e:	bd90      	pop	{r4, r7, pc}
  401790:	20000134 	.word	0x20000134
  401794:	00403a85 	.word	0x00403a85
  401798:	20003f9c 	.word	0x20003f9c
  40179c:	00407a99 	.word	0x00407a99
  4017a0:	20003f8c 	.word	0x20003f8c
  4017a4:	00406e0d 	.word	0x00406e0d

004017a8 <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  4017a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017ac:	b0c9      	sub	sp, #292	; 0x124
  4017ae:	af10      	add	r7, sp, #64	; 0x40
  4017b0:	6278      	str	r0, [r7, #36]	; 0x24
	UNUSED(pvParameters);
		
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	char uartBuf[100] = {0};
  4017b2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
  4017b6:	2364      	movs	r3, #100	; 0x64
  4017b8:	4610      	mov	r0, r2
  4017ba:	2100      	movs	r1, #0
  4017bc:	461a      	mov	r2, r3
  4017be:	4b78      	ldr	r3, [pc, #480]	; (4019a0 <UARTTXTask+0x1f8>)
  4017c0:	4798      	blx	r3
	uint8_t i = 0;
  4017c2:	2300      	movs	r3, #0
  4017c4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  4017c8:	2300      	movs	r3, #0
  4017ca:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  4017ce:	4b75      	ldr	r3, [pc, #468]	; (4019a4 <UARTTXTask+0x1fc>)
  4017d0:	681b      	ldr	r3, [r3, #0]
  4017d2:	4618      	mov	r0, r3
  4017d4:	2100      	movs	r1, #0
  4017d6:	f04f 32ff 	mov.w	r2, #4294967295
  4017da:	2300      	movs	r3, #0
  4017dc:	4c72      	ldr	r4, [pc, #456]	; (4019a8 <UARTTXTask+0x200>)
  4017de:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  4017e0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
  4017e4:	4618      	mov	r0, r3
  4017e6:	2100      	movs	r1, #0
  4017e8:	2218      	movs	r2, #24
  4017ea:	4b6d      	ldr	r3, [pc, #436]	; (4019a0 <UARTTXTask+0x1f8>)
  4017ec:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4017ee:	2300      	movs	r3, #0
  4017f0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  4017f4:	e01f      	b.n	401836 <UARTTXTask+0x8e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
  4017f6:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
  4017fa:	4b6c      	ldr	r3, [pc, #432]	; (4019ac <UARTTXTask+0x204>)
  4017fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401800:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  401804:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
  401808:	00db      	lsls	r3, r3, #3
  40180a:	440b      	add	r3, r1
  40180c:	4610      	mov	r0, r2
  40180e:	4619      	mov	r1, r3
  401810:	f04f 32ff 	mov.w	r2, #4294967295
  401814:	2301      	movs	r3, #1
  401816:	4c64      	ldr	r4, [pc, #400]	; (4019a8 <UARTTXTask+0x200>)
  401818:	47a0      	blx	r4
  40181a:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40181e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
  401822:	2b01      	cmp	r3, #1
  401824:	d002      	beq.n	40182c <UARTTXTask+0x84>
  401826:	2000      	movs	r0, #0
  401828:	4b61      	ldr	r3, [pc, #388]	; (4019b0 <UARTTXTask+0x208>)
  40182a:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  40182c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  401830:	3301      	adds	r3, #1
  401832:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  401836:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  40183a:	2b02      	cmp	r3, #2
  40183c:	d9db      	bls.n	4017f6 <UARTTXTask+0x4e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  40183e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
  401842:	4618      	mov	r0, r3
  401844:	2100      	movs	r1, #0
  401846:	2218      	movs	r2, #24
  401848:	4b55      	ldr	r3, [pc, #340]	; (4019a0 <UARTTXTask+0x1f8>)
  40184a:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40184c:	2300      	movs	r3, #0
  40184e:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  401852:	e01f      	b.n	401894 <UARTTXTask+0xec>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
  401854:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
  401858:	4b56      	ldr	r3, [pc, #344]	; (4019b4 <UARTTXTask+0x20c>)
  40185a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40185e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  401862:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
  401866:	00db      	lsls	r3, r3, #3
  401868:	440b      	add	r3, r1
  40186a:	4610      	mov	r0, r2
  40186c:	4619      	mov	r1, r3
  40186e:	f04f 32ff 	mov.w	r2, #4294967295
  401872:	2301      	movs	r3, #1
  401874:	4c4c      	ldr	r4, [pc, #304]	; (4019a8 <UARTTXTask+0x200>)
  401876:	47a0      	blx	r4
  401878:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40187c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
  401880:	2b01      	cmp	r3, #1
  401882:	d002      	beq.n	40188a <UARTTXTask+0xe2>
  401884:	2000      	movs	r0, #0
  401886:	4b4a      	ldr	r3, [pc, #296]	; (4019b0 <UARTTXTask+0x208>)
  401888:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  40188a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  40188e:	3301      	adds	r3, #1
  401890:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  401894:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  401898:	2b02      	cmp	r3, #2
  40189a:	d9db      	bls.n	401854 <UARTTXTask+0xac>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  40189c:	f107 0390 	add.w	r3, r7, #144	; 0x90
  4018a0:	4618      	mov	r0, r3
  4018a2:	2100      	movs	r1, #0
  4018a4:	2218      	movs	r2, #24
  4018a6:	4b3e      	ldr	r3, [pc, #248]	; (4019a0 <UARTTXTask+0x1f8>)
  4018a8:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4018aa:	2300      	movs	r3, #0
  4018ac:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  4018b0:	e01f      	b.n	4018f2 <UARTTXTask+0x14a>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
  4018b2:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
  4018b6:	4b40      	ldr	r3, [pc, #256]	; (4019b8 <UARTTXTask+0x210>)
  4018b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4018bc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  4018c0:	f107 0190 	add.w	r1, r7, #144	; 0x90
  4018c4:	00db      	lsls	r3, r3, #3
  4018c6:	440b      	add	r3, r1
  4018c8:	4610      	mov	r0, r2
  4018ca:	4619      	mov	r1, r3
  4018cc:	f04f 32ff 	mov.w	r2, #4294967295
  4018d0:	2301      	movs	r3, #1
  4018d2:	4c35      	ldr	r4, [pc, #212]	; (4019a8 <UARTTXTask+0x200>)
  4018d4:	47a0      	blx	r4
  4018d6:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4018da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
  4018de:	2b01      	cmp	r3, #1
  4018e0:	d002      	beq.n	4018e8 <UARTTXTask+0x140>
  4018e2:	2000      	movs	r0, #0
  4018e4:	4b32      	ldr	r3, [pc, #200]	; (4019b0 <UARTTXTask+0x208>)
  4018e6:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  4018e8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  4018ec:	3301      	adds	r3, #1
  4018ee:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  4018f2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
  4018f6:	2b02      	cmp	r3, #2
  4018f8:	d9db      	bls.n	4018b2 <UARTTXTask+0x10a>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;\r\n", 
  4018fa:	e9d7 ab30 	ldrd	sl, fp, [r7, #192]	; 0xc0
  4018fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
  401902:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
  401906:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
  40190a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  40190e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
  401912:	e9c7 2304 	strd	r2, r3, [r7, #16]
  401916:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
  40191a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  40191e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
  401922:	e9c7 2300 	strd	r2, r3, [r7]
  401926:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
  40192a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
  40192e:	f107 062c 	add.w	r6, r7, #44	; 0x2c
  401932:	e9cd 0100 	strd	r0, r1, [sp]
  401936:	e9cd 8902 	strd	r8, r9, [sp, #8]
  40193a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  40193e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401942:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  401946:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40194a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  40194e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401952:	e9d7 0100 	ldrd	r0, r1, [r7]
  401956:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40195a:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40195e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401962:	4630      	mov	r0, r6
  401964:	4915      	ldr	r1, [pc, #84]	; (4019bc <UARTTXTask+0x214>)
  401966:	4652      	mov	r2, sl
  401968:	465b      	mov	r3, fp
  40196a:	4c15      	ldr	r4, [pc, #84]	; (4019c0 <UARTTXTask+0x218>)
  40196c:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);
		result = send_uart(uartBuf, strlen((char *)uartBuf));
  40196e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  401972:	4618      	mov	r0, r3
  401974:	4b13      	ldr	r3, [pc, #76]	; (4019c4 <UARTTXTask+0x21c>)
  401976:	4798      	blx	r3
  401978:	4603      	mov	r3, r0
  40197a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
  40197e:	4610      	mov	r0, r2
  401980:	4619      	mov	r1, r3
  401982:	4b11      	ldr	r3, [pc, #68]	; (4019c8 <UARTTXTask+0x220>)
  401984:	4798      	blx	r3
  401986:	4603      	mov	r3, r0
  401988:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  40198c:	f997 30de 	ldrsb.w	r3, [r7, #222]	; 0xde
  401990:	2b00      	cmp	r3, #0
  401992:	d003      	beq.n	40199c <UARTTXTask+0x1f4>
  401994:	2019      	movs	r0, #25
  401996:	4b0d      	ldr	r3, [pc, #52]	; (4019cc <UARTTXTask+0x224>)
  401998:	4798      	blx	r3
	}
  40199a:	e718      	b.n	4017ce <UARTTXTask+0x26>
  40199c:	e717      	b.n	4017ce <UARTTXTask+0x26>
  40199e:	bf00      	nop
  4019a0:	0040b00d 	.word	0x0040b00d
  4019a4:	20003fa0 	.word	0x20003fa0
  4019a8:	004065d9 	.word	0x004065d9
  4019ac:	20004060 	.word	0x20004060
  4019b0:	00406bf9 	.word	0x00406bf9
  4019b4:	20004014 	.word	0x20004014
  4019b8:	20004020 	.word	0x20004020
  4019bc:	00412d4c 	.word	0x00412d4c
  4019c0:	0040b1b1 	.word	0x0040b1b1
  4019c4:	0040b52d 	.word	0x0040b52d
  4019c8:	00401265 	.word	0x00401265
  4019cc:	004049f9 	.word	0x004049f9

004019d0 <UARTRXTask>:
}

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  4019d0:	b590      	push	{r4, r7, lr}
  4019d2:	b095      	sub	sp, #84	; 0x54
  4019d4:	af02      	add	r7, sp, #8
  4019d6:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	uint8_t receive;
	char buf_msg[50] = {0};
  4019d8:	f107 030c 	add.w	r3, r7, #12
  4019dc:	2200      	movs	r2, #0
  4019de:	601a      	str	r2, [r3, #0]
  4019e0:	3304      	adds	r3, #4
  4019e2:	2200      	movs	r2, #0
  4019e4:	601a      	str	r2, [r3, #0]
  4019e6:	3304      	adds	r3, #4
  4019e8:	2200      	movs	r2, #0
  4019ea:	601a      	str	r2, [r3, #0]
  4019ec:	3304      	adds	r3, #4
  4019ee:	2200      	movs	r2, #0
  4019f0:	601a      	str	r2, [r3, #0]
  4019f2:	3304      	adds	r3, #4
  4019f4:	2200      	movs	r2, #0
  4019f6:	601a      	str	r2, [r3, #0]
  4019f8:	3304      	adds	r3, #4
  4019fa:	2200      	movs	r2, #0
  4019fc:	601a      	str	r2, [r3, #0]
  4019fe:	3304      	adds	r3, #4
  401a00:	2200      	movs	r2, #0
  401a02:	601a      	str	r2, [r3, #0]
  401a04:	3304      	adds	r3, #4
  401a06:	2200      	movs	r2, #0
  401a08:	601a      	str	r2, [r3, #0]
  401a0a:	3304      	adds	r3, #4
  401a0c:	2200      	movs	r2, #0
  401a0e:	601a      	str	r2, [r3, #0]
  401a10:	3304      	adds	r3, #4
  401a12:	2200      	movs	r2, #0
  401a14:	601a      	str	r2, [r3, #0]
  401a16:	3304      	adds	r3, #4
  401a18:	2200      	movs	r2, #0
  401a1a:	601a      	str	r2, [r3, #0]
  401a1c:	3304      	adds	r3, #4
  401a1e:	2200      	movs	r2, #0
  401a20:	601a      	str	r2, [r3, #0]
  401a22:	3304      	adds	r3, #4
  401a24:	2200      	movs	r2, #0
  401a26:	801a      	strh	r2, [r3, #0]
  401a28:	3302      	adds	r3, #2
	uint32_t countChar = 0;
  401a2a:	2300      	movs	r3, #0
  401a2c:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  401a2e:	2300      	movs	r3, #0
  401a30:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate("TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  401a32:	4b1d      	ldr	r3, [pc, #116]	; (401aa8 <UARTRXTask+0xd8>)
  401a34:	9300      	str	r3, [sp, #0]
  401a36:	481d      	ldr	r0, [pc, #116]	; (401aac <UARTRXTask+0xdc>)
  401a38:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401a3c:	2200      	movs	r2, #0
  401a3e:	2300      	movs	r3, #0
  401a40:	4c1b      	ldr	r4, [pc, #108]	; (401ab0 <UARTRXTask+0xe0>)
  401a42:	47a0      	blx	r4
  401a44:	4602      	mov	r2, r0
  401a46:	4b1b      	ldr	r3, [pc, #108]	; (401ab4 <UARTRXTask+0xe4>)
  401a48:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = read_uart(&receive, sizeof(receive));
  401a4a:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  401a4e:	4618      	mov	r0, r3
  401a50:	2101      	movs	r1, #1
  401a52:	4b19      	ldr	r3, [pc, #100]	; (401ab8 <UARTRXTask+0xe8>)
  401a54:	4798      	blx	r3
  401a56:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  401a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401a5a:	2b01      	cmp	r3, #1
  401a5c:	d123      	bne.n	401aa6 <UARTRXTask+0xd6>
			//Enter is the end of message:
			if (receive == 13){
  401a5e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  401a62:	2b0d      	cmp	r3, #13
  401a64:	d10e      	bne.n	401a84 <UARTRXTask+0xb4>
				//checkMessage(buf_msg);
				receiveCMD(buf_msg);
  401a66:	f107 030c 	add.w	r3, r7, #12
  401a6a:	4618      	mov	r0, r3
  401a6c:	4b13      	ldr	r3, [pc, #76]	; (401abc <UARTRXTask+0xec>)
  401a6e:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  401a70:	f107 030c 	add.w	r3, r7, #12
  401a74:	4618      	mov	r0, r3
  401a76:	2100      	movs	r1, #0
  401a78:	2232      	movs	r2, #50	; 0x32
  401a7a:	4b11      	ldr	r3, [pc, #68]	; (401ac0 <UARTRXTask+0xf0>)
  401a7c:	4798      	blx	r3
				countChar = 0;
  401a7e:	2300      	movs	r3, #0
  401a80:	647b      	str	r3, [r7, #68]	; 0x44
  401a82:	e010      	b.n	401aa6 <UARTRXTask+0xd6>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  401a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401a86:	1c5a      	adds	r2, r3, #1
  401a88:	647a      	str	r2, [r7, #68]	; 0x44
  401a8a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  401a8e:	f107 0148 	add.w	r1, r7, #72	; 0x48
  401a92:	440b      	add	r3, r1
  401a94:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  401a98:	f107 020c 	add.w	r2, r7, #12
  401a9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401a9e:	4413      	add	r3, r2
  401aa0:	2200      	movs	r2, #0
  401aa2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  401aa4:	e7d1      	b.n	401a4a <UARTRXTask+0x7a>
  401aa6:	e7d0      	b.n	401a4a <UARTRXTask+0x7a>
  401aa8:	00401645 	.word	0x00401645
  401aac:	00412d88 	.word	0x00412d88
  401ab0:	00407a1d 	.word	0x00407a1d
  401ab4:	20003f9c 	.word	0x20003f9c
  401ab8:	004012a1 	.word	0x004012a1
  401abc:	00400275 	.word	0x00400275
  401ac0:	0040b00d 	.word	0x0040b00d

00401ac4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401ac4:	b580      	push	{r7, lr}
  401ac6:	b082      	sub	sp, #8
  401ac8:	af00      	add	r7, sp, #0
  401aca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401acc:	687b      	ldr	r3, [r7, #4]
  401ace:	2b07      	cmp	r3, #7
  401ad0:	d830      	bhi.n	401b34 <osc_enable+0x70>
  401ad2:	a201      	add	r2, pc, #4	; (adr r2, 401ad8 <osc_enable+0x14>)
  401ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ad8:	00401b35 	.word	0x00401b35
  401adc:	00401af9 	.word	0x00401af9
  401ae0:	00401b01 	.word	0x00401b01
  401ae4:	00401b09 	.word	0x00401b09
  401ae8:	00401b11 	.word	0x00401b11
  401aec:	00401b19 	.word	0x00401b19
  401af0:	00401b21 	.word	0x00401b21
  401af4:	00401b2b 	.word	0x00401b2b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401af8:	2000      	movs	r0, #0
  401afa:	4b10      	ldr	r3, [pc, #64]	; (401b3c <osc_enable+0x78>)
  401afc:	4798      	blx	r3
		break;
  401afe:	e019      	b.n	401b34 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401b00:	2001      	movs	r0, #1
  401b02:	4b0e      	ldr	r3, [pc, #56]	; (401b3c <osc_enable+0x78>)
  401b04:	4798      	blx	r3
		break;
  401b06:	e015      	b.n	401b34 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401b08:	2000      	movs	r0, #0
  401b0a:	4b0d      	ldr	r3, [pc, #52]	; (401b40 <osc_enable+0x7c>)
  401b0c:	4798      	blx	r3
		break;
  401b0e:	e011      	b.n	401b34 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401b10:	2010      	movs	r0, #16
  401b12:	4b0b      	ldr	r3, [pc, #44]	; (401b40 <osc_enable+0x7c>)
  401b14:	4798      	blx	r3
		break;
  401b16:	e00d      	b.n	401b34 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401b18:	2020      	movs	r0, #32
  401b1a:	4b09      	ldr	r3, [pc, #36]	; (401b40 <osc_enable+0x7c>)
  401b1c:	4798      	blx	r3
		break;
  401b1e:	e009      	b.n	401b34 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b20:	2000      	movs	r0, #0
  401b22:	213e      	movs	r1, #62	; 0x3e
  401b24:	4b07      	ldr	r3, [pc, #28]	; (401b44 <osc_enable+0x80>)
  401b26:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401b28:	e004      	b.n	401b34 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401b2a:	2001      	movs	r0, #1
  401b2c:	213e      	movs	r1, #62	; 0x3e
  401b2e:	4b05      	ldr	r3, [pc, #20]	; (401b44 <osc_enable+0x80>)
  401b30:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401b32:	bf00      	nop
	}
}
  401b34:	3708      	adds	r7, #8
  401b36:	46bd      	mov	sp, r7
  401b38:	bd80      	pop	{r7, pc}
  401b3a:	bf00      	nop
  401b3c:	00404f35 	.word	0x00404f35
  401b40:	00404fa1 	.word	0x00404fa1
  401b44:	00405011 	.word	0x00405011

00401b48 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  401b48:	b580      	push	{r7, lr}
  401b4a:	b082      	sub	sp, #8
  401b4c:	af00      	add	r7, sp, #0
  401b4e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b50:	687b      	ldr	r3, [r7, #4]
  401b52:	2b07      	cmp	r3, #7
  401b54:	d826      	bhi.n	401ba4 <osc_is_ready+0x5c>
  401b56:	a201      	add	r2, pc, #4	; (adr r2, 401b5c <osc_is_ready+0x14>)
  401b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b5c:	00401b7d 	.word	0x00401b7d
  401b60:	00401b81 	.word	0x00401b81
  401b64:	00401b81 	.word	0x00401b81
  401b68:	00401b93 	.word	0x00401b93
  401b6c:	00401b93 	.word	0x00401b93
  401b70:	00401b93 	.word	0x00401b93
  401b74:	00401b93 	.word	0x00401b93
  401b78:	00401b93 	.word	0x00401b93
	case OSC_SLCK_32K_RC:
		return 1;
  401b7c:	2301      	movs	r3, #1
  401b7e:	e012      	b.n	401ba6 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401b80:	4b0b      	ldr	r3, [pc, #44]	; (401bb0 <osc_is_ready+0x68>)
  401b82:	4798      	blx	r3
  401b84:	4603      	mov	r3, r0
  401b86:	2b00      	cmp	r3, #0
  401b88:	bf0c      	ite	eq
  401b8a:	2300      	moveq	r3, #0
  401b8c:	2301      	movne	r3, #1
  401b8e:	b2db      	uxtb	r3, r3
  401b90:	e009      	b.n	401ba6 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401b92:	4b08      	ldr	r3, [pc, #32]	; (401bb4 <osc_is_ready+0x6c>)
  401b94:	4798      	blx	r3
  401b96:	4603      	mov	r3, r0
  401b98:	2b00      	cmp	r3, #0
  401b9a:	bf0c      	ite	eq
  401b9c:	2300      	moveq	r3, #0
  401b9e:	2301      	movne	r3, #1
  401ba0:	b2db      	uxtb	r3, r3
  401ba2:	e000      	b.n	401ba6 <osc_is_ready+0x5e>
	}

	return 0;
  401ba4:	2300      	movs	r3, #0
}
  401ba6:	4618      	mov	r0, r3
  401ba8:	3708      	adds	r7, #8
  401baa:	46bd      	mov	sp, r7
  401bac:	bd80      	pop	{r7, pc}
  401bae:	bf00      	nop
  401bb0:	00404f6d 	.word	0x00404f6d
  401bb4:	00405089 	.word	0x00405089

00401bb8 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401bb8:	b480      	push	{r7}
  401bba:	b083      	sub	sp, #12
  401bbc:	af00      	add	r7, sp, #0
  401bbe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bc0:	687b      	ldr	r3, [r7, #4]
  401bc2:	2b07      	cmp	r3, #7
  401bc4:	d825      	bhi.n	401c12 <osc_get_rate+0x5a>
  401bc6:	a201      	add	r2, pc, #4	; (adr r2, 401bcc <osc_get_rate+0x14>)
  401bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bcc:	00401bed 	.word	0x00401bed
  401bd0:	00401bf3 	.word	0x00401bf3
  401bd4:	00401bf9 	.word	0x00401bf9
  401bd8:	00401bff 	.word	0x00401bff
  401bdc:	00401c03 	.word	0x00401c03
  401be0:	00401c07 	.word	0x00401c07
  401be4:	00401c0b 	.word	0x00401c0b
  401be8:	00401c0f 	.word	0x00401c0f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401bec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401bf0:	e010      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401bf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bf6:	e00d      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401bf8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bfc:	e00a      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401bfe:	4b08      	ldr	r3, [pc, #32]	; (401c20 <osc_get_rate+0x68>)
  401c00:	e008      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401c02:	4b08      	ldr	r3, [pc, #32]	; (401c24 <osc_get_rate+0x6c>)
  401c04:	e006      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401c06:	4b08      	ldr	r3, [pc, #32]	; (401c28 <osc_get_rate+0x70>)
  401c08:	e004      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401c0a:	4b07      	ldr	r3, [pc, #28]	; (401c28 <osc_get_rate+0x70>)
  401c0c:	e002      	b.n	401c14 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401c0e:	4b06      	ldr	r3, [pc, #24]	; (401c28 <osc_get_rate+0x70>)
  401c10:	e000      	b.n	401c14 <osc_get_rate+0x5c>
	}

	return 0;
  401c12:	2300      	movs	r3, #0
}
  401c14:	4618      	mov	r0, r3
  401c16:	370c      	adds	r7, #12
  401c18:	46bd      	mov	sp, r7
  401c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c1e:	4770      	bx	lr
  401c20:	003d0900 	.word	0x003d0900
  401c24:	007a1200 	.word	0x007a1200
  401c28:	00b71b00 	.word	0x00b71b00

00401c2c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401c2c:	b580      	push	{r7, lr}
  401c2e:	b082      	sub	sp, #8
  401c30:	af00      	add	r7, sp, #0
  401c32:	4603      	mov	r3, r0
  401c34:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401c36:	bf00      	nop
  401c38:	79fb      	ldrb	r3, [r7, #7]
  401c3a:	4618      	mov	r0, r3
  401c3c:	4b05      	ldr	r3, [pc, #20]	; (401c54 <osc_wait_ready+0x28>)
  401c3e:	4798      	blx	r3
  401c40:	4603      	mov	r3, r0
  401c42:	f083 0301 	eor.w	r3, r3, #1
  401c46:	b2db      	uxtb	r3, r3
  401c48:	2b00      	cmp	r3, #0
  401c4a:	d1f5      	bne.n	401c38 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401c4c:	3708      	adds	r7, #8
  401c4e:	46bd      	mov	sp, r7
  401c50:	bd80      	pop	{r7, pc}
  401c52:	bf00      	nop
  401c54:	00401b49 	.word	0x00401b49

00401c58 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401c58:	b580      	push	{r7, lr}
  401c5a:	b086      	sub	sp, #24
  401c5c:	af00      	add	r7, sp, #0
  401c5e:	60f8      	str	r0, [r7, #12]
  401c60:	607a      	str	r2, [r7, #4]
  401c62:	603b      	str	r3, [r7, #0]
  401c64:	460b      	mov	r3, r1
  401c66:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401c68:	7afb      	ldrb	r3, [r7, #11]
  401c6a:	4618      	mov	r0, r3
  401c6c:	4b0d      	ldr	r3, [pc, #52]	; (401ca4 <pll_config_init+0x4c>)
  401c6e:	4798      	blx	r3
  401c70:	4602      	mov	r2, r0
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	fbb2 f3f3 	udiv	r3, r2, r3
  401c78:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401c7a:	697b      	ldr	r3, [r7, #20]
  401c7c:	683a      	ldr	r2, [r7, #0]
  401c7e:	fb02 f303 	mul.w	r3, r2, r3
  401c82:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401c84:	683b      	ldr	r3, [r7, #0]
  401c86:	3b01      	subs	r3, #1
  401c88:	041a      	lsls	r2, r3, #16
  401c8a:	4b07      	ldr	r3, [pc, #28]	; (401ca8 <pll_config_init+0x50>)
  401c8c:	4013      	ands	r3, r2
  401c8e:	687a      	ldr	r2, [r7, #4]
  401c90:	b2d2      	uxtb	r2, r2
  401c92:	4313      	orrs	r3, r2
  401c94:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401c98:	68fb      	ldr	r3, [r7, #12]
  401c9a:	601a      	str	r2, [r3, #0]
}
  401c9c:	3718      	adds	r7, #24
  401c9e:	46bd      	mov	sp, r7
  401ca0:	bd80      	pop	{r7, pc}
  401ca2:	bf00      	nop
  401ca4:	00401bb9 	.word	0x00401bb9
  401ca8:	07ff0000 	.word	0x07ff0000

00401cac <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401cac:	b580      	push	{r7, lr}
  401cae:	b082      	sub	sp, #8
  401cb0:	af00      	add	r7, sp, #0
  401cb2:	6078      	str	r0, [r7, #4]
  401cb4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401cb6:	683b      	ldr	r3, [r7, #0]
  401cb8:	2b00      	cmp	r3, #0
  401cba:	d107      	bne.n	401ccc <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  401cbc:	4b05      	ldr	r3, [pc, #20]	; (401cd4 <pll_enable+0x28>)
  401cbe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401cc0:	4b05      	ldr	r3, [pc, #20]	; (401cd8 <pll_enable+0x2c>)
  401cc2:	687a      	ldr	r2, [r7, #4]
  401cc4:	6812      	ldr	r2, [r2, #0]
  401cc6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401cca:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  401ccc:	3708      	adds	r7, #8
  401cce:	46bd      	mov	sp, r7
  401cd0:	bd80      	pop	{r7, pc}
  401cd2:	bf00      	nop
  401cd4:	004050a5 	.word	0x004050a5
  401cd8:	400e0400 	.word	0x400e0400

00401cdc <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401cdc:	b580      	push	{r7, lr}
  401cde:	b082      	sub	sp, #8
  401ce0:	af00      	add	r7, sp, #0
  401ce2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	2b00      	cmp	r3, #0
  401ce8:	d103      	bne.n	401cf2 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  401cea:	4b04      	ldr	r3, [pc, #16]	; (401cfc <pll_is_locked+0x20>)
  401cec:	4798      	blx	r3
  401cee:	4603      	mov	r3, r0
  401cf0:	e000      	b.n	401cf4 <pll_is_locked+0x18>
	}
	else {
		return 0;
  401cf2:	2300      	movs	r3, #0
	}
}
  401cf4:	4618      	mov	r0, r3
  401cf6:	3708      	adds	r7, #8
  401cf8:	46bd      	mov	sp, r7
  401cfa:	bd80      	pop	{r7, pc}
  401cfc:	004050bd 	.word	0x004050bd

00401d00 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401d00:	b580      	push	{r7, lr}
  401d02:	b082      	sub	sp, #8
  401d04:	af00      	add	r7, sp, #0
  401d06:	4603      	mov	r3, r0
  401d08:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401d0a:	79fb      	ldrb	r3, [r7, #7]
  401d0c:	3b03      	subs	r3, #3
  401d0e:	2b04      	cmp	r3, #4
  401d10:	d808      	bhi.n	401d24 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401d12:	79fb      	ldrb	r3, [r7, #7]
  401d14:	4618      	mov	r0, r3
  401d16:	4b05      	ldr	r3, [pc, #20]	; (401d2c <pll_enable_source+0x2c>)
  401d18:	4798      	blx	r3
		osc_wait_ready(e_src);
  401d1a:	79fb      	ldrb	r3, [r7, #7]
  401d1c:	4618      	mov	r0, r3
  401d1e:	4b04      	ldr	r3, [pc, #16]	; (401d30 <pll_enable_source+0x30>)
  401d20:	4798      	blx	r3
		break;
  401d22:	e000      	b.n	401d26 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401d24:	bf00      	nop
	}
}
  401d26:	3708      	adds	r7, #8
  401d28:	46bd      	mov	sp, r7
  401d2a:	bd80      	pop	{r7, pc}
  401d2c:	00401ac5 	.word	0x00401ac5
  401d30:	00401c2d 	.word	0x00401c2d

00401d34 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401d34:	b580      	push	{r7, lr}
  401d36:	b082      	sub	sp, #8
  401d38:	af00      	add	r7, sp, #0
  401d3a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401d3c:	bf00      	nop
  401d3e:	6878      	ldr	r0, [r7, #4]
  401d40:	4b04      	ldr	r3, [pc, #16]	; (401d54 <pll_wait_for_lock+0x20>)
  401d42:	4798      	blx	r3
  401d44:	4603      	mov	r3, r0
  401d46:	2b00      	cmp	r3, #0
  401d48:	d0f9      	beq.n	401d3e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401d4a:	2300      	movs	r3, #0
}
  401d4c:	4618      	mov	r0, r3
  401d4e:	3708      	adds	r7, #8
  401d50:	46bd      	mov	sp, r7
  401d52:	bd80      	pop	{r7, pc}
  401d54:	00401cdd 	.word	0x00401cdd

00401d58 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401d58:	b580      	push	{r7, lr}
  401d5a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401d5c:	2006      	movs	r0, #6
  401d5e:	4b03      	ldr	r3, [pc, #12]	; (401d6c <sysclk_get_main_hz+0x14>)
  401d60:	4798      	blx	r3
  401d62:	4603      	mov	r3, r0
  401d64:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401d66:	4618      	mov	r0, r3
  401d68:	bd80      	pop	{r7, pc}
  401d6a:	bf00      	nop
  401d6c:	00401bb9 	.word	0x00401bb9

00401d70 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401d70:	b580      	push	{r7, lr}
  401d72:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401d74:	4b02      	ldr	r3, [pc, #8]	; (401d80 <sysclk_get_cpu_hz+0x10>)
  401d76:	4798      	blx	r3
  401d78:	4603      	mov	r3, r0
  401d7a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401d7c:	4618      	mov	r0, r3
  401d7e:	bd80      	pop	{r7, pc}
  401d80:	00401d59 	.word	0x00401d59

00401d84 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401d84:	b590      	push	{r4, r7, lr}
  401d86:	b083      	sub	sp, #12
  401d88:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401d8a:	4811      	ldr	r0, [pc, #68]	; (401dd0 <sysclk_init+0x4c>)
  401d8c:	4b11      	ldr	r3, [pc, #68]	; (401dd4 <sysclk_init+0x50>)
  401d8e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401d90:	2006      	movs	r0, #6
  401d92:	4b11      	ldr	r3, [pc, #68]	; (401dd8 <sysclk_init+0x54>)
  401d94:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401d96:	1d3b      	adds	r3, r7, #4
  401d98:	4618      	mov	r0, r3
  401d9a:	2106      	movs	r1, #6
  401d9c:	2201      	movs	r2, #1
  401d9e:	2308      	movs	r3, #8
  401da0:	4c0e      	ldr	r4, [pc, #56]	; (401ddc <sysclk_init+0x58>)
  401da2:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401da4:	1d3b      	adds	r3, r7, #4
  401da6:	4618      	mov	r0, r3
  401da8:	2100      	movs	r1, #0
  401daa:	4b0d      	ldr	r3, [pc, #52]	; (401de0 <sysclk_init+0x5c>)
  401dac:	4798      	blx	r3
		pll_wait_for_lock(0);
  401dae:	2000      	movs	r0, #0
  401db0:	4b0c      	ldr	r3, [pc, #48]	; (401de4 <sysclk_init+0x60>)
  401db2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401db4:	2010      	movs	r0, #16
  401db6:	4b0c      	ldr	r3, [pc, #48]	; (401de8 <sysclk_init+0x64>)
  401db8:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401dba:	4b0c      	ldr	r3, [pc, #48]	; (401dec <sysclk_init+0x68>)
  401dbc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401dbe:	4b0c      	ldr	r3, [pc, #48]	; (401df0 <sysclk_init+0x6c>)
  401dc0:	4798      	blx	r3
  401dc2:	4603      	mov	r3, r0
  401dc4:	4618      	mov	r0, r3
  401dc6:	4b03      	ldr	r3, [pc, #12]	; (401dd4 <sysclk_init+0x50>)
  401dc8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401dca:	370c      	adds	r7, #12
  401dcc:	46bd      	mov	sp, r7
  401dce:	bd90      	pop	{r4, r7, pc}
  401dd0:	02dc6c00 	.word	0x02dc6c00
  401dd4:	200000c5 	.word	0x200000c5
  401dd8:	00401d01 	.word	0x00401d01
  401ddc:	00401c59 	.word	0x00401c59
  401de0:	00401cad 	.word	0x00401cad
  401de4:	00401d35 	.word	0x00401d35
  401de8:	00404eb1 	.word	0x00404eb1
  401dec:	004058c5 	.word	0x004058c5
  401df0:	00401d71 	.word	0x00401d71

00401df4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401df4:	b480      	push	{r7}
  401df6:	b083      	sub	sp, #12
  401df8:	af00      	add	r7, sp, #0
  401dfa:	4603      	mov	r3, r0
  401dfc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401dfe:	4b08      	ldr	r3, [pc, #32]	; (401e20 <NVIC_EnableIRQ+0x2c>)
  401e00:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401e04:	0952      	lsrs	r2, r2, #5
  401e06:	79f9      	ldrb	r1, [r7, #7]
  401e08:	f001 011f 	and.w	r1, r1, #31
  401e0c:	2001      	movs	r0, #1
  401e0e:	fa00 f101 	lsl.w	r1, r0, r1
  401e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401e16:	370c      	adds	r7, #12
  401e18:	46bd      	mov	sp, r7
  401e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e1e:	4770      	bx	lr
  401e20:	e000e100 	.word	0xe000e100

00401e24 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401e24:	b480      	push	{r7}
  401e26:	b083      	sub	sp, #12
  401e28:	af00      	add	r7, sp, #0
  401e2a:	4603      	mov	r3, r0
  401e2c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401e2e:	4b09      	ldr	r3, [pc, #36]	; (401e54 <NVIC_ClearPendingIRQ+0x30>)
  401e30:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401e34:	0952      	lsrs	r2, r2, #5
  401e36:	79f9      	ldrb	r1, [r7, #7]
  401e38:	f001 011f 	and.w	r1, r1, #31
  401e3c:	2001      	movs	r0, #1
  401e3e:	fa00 f101 	lsl.w	r1, r0, r1
  401e42:	3260      	adds	r2, #96	; 0x60
  401e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401e48:	370c      	adds	r7, #12
  401e4a:	46bd      	mov	sp, r7
  401e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e50:	4770      	bx	lr
  401e52:	bf00      	nop
  401e54:	e000e100 	.word	0xe000e100

00401e58 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401e58:	b480      	push	{r7}
  401e5a:	b083      	sub	sp, #12
  401e5c:	af00      	add	r7, sp, #0
  401e5e:	4603      	mov	r3, r0
  401e60:	6039      	str	r1, [r7, #0]
  401e62:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e68:	2b00      	cmp	r3, #0
  401e6a:	da0b      	bge.n	401e84 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401e6c:	490d      	ldr	r1, [pc, #52]	; (401ea4 <NVIC_SetPriority+0x4c>)
  401e6e:	79fb      	ldrb	r3, [r7, #7]
  401e70:	f003 030f 	and.w	r3, r3, #15
  401e74:	3b04      	subs	r3, #4
  401e76:	683a      	ldr	r2, [r7, #0]
  401e78:	b2d2      	uxtb	r2, r2
  401e7a:	0112      	lsls	r2, r2, #4
  401e7c:	b2d2      	uxtb	r2, r2
  401e7e:	440b      	add	r3, r1
  401e80:	761a      	strb	r2, [r3, #24]
  401e82:	e009      	b.n	401e98 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401e84:	4908      	ldr	r1, [pc, #32]	; (401ea8 <NVIC_SetPriority+0x50>)
  401e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e8a:	683a      	ldr	r2, [r7, #0]
  401e8c:	b2d2      	uxtb	r2, r2
  401e8e:	0112      	lsls	r2, r2, #4
  401e90:	b2d2      	uxtb	r2, r2
  401e92:	440b      	add	r3, r1
  401e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401e98:	370c      	adds	r7, #12
  401e9a:	46bd      	mov	sp, r7
  401e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ea0:	4770      	bx	lr
  401ea2:	bf00      	nop
  401ea4:	e000ed00 	.word	0xe000ed00
  401ea8:	e000e100 	.word	0xe000e100

00401eac <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  401eac:	b480      	push	{r7}
  401eae:	b087      	sub	sp, #28
  401eb0:	af00      	add	r7, sp, #0
  401eb2:	60f8      	str	r0, [r7, #12]
  401eb4:	60b9      	str	r1, [r7, #8]
  401eb6:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  401eb8:	2300      	movs	r3, #0
  401eba:	617b      	str	r3, [r7, #20]
  401ebc:	e00b      	b.n	401ed6 <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  401ebe:	697b      	ldr	r3, [r7, #20]
  401ec0:	011b      	lsls	r3, r3, #4
  401ec2:	68fa      	ldr	r2, [r7, #12]
  401ec4:	4413      	add	r3, r2
  401ec6:	681a      	ldr	r2, [r3, #0]
  401ec8:	687b      	ldr	r3, [r7, #4]
  401eca:	429a      	cmp	r2, r3
  401ecc:	d100      	bne.n	401ed0 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  401ece:	e006      	b.n	401ede <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  401ed0:	697b      	ldr	r3, [r7, #20]
  401ed2:	3301      	adds	r3, #1
  401ed4:	617b      	str	r3, [r7, #20]
  401ed6:	697a      	ldr	r2, [r7, #20]
  401ed8:	68bb      	ldr	r3, [r7, #8]
  401eda:	429a      	cmp	r2, r3
  401edc:	d3ef      	bcc.n	401ebe <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  401ede:	697b      	ldr	r3, [r7, #20]
}
  401ee0:	4618      	mov	r0, r3
  401ee2:	371c      	adds	r7, #28
  401ee4:	46bd      	mov	sp, r7
  401ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eea:	4770      	bx	lr

00401eec <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  401eec:	b480      	push	{r7}
  401eee:	b087      	sub	sp, #28
  401ef0:	af00      	add	r7, sp, #0
  401ef2:	4603      	mov	r3, r0
  401ef4:	60b9      	str	r1, [r7, #8]
  401ef6:	607a      	str	r2, [r7, #4]
  401ef8:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  401efa:	2300      	movs	r3, #0
  401efc:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401efe:	2300      	movs	r3, #0
  401f00:	613b      	str	r3, [r7, #16]
  401f02:	e00c      	b.n	401f1e <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  401f04:	693b      	ldr	r3, [r7, #16]
  401f06:	68ba      	ldr	r2, [r7, #8]
  401f08:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  401f0a:	781b      	ldrb	r3, [r3, #0]
  401f0c:	7bfa      	ldrb	r2, [r7, #15]
  401f0e:	429a      	cmp	r2, r3
  401f10:	d102      	bne.n	401f18 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  401f12:	2301      	movs	r3, #1
  401f14:	75fb      	strb	r3, [r7, #23]
			break;
  401f16:	e006      	b.n	401f26 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  401f18:	693b      	ldr	r3, [r7, #16]
  401f1a:	3301      	adds	r3, #1
  401f1c:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401f1e:	693a      	ldr	r2, [r7, #16]
  401f20:	687b      	ldr	r3, [r7, #4]
  401f22:	429a      	cmp	r2, r3
  401f24:	dbee      	blt.n	401f04 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  401f26:	7dfb      	ldrb	r3, [r7, #23]
}
  401f28:	4618      	mov	r0, r3
  401f2a:	371c      	adds	r7, #28
  401f2c:	46bd      	mov	sp, r7
  401f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f32:	4770      	bx	lr

00401f34 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  401f34:	b590      	push	{r4, r7, lr}
  401f36:	b085      	sub	sp, #20
  401f38:	af00      	add	r7, sp, #0
  401f3a:	4603      	mov	r3, r0
  401f3c:	60b9      	str	r1, [r7, #8]
  401f3e:	607a      	str	r2, [r7, #4]
  401f40:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  401f42:	7bfb      	ldrb	r3, [r7, #15]
  401f44:	f003 0301 	and.w	r3, r3, #1
  401f48:	2b00      	cmp	r3, #0
  401f4a:	d00d      	beq.n	401f68 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  401f4c:	2001      	movs	r0, #1
  401f4e:	4b36      	ldr	r3, [pc, #216]	; (402028 <create_peripheral_control_semaphores+0xf4>)
  401f50:	4798      	blx	r3
  401f52:	4602      	mov	r2, r0
  401f54:	68bb      	ldr	r3, [r7, #8]
  401f56:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  401f58:	68bb      	ldr	r3, [r7, #8]
  401f5a:	685b      	ldr	r3, [r3, #4]
  401f5c:	2b00      	cmp	r3, #0
  401f5e:	d103      	bne.n	401f68 <create_peripheral_control_semaphores+0x34>
  401f60:	4b32      	ldr	r3, [pc, #200]	; (40202c <create_peripheral_control_semaphores+0xf8>)
  401f62:	4798      	blx	r3
  401f64:	bf00      	nop
  401f66:	e7fd      	b.n	401f64 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  401f68:	7bfb      	ldrb	r3, [r7, #15]
  401f6a:	f003 0304 	and.w	r3, r3, #4
  401f6e:	2b00      	cmp	r3, #0
  401f70:	d024      	beq.n	401fbc <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  401f72:	2001      	movs	r0, #1
  401f74:	2100      	movs	r1, #0
  401f76:	2203      	movs	r2, #3
  401f78:	4b2d      	ldr	r3, [pc, #180]	; (402030 <create_peripheral_control_semaphores+0xfc>)
  401f7a:	4798      	blx	r3
  401f7c:	4602      	mov	r2, r0
  401f7e:	68bb      	ldr	r3, [r7, #8]
  401f80:	601a      	str	r2, [r3, #0]
  401f82:	68bb      	ldr	r3, [r7, #8]
  401f84:	681b      	ldr	r3, [r3, #0]
  401f86:	2b00      	cmp	r3, #0
  401f88:	d007      	beq.n	401f9a <create_peripheral_control_semaphores+0x66>
  401f8a:	68bb      	ldr	r3, [r7, #8]
  401f8c:	681b      	ldr	r3, [r3, #0]
  401f8e:	4618      	mov	r0, r3
  401f90:	2100      	movs	r1, #0
  401f92:	2200      	movs	r2, #0
  401f94:	2300      	movs	r3, #0
  401f96:	4c27      	ldr	r4, [pc, #156]	; (402034 <create_peripheral_control_semaphores+0x100>)
  401f98:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  401f9a:	68bb      	ldr	r3, [r7, #8]
  401f9c:	681b      	ldr	r3, [r3, #0]
  401f9e:	2b00      	cmp	r3, #0
  401fa0:	d103      	bne.n	401faa <create_peripheral_control_semaphores+0x76>
  401fa2:	4b22      	ldr	r3, [pc, #136]	; (40202c <create_peripheral_control_semaphores+0xf8>)
  401fa4:	4798      	blx	r3
  401fa6:	bf00      	nop
  401fa8:	e7fd      	b.n	401fa6 <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  401faa:	68bb      	ldr	r3, [r7, #8]
  401fac:	681b      	ldr	r3, [r3, #0]
  401fae:	4618      	mov	r0, r3
  401fb0:	2100      	movs	r1, #0
  401fb2:	2200      	movs	r2, #0
  401fb4:	2300      	movs	r3, #0
  401fb6:	4c20      	ldr	r4, [pc, #128]	; (402038 <create_peripheral_control_semaphores+0x104>)
  401fb8:	47a0      	blx	r4
  401fba:	e002      	b.n	401fc2 <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  401fbc:	68bb      	ldr	r3, [r7, #8]
  401fbe:	2200      	movs	r2, #0
  401fc0:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  401fc2:	7bfb      	ldrb	r3, [r7, #15]
  401fc4:	f003 0308 	and.w	r3, r3, #8
  401fc8:	2b00      	cmp	r3, #0
  401fca:	d027      	beq.n	40201c <create_peripheral_control_semaphores+0xe8>
  401fcc:	687b      	ldr	r3, [r7, #4]
  401fce:	2b00      	cmp	r3, #0
  401fd0:	d024      	beq.n	40201c <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  401fd2:	2001      	movs	r0, #1
  401fd4:	2100      	movs	r1, #0
  401fd6:	2203      	movs	r2, #3
  401fd8:	4b15      	ldr	r3, [pc, #84]	; (402030 <create_peripheral_control_semaphores+0xfc>)
  401fda:	4798      	blx	r3
  401fdc:	4602      	mov	r2, r0
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	601a      	str	r2, [r3, #0]
  401fe2:	687b      	ldr	r3, [r7, #4]
  401fe4:	681b      	ldr	r3, [r3, #0]
  401fe6:	2b00      	cmp	r3, #0
  401fe8:	d007      	beq.n	401ffa <create_peripheral_control_semaphores+0xc6>
  401fea:	687b      	ldr	r3, [r7, #4]
  401fec:	681b      	ldr	r3, [r3, #0]
  401fee:	4618      	mov	r0, r3
  401ff0:	2100      	movs	r1, #0
  401ff2:	2200      	movs	r2, #0
  401ff4:	2300      	movs	r3, #0
  401ff6:	4c0f      	ldr	r4, [pc, #60]	; (402034 <create_peripheral_control_semaphores+0x100>)
  401ff8:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  401ffa:	687b      	ldr	r3, [r7, #4]
  401ffc:	681b      	ldr	r3, [r3, #0]
  401ffe:	2b00      	cmp	r3, #0
  402000:	d103      	bne.n	40200a <create_peripheral_control_semaphores+0xd6>
  402002:	4b0a      	ldr	r3, [pc, #40]	; (40202c <create_peripheral_control_semaphores+0xf8>)
  402004:	4798      	blx	r3
  402006:	bf00      	nop
  402008:	e7fd      	b.n	402006 <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	681b      	ldr	r3, [r3, #0]
  40200e:	4618      	mov	r0, r3
  402010:	2100      	movs	r1, #0
  402012:	2200      	movs	r2, #0
  402014:	2300      	movs	r3, #0
  402016:	4c08      	ldr	r4, [pc, #32]	; (402038 <create_peripheral_control_semaphores+0x104>)
  402018:	47a0      	blx	r4
  40201a:	e002      	b.n	402022 <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  40201c:	687b      	ldr	r3, [r7, #4]
  40201e:	2200      	movs	r2, #0
  402020:	601a      	str	r2, [r3, #0]
	}
}
  402022:	3714      	adds	r7, #20
  402024:	46bd      	mov	sp, r7
  402026:	bd90      	pop	{r4, r7, pc}
  402028:	004062c5 	.word	0x004062c5
  40202c:	00405e15 	.word	0x00405e15
  402030:	0040622d 	.word	0x0040622d
  402034:	004063ad 	.word	0x004063ad
  402038:	004065d9 	.word	0x004065d9

0040203c <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  40203c:	b580      	push	{r7, lr}
  40203e:	b082      	sub	sp, #8
  402040:	af00      	add	r7, sp, #0
  402042:	4603      	mov	r3, r0
  402044:	6039      	str	r1, [r7, #0]
  402046:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  402048:	683b      	ldr	r3, [r7, #0]
  40204a:	2b0f      	cmp	r3, #15
  40204c:	d903      	bls.n	402056 <configure_interrupt_controller+0x1a>
  40204e:	4b0f      	ldr	r3, [pc, #60]	; (40208c <configure_interrupt_controller+0x50>)
  402050:	4798      	blx	r3
  402052:	bf00      	nop
  402054:	e7fd      	b.n	402052 <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  402056:	683b      	ldr	r3, [r7, #0]
  402058:	2b09      	cmp	r3, #9
  40205a:	d803      	bhi.n	402064 <configure_interrupt_controller+0x28>
  40205c:	4b0b      	ldr	r3, [pc, #44]	; (40208c <configure_interrupt_controller+0x50>)
  40205e:	4798      	blx	r3
  402060:	bf00      	nop
  402062:	e7fd      	b.n	402060 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  402064:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402068:	4618      	mov	r0, r3
  40206a:	4b09      	ldr	r3, [pc, #36]	; (402090 <configure_interrupt_controller+0x54>)
  40206c:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  40206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402072:	4618      	mov	r0, r3
  402074:	6839      	ldr	r1, [r7, #0]
  402076:	4b07      	ldr	r3, [pc, #28]	; (402094 <configure_interrupt_controller+0x58>)
  402078:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  40207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40207e:	4618      	mov	r0, r3
  402080:	4b05      	ldr	r3, [pc, #20]	; (402098 <configure_interrupt_controller+0x5c>)
  402082:	4798      	blx	r3
}
  402084:	3708      	adds	r7, #8
  402086:	46bd      	mov	sp, r7
  402088:	bd80      	pop	{r7, pc}
  40208a:	bf00      	nop
  40208c:	00405e15 	.word	0x00405e15
  402090:	00401e25 	.word	0x00401e25
  402094:	00401e59 	.word	0x00401e59
  402098:	00401df5 	.word	0x00401df5

0040209c <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  40209c:	b590      	push	{r4, r7, lr}
  40209e:	b087      	sub	sp, #28
  4020a0:	af00      	add	r7, sp, #0
  4020a2:	60f8      	str	r0, [r7, #12]
  4020a4:	60b9      	str	r1, [r7, #8]
  4020a6:	607a      	str	r2, [r7, #4]
  4020a8:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  4020aa:	68fb      	ldr	r3, [r7, #12]
  4020ac:	699b      	ldr	r3, [r3, #24]
  4020ae:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  4020b0:	68ba      	ldr	r2, [r7, #8]
  4020b2:	693b      	ldr	r3, [r7, #16]
  4020b4:	429a      	cmp	r2, r3
  4020b6:	d10c      	bne.n	4020d2 <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  4020b8:	68fb      	ldr	r3, [r7, #12]
  4020ba:	68db      	ldr	r3, [r3, #12]
  4020bc:	2b00      	cmp	r3, #0
  4020be:	d105      	bne.n	4020cc <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  4020c0:	68fb      	ldr	r3, [r7, #12]
  4020c2:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  4020c4:	693b      	ldr	r3, [r7, #16]
  4020c6:	1ad3      	subs	r3, r2, r3
  4020c8:	617b      	str	r3, [r7, #20]
  4020ca:	e010      	b.n	4020ee <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  4020cc:	2300      	movs	r3, #0
  4020ce:	617b      	str	r3, [r7, #20]
  4020d0:	e00d      	b.n	4020ee <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  4020d2:	68ba      	ldr	r2, [r7, #8]
  4020d4:	693b      	ldr	r3, [r7, #16]
  4020d6:	429a      	cmp	r2, r3
  4020d8:	d904      	bls.n	4020e4 <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  4020da:	68ba      	ldr	r2, [r7, #8]
  4020dc:	693b      	ldr	r3, [r7, #16]
  4020de:	1ad3      	subs	r3, r2, r3
  4020e0:	617b      	str	r3, [r7, #20]
  4020e2:	e004      	b.n	4020ee <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  4020e4:	68fb      	ldr	r3, [r7, #12]
  4020e6:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  4020e8:	693b      	ldr	r3, [r7, #16]
  4020ea:	1ad3      	subs	r3, r2, r3
  4020ec:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  4020ee:	683a      	ldr	r2, [r7, #0]
  4020f0:	697b      	ldr	r3, [r7, #20]
  4020f2:	429a      	cmp	r2, r3
  4020f4:	d902      	bls.n	4020fc <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  4020f6:	697b      	ldr	r3, [r7, #20]
  4020f8:	603b      	str	r3, [r7, #0]
  4020fa:	e00b      	b.n	402114 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
	} else if (bytes_to_read != number_of_bytes_available) {
  4020fc:	683a      	ldr	r2, [r7, #0]
  4020fe:	697b      	ldr	r3, [r7, #20]
  402100:	429a      	cmp	r2, r3
  402102:	d007      	beq.n	402114 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  402104:	68fb      	ldr	r3, [r7, #12]
  402106:	691b      	ldr	r3, [r3, #16]
  402108:	4618      	mov	r0, r3
  40210a:	2100      	movs	r1, #0
  40210c:	2200      	movs	r2, #0
  40210e:	2300      	movs	r3, #0
  402110:	4c13      	ldr	r4, [pc, #76]	; (402160 <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  402112:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  402114:	68fb      	ldr	r3, [r7, #12]
  402116:	699b      	ldr	r3, [r3, #24]
  402118:	6878      	ldr	r0, [r7, #4]
  40211a:	4619      	mov	r1, r3
  40211c:	683a      	ldr	r2, [r7, #0]
  40211e:	4b11      	ldr	r3, [pc, #68]	; (402164 <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  402120:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  402122:	693a      	ldr	r2, [r7, #16]
  402124:	683b      	ldr	r3, [r7, #0]
  402126:	4413      	add	r3, r2
  402128:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  40212a:	68fb      	ldr	r3, [r7, #12]
  40212c:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  40212e:	693b      	ldr	r3, [r7, #16]
  402130:	429a      	cmp	r2, r3
  402132:	d809      	bhi.n	402148 <freertos_copy_bytes_from_pdc_circular_buffer+0xac>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402134:	4b0c      	ldr	r3, [pc, #48]	; (402168 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402136:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  402138:	68fb      	ldr	r3, [r7, #12]
  40213a:	681b      	ldr	r3, [r3, #0]
  40213c:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40213e:	68fb      	ldr	r3, [r7, #12]
  402140:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  402142:	4b0a      	ldr	r3, [pc, #40]	; (40216c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402144:	4798      	blx	r3
  402146:	e006      	b.n	402156 <freertos_copy_bytes_from_pdc_circular_buffer+0xba>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402148:	4b07      	ldr	r3, [pc, #28]	; (402168 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  40214a:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  40214c:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40214e:	68fb      	ldr	r3, [r7, #12]
  402150:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  402152:	4b06      	ldr	r3, [pc, #24]	; (40216c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402154:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  402156:	683b      	ldr	r3, [r7, #0]
}
  402158:	4618      	mov	r0, r3
  40215a:	371c      	adds	r7, #28
  40215c:	46bd      	mov	sp, r7
  40215e:	bd90      	pop	{r4, r7, pc}
  402160:	004063ad 	.word	0x004063ad
  402164:	0040af21 	.word	0x0040af21
  402168:	00405dd1 	.word	0x00405dd1
  40216c:	00405ded 	.word	0x00405ded

00402170 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  402170:	b590      	push	{r4, r7, lr}
  402172:	b087      	sub	sp, #28
  402174:	af00      	add	r7, sp, #0
  402176:	6078      	str	r0, [r7, #4]
  402178:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  40217a:	2300      	movs	r3, #0
  40217c:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  40217e:	687b      	ldr	r3, [r7, #4]
  402180:	685b      	ldr	r3, [r3, #4]
  402182:	2b00      	cmp	r3, #0
  402184:	d020      	beq.n	4021c8 <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  402186:	f107 030c 	add.w	r3, r7, #12
  40218a:	4618      	mov	r0, r3
  40218c:	4b11      	ldr	r3, [pc, #68]	; (4021d4 <freertos_obtain_peripheral_access_mutex+0x64>)
  40218e:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	685a      	ldr	r2, [r3, #4]
  402194:	683b      	ldr	r3, [r7, #0]
  402196:	681b      	ldr	r3, [r3, #0]
  402198:	4610      	mov	r0, r2
  40219a:	2100      	movs	r1, #0
  40219c:	461a      	mov	r2, r3
  40219e:	2300      	movs	r3, #0
  4021a0:	4c0d      	ldr	r4, [pc, #52]	; (4021d8 <freertos_obtain_peripheral_access_mutex+0x68>)
  4021a2:	47a0      	blx	r4
  4021a4:	4603      	mov	r3, r0
  4021a6:	2b00      	cmp	r3, #0
  4021a8:	d102      	bne.n	4021b0 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  4021aa:	23fd      	movs	r3, #253	; 0xfd
  4021ac:	75fb      	strb	r3, [r7, #23]
  4021ae:	e00b      	b.n	4021c8 <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  4021b0:	f107 030c 	add.w	r3, r7, #12
  4021b4:	4618      	mov	r0, r3
  4021b6:	6839      	ldr	r1, [r7, #0]
  4021b8:	4b08      	ldr	r3, [pc, #32]	; (4021dc <freertos_obtain_peripheral_access_mutex+0x6c>)
  4021ba:	4798      	blx	r3
  4021bc:	4603      	mov	r3, r0
  4021be:	2b01      	cmp	r3, #1
  4021c0:	d102      	bne.n	4021c8 <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  4021c2:	683b      	ldr	r3, [r7, #0]
  4021c4:	2200      	movs	r2, #0
  4021c6:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  4021c8:	7dfb      	ldrb	r3, [r7, #23]
  4021ca:	b25b      	sxtb	r3, r3
}
  4021cc:	4618      	mov	r0, r3
  4021ce:	371c      	adds	r7, #28
  4021d0:	46bd      	mov	sp, r7
  4021d2:	bd90      	pop	{r4, r7, pc}
  4021d4:	00407471 	.word	0x00407471
  4021d8:	004065d9 	.word	0x004065d9
  4021dc:	004074a9 	.word	0x004074a9

004021e0 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  4021e0:	b590      	push	{r4, r7, lr}
  4021e2:	b087      	sub	sp, #28
  4021e4:	af00      	add	r7, sp, #0
  4021e6:	60f8      	str	r0, [r7, #12]
  4021e8:	60b9      	str	r1, [r7, #8]
  4021ea:	607a      	str	r2, [r7, #4]
  4021ec:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  4021ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4021f0:	2b00      	cmp	r3, #0
  4021f2:	d002      	beq.n	4021fa <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  4021f4:	68fb      	ldr	r3, [r7, #12]
  4021f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4021f8:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  4021fa:	68fb      	ldr	r3, [r7, #12]
  4021fc:	681b      	ldr	r3, [r3, #0]
  4021fe:	2b00      	cmp	r3, #0
  402200:	d007      	beq.n	402212 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  402202:	68fb      	ldr	r3, [r7, #12]
  402204:	681b      	ldr	r3, [r3, #0]
  402206:	4618      	mov	r0, r3
  402208:	2100      	movs	r1, #0
  40220a:	2200      	movs	r2, #0
  40220c:	2300      	movs	r3, #0
  40220e:	4c17      	ldr	r4, [pc, #92]	; (40226c <freertos_start_pdc_transfer+0x8c>)
  402210:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  402212:	68bb      	ldr	r3, [r7, #8]
  402214:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  402216:	687b      	ldr	r3, [r7, #4]
  402218:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  40221a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  40221e:	2b00      	cmp	r3, #0
  402220:	d011      	beq.n	402246 <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  402222:	6838      	ldr	r0, [r7, #0]
  402224:	f44f 7100 	mov.w	r1, #512	; 0x200
  402228:	4b11      	ldr	r3, [pc, #68]	; (402270 <freertos_start_pdc_transfer+0x90>)
  40222a:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  40222c:	f107 0310 	add.w	r3, r7, #16
  402230:	6838      	ldr	r0, [r7, #0]
  402232:	4619      	mov	r1, r3
  402234:	2200      	movs	r2, #0
  402236:	4b0f      	ldr	r3, [pc, #60]	; (402274 <freertos_start_pdc_transfer+0x94>)
  402238:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  40223a:	6838      	ldr	r0, [r7, #0]
  40223c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402240:	4b0d      	ldr	r3, [pc, #52]	; (402278 <freertos_start_pdc_transfer+0x98>)
  402242:	4798      	blx	r3
  402244:	e00e      	b.n	402264 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  402246:	6838      	ldr	r0, [r7, #0]
  402248:	2102      	movs	r1, #2
  40224a:	4b09      	ldr	r3, [pc, #36]	; (402270 <freertos_start_pdc_transfer+0x90>)
  40224c:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  40224e:	f107 0310 	add.w	r3, r7, #16
  402252:	6838      	ldr	r0, [r7, #0]
  402254:	4619      	mov	r1, r3
  402256:	2200      	movs	r2, #0
  402258:	4b08      	ldr	r3, [pc, #32]	; (40227c <freertos_start_pdc_transfer+0x9c>)
  40225a:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  40225c:	6838      	ldr	r0, [r7, #0]
  40225e:	2101      	movs	r1, #1
  402260:	4b05      	ldr	r3, [pc, #20]	; (402278 <freertos_start_pdc_transfer+0x98>)
  402262:	4798      	blx	r3
	}
}
  402264:	371c      	adds	r7, #28
  402266:	46bd      	mov	sp, r7
  402268:	bd90      	pop	{r4, r7, pc}
  40226a:	bf00      	nop
  40226c:	004065d9 	.word	0x004065d9
  402270:	0040468d 	.word	0x0040468d
  402274:	004045e5 	.word	0x004045e5
  402278:	0040466d 	.word	0x0040466d
  40227c:	00404629 	.word	0x00404629

00402280 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  402280:	b590      	push	{r4, r7, lr}
  402282:	b087      	sub	sp, #28
  402284:	af00      	add	r7, sp, #0
  402286:	60f8      	str	r0, [r7, #12]
  402288:	60b9      	str	r1, [r7, #8]
  40228a:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  40228c:	2300      	movs	r3, #0
  40228e:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  402290:	68bb      	ldr	r3, [r7, #8]
  402292:	2b00      	cmp	r3, #0
  402294:	d110      	bne.n	4022b8 <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  402296:	68fb      	ldr	r3, [r7, #12]
  402298:	681b      	ldr	r3, [r3, #0]
  40229a:	2b00      	cmp	r3, #0
  40229c:	d00c      	beq.n	4022b8 <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  40229e:	68fb      	ldr	r3, [r7, #12]
  4022a0:	681b      	ldr	r3, [r3, #0]
  4022a2:	4618      	mov	r0, r3
  4022a4:	2100      	movs	r1, #0
  4022a6:	687a      	ldr	r2, [r7, #4]
  4022a8:	2300      	movs	r3, #0
  4022aa:	4c06      	ldr	r4, [pc, #24]	; (4022c4 <freertos_optionally_wait_transfer_completion+0x44>)
  4022ac:	47a0      	blx	r4
  4022ae:	4603      	mov	r3, r0
  4022b0:	2b01      	cmp	r3, #1
  4022b2:	d001      	beq.n	4022b8 <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  4022b4:	23fd      	movs	r3, #253	; 0xfd
  4022b6:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  4022b8:	7dfb      	ldrb	r3, [r7, #23]
  4022ba:	b25b      	sxtb	r3, r3
}
  4022bc:	4618      	mov	r0, r3
  4022be:	371c      	adds	r7, #28
  4022c0:	46bd      	mov	sp, r7
  4022c2:	bd90      	pop	{r4, r7, pc}
  4022c4:	004065d9 	.word	0x004065d9

004022c8 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4022c8:	b580      	push	{r7, lr}
  4022ca:	b086      	sub	sp, #24
  4022cc:	af00      	add	r7, sp, #0
  4022ce:	6078      	str	r0, [r7, #4]
  4022d0:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  4022d2:	2303      	movs	r3, #3
  4022d4:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4022d6:	484d      	ldr	r0, [pc, #308]	; (40240c <freertos_twi_master_init+0x144>)
  4022d8:	2101      	movs	r1, #1
  4022da:	687a      	ldr	r2, [r7, #4]
  4022dc:	4b4c      	ldr	r3, [pc, #304]	; (402410 <freertos_twi_master_init+0x148>)
  4022de:	4798      	blx	r3
  4022e0:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4022e2:	683b      	ldr	r3, [r7, #0]
  4022e4:	7b1a      	ldrb	r2, [r3, #12]
  4022e6:	f107 030c 	add.w	r3, r7, #12
  4022ea:	4610      	mov	r0, r2
  4022ec:	4619      	mov	r1, r3
  4022ee:	2201      	movs	r2, #1
  4022f0:	4b48      	ldr	r3, [pc, #288]	; (402414 <freertos_twi_master_init+0x14c>)
  4022f2:	4798      	blx	r3
  4022f4:	4603      	mov	r3, r0
  4022f6:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  4022f8:	693b      	ldr	r3, [r7, #16]
  4022fa:	2b00      	cmp	r3, #0
  4022fc:	dc7e      	bgt.n	4023fc <freertos_twi_master_init+0x134>
  4022fe:	7bfb      	ldrb	r3, [r7, #15]
  402300:	2b00      	cmp	r3, #0
  402302:	d07b      	beq.n	4023fc <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  402304:	693b      	ldr	r3, [r7, #16]
  402306:	00da      	lsls	r2, r3, #3
  402308:	4b43      	ldr	r3, [pc, #268]	; (402418 <freertos_twi_master_init+0x150>)
  40230a:	4413      	add	r3, r2
  40230c:	4618      	mov	r0, r3
  40230e:	4943      	ldr	r1, [pc, #268]	; (40241c <freertos_twi_master_init+0x154>)
  402310:	2208      	movs	r2, #8
  402312:	4b43      	ldr	r3, [pc, #268]	; (402420 <freertos_twi_master_init+0x158>)
  402314:	4798      	blx	r3
  402316:	4603      	mov	r3, r0
  402318:	2b00      	cmp	r3, #0
  40231a:	d003      	beq.n	402324 <freertos_twi_master_init+0x5c>
  40231c:	4b41      	ldr	r3, [pc, #260]	; (402424 <freertos_twi_master_init+0x15c>)
  40231e:	4798      	blx	r3
  402320:	bf00      	nop
  402322:	e7fd      	b.n	402320 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  402324:	693b      	ldr	r3, [r7, #16]
  402326:	00da      	lsls	r2, r3, #3
  402328:	4b3f      	ldr	r3, [pc, #252]	; (402428 <freertos_twi_master_init+0x160>)
  40232a:	4413      	add	r3, r2
  40232c:	4618      	mov	r0, r3
  40232e:	493b      	ldr	r1, [pc, #236]	; (40241c <freertos_twi_master_init+0x154>)
  402330:	2208      	movs	r2, #8
  402332:	4b3b      	ldr	r3, [pc, #236]	; (402420 <freertos_twi_master_init+0x158>)
  402334:	4798      	blx	r3
  402336:	4603      	mov	r3, r0
  402338:	2b00      	cmp	r3, #0
  40233a:	d003      	beq.n	402344 <freertos_twi_master_init+0x7c>
  40233c:	4b39      	ldr	r3, [pc, #228]	; (402424 <freertos_twi_master_init+0x15c>)
  40233e:	4798      	blx	r3
  402340:	bf00      	nop
  402342:	e7fd      	b.n	402340 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  402344:	4a31      	ldr	r2, [pc, #196]	; (40240c <freertos_twi_master_init+0x144>)
  402346:	693b      	ldr	r3, [r7, #16]
  402348:	011b      	lsls	r3, r3, #4
  40234a:	4413      	add	r3, r2
  40234c:	3308      	adds	r3, #8
  40234e:	681b      	ldr	r3, [r3, #0]
  402350:	4618      	mov	r0, r3
  402352:	4b36      	ldr	r3, [pc, #216]	; (40242c <freertos_twi_master_init+0x164>)
  402354:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  402356:	4a2d      	ldr	r2, [pc, #180]	; (40240c <freertos_twi_master_init+0x144>)
  402358:	693b      	ldr	r3, [r7, #16]
  40235a:	011b      	lsls	r3, r3, #4
  40235c:	4413      	add	r3, r2
  40235e:	685b      	ldr	r3, [r3, #4]
  402360:	4618      	mov	r0, r3
  402362:	f240 2102 	movw	r1, #514	; 0x202
  402366:	4b32      	ldr	r3, [pc, #200]	; (402430 <freertos_twi_master_init+0x168>)
  402368:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  40236a:	4a28      	ldr	r2, [pc, #160]	; (40240c <freertos_twi_master_init+0x144>)
  40236c:	693b      	ldr	r3, [r7, #16]
  40236e:	011b      	lsls	r3, r3, #4
  402370:	4413      	add	r3, r2
  402372:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  402374:	4618      	mov	r0, r3
  402376:	f04f 31ff 	mov.w	r1, #4294967295
  40237a:	4b2e      	ldr	r3, [pc, #184]	; (402434 <freertos_twi_master_init+0x16c>)
  40237c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  40237e:	4a23      	ldr	r2, [pc, #140]	; (40240c <freertos_twi_master_init+0x144>)
  402380:	693b      	ldr	r3, [r7, #16]
  402382:	011b      	lsls	r3, r3, #4
  402384:	4413      	add	r3, r2
  402386:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  402388:	4618      	mov	r0, r3
  40238a:	4b2b      	ldr	r3, [pc, #172]	; (402438 <freertos_twi_master_init+0x170>)
  40238c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  40238e:	683b      	ldr	r3, [r7, #0]
  402390:	7b1b      	ldrb	r3, [r3, #12]
  402392:	2b03      	cmp	r3, #3
  402394:	d000      	beq.n	402398 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  402396:	e008      	b.n	4023aa <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  402398:	4a1c      	ldr	r2, [pc, #112]	; (40240c <freertos_twi_master_init+0x144>)
  40239a:	693b      	ldr	r3, [r7, #16]
  40239c:	011b      	lsls	r3, r3, #4
  40239e:	4413      	add	r3, r2
  4023a0:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  4023a2:	4618      	mov	r0, r3
  4023a4:	4b25      	ldr	r3, [pc, #148]	; (40243c <freertos_twi_master_init+0x174>)
  4023a6:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  4023a8:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  4023aa:	683b      	ldr	r3, [r7, #0]
  4023ac:	7b59      	ldrb	r1, [r3, #13]
  4023ae:	693b      	ldr	r3, [r7, #16]
  4023b0:	00da      	lsls	r2, r3, #3
  4023b2:	4b19      	ldr	r3, [pc, #100]	; (402418 <freertos_twi_master_init+0x150>)
  4023b4:	441a      	add	r2, r3
  4023b6:	693b      	ldr	r3, [r7, #16]
  4023b8:	00d8      	lsls	r0, r3, #3
  4023ba:	4b1b      	ldr	r3, [pc, #108]	; (402428 <freertos_twi_master_init+0x160>)
  4023bc:	4403      	add	r3, r0
  4023be:	4608      	mov	r0, r1
  4023c0:	4611      	mov	r1, r2
  4023c2:	461a      	mov	r2, r3
  4023c4:	4b1e      	ldr	r3, [pc, #120]	; (402440 <freertos_twi_master_init+0x178>)
  4023c6:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4023c8:	4a10      	ldr	r2, [pc, #64]	; (40240c <freertos_twi_master_init+0x144>)
  4023ca:	693b      	ldr	r3, [r7, #16]
  4023cc:	011b      	lsls	r3, r3, #4
  4023ce:	4413      	add	r3, r2
  4023d0:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  4023d2:	4618      	mov	r0, r3
  4023d4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4023d8:	4b1a      	ldr	r3, [pc, #104]	; (402444 <freertos_twi_master_init+0x17c>)
  4023da:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  4023dc:	4a0b      	ldr	r2, [pc, #44]	; (40240c <freertos_twi_master_init+0x144>)
  4023de:	693b      	ldr	r3, [r7, #16]
  4023e0:	011b      	lsls	r3, r3, #4
  4023e2:	4413      	add	r3, r2
  4023e4:	3308      	adds	r3, #8
  4023e6:	791a      	ldrb	r2, [r3, #4]
  4023e8:	683b      	ldr	r3, [r7, #0]
  4023ea:	689b      	ldr	r3, [r3, #8]
  4023ec:	b252      	sxtb	r2, r2
  4023ee:	4610      	mov	r0, r2
  4023f0:	4619      	mov	r1, r3
  4023f2:	4b15      	ldr	r3, [pc, #84]	; (402448 <freertos_twi_master_init+0x180>)
  4023f4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  4023f6:	687b      	ldr	r3, [r7, #4]
  4023f8:	617b      	str	r3, [r7, #20]
  4023fa:	e001      	b.n	402400 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  4023fc:	2300      	movs	r3, #0
  4023fe:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  402400:	697b      	ldr	r3, [r7, #20]
}
  402402:	4618      	mov	r0, r3
  402404:	3718      	adds	r7, #24
  402406:	46bd      	mov	sp, r7
  402408:	bd80      	pop	{r7, pc}
  40240a:	bf00      	nop
  40240c:	00412d9c 	.word	0x00412d9c
  402410:	00401ead 	.word	0x00401ead
  402414:	00401eed 	.word	0x00401eed
  402418:	20000a60 	.word	0x20000a60
  40241c:	00412d94 	.word	0x00412d94
  402420:	0040aeb9 	.word	0x0040aeb9
  402424:	00405e15 	.word	0x00405e15
  402428:	20000a68 	.word	0x20000a68
  40242c:	004050d9 	.word	0x004050d9
  402430:	0040468d 	.word	0x0040468d
  402434:	00405579 	.word	0x00405579
  402438:	004055e5 	.word	0x004055e5
  40243c:	004054c9 	.word	0x004054c9
  402440:	00401f35 	.word	0x00401f35
  402444:	0040555d 	.word	0x0040555d
  402448:	0040203d 	.word	0x0040203d

0040244c <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  40244c:	b590      	push	{r4, r7, lr}
  40244e:	b08d      	sub	sp, #52	; 0x34
  402450:	af02      	add	r7, sp, #8
  402452:	60f8      	str	r0, [r7, #12]
  402454:	60b9      	str	r1, [r7, #8]
  402456:	607a      	str	r2, [r7, #4]
  402458:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40245a:	2300      	movs	r3, #0
  40245c:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  40245e:	68fb      	ldr	r3, [r7, #12]
  402460:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402462:	4881      	ldr	r0, [pc, #516]	; (402668 <freertos_twi_write_packet_async+0x21c>)
  402464:	2101      	movs	r1, #1
  402466:	69ba      	ldr	r2, [r7, #24]
  402468:	4b80      	ldr	r3, [pc, #512]	; (40266c <freertos_twi_write_packet_async+0x220>)
  40246a:	4798      	blx	r3
  40246c:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  40246e:	697b      	ldr	r3, [r7, #20]
  402470:	2b00      	cmp	r3, #0
  402472:	f300 80ef 	bgt.w	402654 <freertos_twi_write_packet_async+0x208>
  402476:	68bb      	ldr	r3, [r7, #8]
  402478:	68db      	ldr	r3, [r3, #12]
  40247a:	2b00      	cmp	r3, #0
  40247c:	f000 80ea 	beq.w	402654 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  402480:	697b      	ldr	r3, [r7, #20]
  402482:	00da      	lsls	r2, r3, #3
  402484:	4b7a      	ldr	r3, [pc, #488]	; (402670 <freertos_twi_write_packet_async+0x224>)
  402486:	441a      	add	r2, r3
  402488:	1d3b      	adds	r3, r7, #4
  40248a:	4610      	mov	r0, r2
  40248c:	4619      	mov	r1, r3
  40248e:	4b79      	ldr	r3, [pc, #484]	; (402674 <freertos_twi_write_packet_async+0x228>)
  402490:	4798      	blx	r3
  402492:	4603      	mov	r3, r0
  402494:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402498:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  40249c:	2b00      	cmp	r3, #0
  40249e:	f040 80d8 	bne.w	402652 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  4024a2:	69bb      	ldr	r3, [r7, #24]
  4024a4:	2200      	movs	r2, #0
  4024a6:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4024a8:	68bb      	ldr	r3, [r7, #8]
  4024aa:	7c1b      	ldrb	r3, [r3, #16]
  4024ac:	041b      	lsls	r3, r3, #16
  4024ae:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4024b2:	68bb      	ldr	r3, [r7, #8]
  4024b4:	685b      	ldr	r3, [r3, #4]
  4024b6:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  4024b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4024bc:	431a      	orrs	r2, r3
  4024be:	69bb      	ldr	r3, [r7, #24]
  4024c0:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  4024c2:	68bb      	ldr	r3, [r7, #8]
  4024c4:	685b      	ldr	r3, [r3, #4]
  4024c6:	2b00      	cmp	r3, #0
  4024c8:	d01a      	beq.n	402500 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  4024ca:	68bb      	ldr	r3, [r7, #8]
  4024cc:	781b      	ldrb	r3, [r3, #0]
  4024ce:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  4024d0:	68bb      	ldr	r3, [r7, #8]
  4024d2:	685b      	ldr	r3, [r3, #4]
  4024d4:	2b01      	cmp	r3, #1
  4024d6:	d907      	bls.n	4024e8 <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  4024d8:	6a3b      	ldr	r3, [r7, #32]
  4024da:	021b      	lsls	r3, r3, #8
  4024dc:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  4024de:	68bb      	ldr	r3, [r7, #8]
  4024e0:	785b      	ldrb	r3, [r3, #1]
  4024e2:	6a3a      	ldr	r2, [r7, #32]
  4024e4:	4313      	orrs	r3, r2
  4024e6:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  4024e8:	68bb      	ldr	r3, [r7, #8]
  4024ea:	685b      	ldr	r3, [r3, #4]
  4024ec:	2b02      	cmp	r3, #2
  4024ee:	d907      	bls.n	402500 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  4024f0:	6a3b      	ldr	r3, [r7, #32]
  4024f2:	021b      	lsls	r3, r3, #8
  4024f4:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  4024f6:	68bb      	ldr	r3, [r7, #8]
  4024f8:	789b      	ldrb	r3, [r3, #2]
  4024fa:	6a3a      	ldr	r2, [r7, #32]
  4024fc:	4313      	orrs	r3, r2
  4024fe:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  402500:	69bb      	ldr	r3, [r7, #24]
  402502:	6a3a      	ldr	r2, [r7, #32]
  402504:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  402506:	68bb      	ldr	r3, [r7, #8]
  402508:	68db      	ldr	r3, [r3, #12]
  40250a:	2b01      	cmp	r3, #1
  40250c:	d16d      	bne.n	4025ea <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  40250e:	2300      	movs	r3, #0
  402510:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402512:	4a55      	ldr	r2, [pc, #340]	; (402668 <freertos_twi_write_packet_async+0x21c>)
  402514:	697b      	ldr	r3, [r7, #20]
  402516:	011b      	lsls	r3, r3, #4
  402518:	4413      	add	r3, r2
  40251a:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  40251c:	4618      	mov	r0, r3
  40251e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402522:	4b55      	ldr	r3, [pc, #340]	; (402678 <freertos_twi_write_packet_async+0x22c>)
  402524:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  402526:	68bb      	ldr	r3, [r7, #8]
  402528:	689b      	ldr	r3, [r3, #8]
  40252a:	781b      	ldrb	r3, [r3, #0]
  40252c:	461a      	mov	r2, r3
  40252e:	69bb      	ldr	r3, [r7, #24]
  402530:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  402532:	69bb      	ldr	r3, [r7, #24]
  402534:	6a1b      	ldr	r3, [r3, #32]
  402536:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  402538:	693b      	ldr	r3, [r7, #16]
  40253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40253e:	2b00      	cmp	r3, #0
  402540:	d016      	beq.n	402570 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  402542:	4a49      	ldr	r2, [pc, #292]	; (402668 <freertos_twi_write_packet_async+0x21c>)
  402544:	697b      	ldr	r3, [r7, #20]
  402546:	011b      	lsls	r3, r3, #4
  402548:	4413      	add	r3, r2
  40254a:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  40254c:	4618      	mov	r0, r3
  40254e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402552:	4b4a      	ldr	r3, [pc, #296]	; (40267c <freertos_twi_write_packet_async+0x230>)
  402554:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402556:	4a46      	ldr	r2, [pc, #280]	; (402670 <freertos_twi_write_packet_async+0x224>)
  402558:	697b      	ldr	r3, [r7, #20]
  40255a:	00db      	lsls	r3, r3, #3
  40255c:	4413      	add	r3, r2
  40255e:	685b      	ldr	r3, [r3, #4]
  402560:	4618      	mov	r0, r3
  402562:	2100      	movs	r1, #0
  402564:	2200      	movs	r2, #0
  402566:	2300      	movs	r3, #0
  402568:	4c45      	ldr	r4, [pc, #276]	; (402680 <freertos_twi_write_packet_async+0x234>)
  40256a:	47a0      	blx	r4
						return ERR_BUSY;
  40256c:	23f6      	movs	r3, #246	; 0xf6
  40256e:	e076      	b.n	40265e <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  402570:	693b      	ldr	r3, [r7, #16]
  402572:	f003 0304 	and.w	r3, r3, #4
  402576:	2b00      	cmp	r3, #0
  402578:	d000      	beq.n	40257c <freertos_twi_write_packet_async+0x130>
						break;
  40257a:	e00b      	b.n	402594 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40257c:	69fb      	ldr	r3, [r7, #28]
  40257e:	3301      	adds	r3, #1
  402580:	61fb      	str	r3, [r7, #28]
  402582:	69fb      	ldr	r3, [r7, #28]
  402584:	f1b3 3fff 	cmp.w	r3, #4294967295
  402588:	d103      	bne.n	402592 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  40258a:	23fd      	movs	r3, #253	; 0xfd
  40258c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  402590:	e000      	b.n	402594 <freertos_twi_write_packet_async+0x148>
					}
				}
  402592:	e7ce      	b.n	402532 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  402594:	69bb      	ldr	r3, [r7, #24]
  402596:	2202      	movs	r2, #2
  402598:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40259a:	e00a      	b.n	4025b2 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40259c:	69fb      	ldr	r3, [r7, #28]
  40259e:	3301      	adds	r3, #1
  4025a0:	61fb      	str	r3, [r7, #28]
  4025a2:	69fb      	ldr	r3, [r7, #28]
  4025a4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4025a8:	d103      	bne.n	4025b2 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  4025aa:	23fd      	movs	r3, #253	; 0xfd
  4025ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4025b0:	e005      	b.n	4025be <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4025b2:	69bb      	ldr	r3, [r7, #24]
  4025b4:	6a1b      	ldr	r3, [r3, #32]
  4025b6:	f003 0301 	and.w	r3, r3, #1
  4025ba:	2b00      	cmp	r3, #0
  4025bc:	d0ee      	beq.n	40259c <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4025be:	4a2a      	ldr	r2, [pc, #168]	; (402668 <freertos_twi_write_packet_async+0x21c>)
  4025c0:	697b      	ldr	r3, [r7, #20]
  4025c2:	011b      	lsls	r3, r3, #4
  4025c4:	4413      	add	r3, r2
  4025c6:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  4025c8:	4618      	mov	r0, r3
  4025ca:	f44f 7150 	mov.w	r1, #832	; 0x340
  4025ce:	4b2b      	ldr	r3, [pc, #172]	; (40267c <freertos_twi_write_packet_async+0x230>)
  4025d0:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4025d2:	4a27      	ldr	r2, [pc, #156]	; (402670 <freertos_twi_write_packet_async+0x224>)
  4025d4:	697b      	ldr	r3, [r7, #20]
  4025d6:	00db      	lsls	r3, r3, #3
  4025d8:	4413      	add	r3, r2
  4025da:	685b      	ldr	r3, [r3, #4]
  4025dc:	4618      	mov	r0, r3
  4025de:	2100      	movs	r1, #0
  4025e0:	2200      	movs	r2, #0
  4025e2:	2300      	movs	r3, #0
  4025e4:	4c26      	ldr	r4, [pc, #152]	; (402680 <freertos_twi_write_packet_async+0x234>)
  4025e6:	47a0      	blx	r4
  4025e8:	e033      	b.n	402652 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  4025ea:	68bb      	ldr	r3, [r7, #8]
  4025ec:	6899      	ldr	r1, [r3, #8]
  4025ee:	4b25      	ldr	r3, [pc, #148]	; (402684 <freertos_twi_write_packet_async+0x238>)
  4025f0:	697a      	ldr	r2, [r7, #20]
  4025f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  4025f6:	68bb      	ldr	r3, [r7, #8]
  4025f8:	68da      	ldr	r2, [r3, #12]
  4025fa:	4922      	ldr	r1, [pc, #136]	; (402684 <freertos_twi_write_packet_async+0x238>)
  4025fc:	697b      	ldr	r3, [r7, #20]
  4025fe:	00db      	lsls	r3, r3, #3
  402600:	440b      	add	r3, r1
  402602:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  402604:	697b      	ldr	r3, [r7, #20]
  402606:	00da      	lsls	r2, r3, #3
  402608:	4b19      	ldr	r3, [pc, #100]	; (402670 <freertos_twi_write_packet_async+0x224>)
  40260a:	18d0      	adds	r0, r2, r3
  40260c:	68bb      	ldr	r3, [r7, #8]
  40260e:	6899      	ldr	r1, [r3, #8]
  402610:	68bb      	ldr	r3, [r7, #8]
  402612:	68db      	ldr	r3, [r3, #12]
  402614:	1e5a      	subs	r2, r3, #1
  402616:	4c14      	ldr	r4, [pc, #80]	; (402668 <freertos_twi_write_packet_async+0x21c>)
  402618:	697b      	ldr	r3, [r7, #20]
  40261a:	011b      	lsls	r3, r3, #4
  40261c:	4423      	add	r3, r4
  40261e:	685b      	ldr	r3, [r3, #4]
  402620:	683c      	ldr	r4, [r7, #0]
  402622:	9400      	str	r4, [sp, #0]
  402624:	2401      	movs	r4, #1
  402626:	9401      	str	r4, [sp, #4]
  402628:	4c17      	ldr	r4, [pc, #92]	; (402688 <freertos_twi_write_packet_async+0x23c>)
  40262a:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  40262c:	69b8      	ldr	r0, [r7, #24]
  40262e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402632:	4b12      	ldr	r3, [pc, #72]	; (40267c <freertos_twi_write_packet_async+0x230>)
  402634:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  402636:	697b      	ldr	r3, [r7, #20]
  402638:	00da      	lsls	r2, r3, #3
  40263a:	4b0d      	ldr	r3, [pc, #52]	; (402670 <freertos_twi_write_packet_async+0x224>)
  40263c:	441a      	add	r2, r3
  40263e:	687b      	ldr	r3, [r7, #4]
  402640:	4610      	mov	r0, r2
  402642:	6839      	ldr	r1, [r7, #0]
  402644:	461a      	mov	r2, r3
  402646:	4b11      	ldr	r3, [pc, #68]	; (40268c <freertos_twi_write_packet_async+0x240>)
  402648:	4798      	blx	r3
  40264a:	4603      	mov	r3, r0
  40264c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402650:	e003      	b.n	40265a <freertos_twi_write_packet_async+0x20e>
  402652:	e002      	b.n	40265a <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402654:	23f8      	movs	r3, #248	; 0xf8
  402656:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  40265a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  40265e:	b25b      	sxtb	r3, r3
}
  402660:	4618      	mov	r0, r3
  402662:	372c      	adds	r7, #44	; 0x2c
  402664:	46bd      	mov	sp, r7
  402666:	bd90      	pop	{r4, r7, pc}
  402668:	00412d9c 	.word	0x00412d9c
  40266c:	00401ead 	.word	0x00401ead
  402670:	20000a60 	.word	0x20000a60
  402674:	00402171 	.word	0x00402171
  402678:	00405579 	.word	0x00405579
  40267c:	0040555d 	.word	0x0040555d
  402680:	004063ad 	.word	0x004063ad
  402684:	20000a70 	.word	0x20000a70
  402688:	004021e1 	.word	0x004021e1
  40268c:	00402281 	.word	0x00402281

00402690 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402690:	b590      	push	{r4, r7, lr}
  402692:	b091      	sub	sp, #68	; 0x44
  402694:	af02      	add	r7, sp, #8
  402696:	60f8      	str	r0, [r7, #12]
  402698:	60b9      	str	r1, [r7, #8]
  40269a:	607a      	str	r2, [r7, #4]
  40269c:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40269e:	2300      	movs	r3, #0
  4026a0:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  4026a2:	68fb      	ldr	r3, [r7, #12]
  4026a4:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4026a6:	489b      	ldr	r0, [pc, #620]	; (402914 <freertos_twi_read_packet_async+0x284>)
  4026a8:	2101      	movs	r1, #1
  4026aa:	69fa      	ldr	r2, [r7, #28]
  4026ac:	4b9a      	ldr	r3, [pc, #616]	; (402918 <freertos_twi_read_packet_async+0x288>)
  4026ae:	4798      	blx	r3
  4026b0:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4026b2:	69bb      	ldr	r3, [r7, #24]
  4026b4:	2b00      	cmp	r3, #0
  4026b6:	f300 8123 	bgt.w	402900 <freertos_twi_read_packet_async+0x270>
  4026ba:	68bb      	ldr	r3, [r7, #8]
  4026bc:	68db      	ldr	r3, [r3, #12]
  4026be:	2b00      	cmp	r3, #0
  4026c0:	f000 811e 	beq.w	402900 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  4026c4:	69bb      	ldr	r3, [r7, #24]
  4026c6:	00da      	lsls	r2, r3, #3
  4026c8:	4b94      	ldr	r3, [pc, #592]	; (40291c <freertos_twi_read_packet_async+0x28c>)
  4026ca:	441a      	add	r2, r3
  4026cc:	1d3b      	adds	r3, r7, #4
  4026ce:	4610      	mov	r0, r2
  4026d0:	4619      	mov	r1, r3
  4026d2:	4b93      	ldr	r3, [pc, #588]	; (402920 <freertos_twi_read_packet_async+0x290>)
  4026d4:	4798      	blx	r3
  4026d6:	4603      	mov	r3, r0
  4026d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4026dc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  4026e0:	2b00      	cmp	r3, #0
  4026e2:	f040 810c 	bne.w	4028fe <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  4026e6:	69f8      	ldr	r0, [r7, #28]
  4026e8:	4b8e      	ldr	r3, [pc, #568]	; (402924 <freertos_twi_read_packet_async+0x294>)
  4026ea:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  4026ec:	69fb      	ldr	r3, [r7, #28]
  4026ee:	2200      	movs	r2, #0
  4026f0:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  4026f2:	68bb      	ldr	r3, [r7, #8]
  4026f4:	7c1b      	ldrb	r3, [r3, #16]
  4026f6:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  4026f8:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4026fc:	68bb      	ldr	r3, [r7, #8]
  4026fe:	685b      	ldr	r3, [r3, #4]
  402700:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  402702:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  402706:	4313      	orrs	r3, r2
  402708:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  40270c:	69fb      	ldr	r3, [r7, #28]
  40270e:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  402710:	68bb      	ldr	r3, [r7, #8]
  402712:	685b      	ldr	r3, [r3, #4]
  402714:	2b00      	cmp	r3, #0
  402716:	d01a      	beq.n	40274e <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  402718:	68bb      	ldr	r3, [r7, #8]
  40271a:	781b      	ldrb	r3, [r3, #0]
  40271c:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  40271e:	68bb      	ldr	r3, [r7, #8]
  402720:	685b      	ldr	r3, [r3, #4]
  402722:	2b01      	cmp	r3, #1
  402724:	d907      	bls.n	402736 <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  402726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402728:	021b      	lsls	r3, r3, #8
  40272a:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  40272c:	68bb      	ldr	r3, [r7, #8]
  40272e:	785b      	ldrb	r3, [r3, #1]
  402730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402732:	4313      	orrs	r3, r2
  402734:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  402736:	68bb      	ldr	r3, [r7, #8]
  402738:	685b      	ldr	r3, [r3, #4]
  40273a:	2b02      	cmp	r3, #2
  40273c:	d907      	bls.n	40274e <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  40273e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402740:	021b      	lsls	r3, r3, #8
  402742:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  402744:	68bb      	ldr	r3, [r7, #8]
  402746:	789b      	ldrb	r3, [r3, #2]
  402748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40274a:	4313      	orrs	r3, r2
  40274c:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  40274e:	69fb      	ldr	r3, [r7, #28]
  402750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402752:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  402754:	68bb      	ldr	r3, [r7, #8]
  402756:	68db      	ldr	r3, [r3, #12]
  402758:	2b02      	cmp	r3, #2
  40275a:	f200 8099 	bhi.w	402890 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  40275e:	4a6d      	ldr	r2, [pc, #436]	; (402914 <freertos_twi_read_packet_async+0x284>)
  402760:	69bb      	ldr	r3, [r7, #24]
  402762:	011b      	lsls	r3, r3, #4
  402764:	4413      	add	r3, r2
  402766:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  402768:	4618      	mov	r0, r3
  40276a:	f44f 7150 	mov.w	r1, #832	; 0x340
  40276e:	4b6e      	ldr	r3, [pc, #440]	; (402928 <freertos_twi_read_packet_async+0x298>)
  402770:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  402772:	2300      	movs	r3, #0
  402774:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  402778:	68bb      	ldr	r3, [r7, #8]
  40277a:	68db      	ldr	r3, [r3, #12]
  40277c:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  40277e:	68bb      	ldr	r3, [r7, #8]
  402780:	689b      	ldr	r3, [r3, #8]
  402782:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  402784:	2300      	movs	r3, #0
  402786:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  402788:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40278a:	2b01      	cmp	r3, #1
  40278c:	d106      	bne.n	40279c <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40278e:	69fb      	ldr	r3, [r7, #28]
  402790:	2203      	movs	r2, #3
  402792:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  402794:	2301      	movs	r3, #1
  402796:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40279a:	e04c      	b.n	402836 <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  40279c:	69fb      	ldr	r3, [r7, #28]
  40279e:	2201      	movs	r2, #1
  4027a0:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  4027a2:	e048      	b.n	402836 <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  4027a4:	69fb      	ldr	r3, [r7, #28]
  4027a6:	6a1b      	ldr	r3, [r3, #32]
  4027a8:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  4027aa:	697b      	ldr	r3, [r7, #20]
  4027ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4027b0:	2b00      	cmp	r3, #0
  4027b2:	d016      	beq.n	4027e2 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4027b4:	4a57      	ldr	r2, [pc, #348]	; (402914 <freertos_twi_read_packet_async+0x284>)
  4027b6:	69bb      	ldr	r3, [r7, #24]
  4027b8:	011b      	lsls	r3, r3, #4
  4027ba:	4413      	add	r3, r2
  4027bc:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4027be:	4618      	mov	r0, r3
  4027c0:	f44f 7150 	mov.w	r1, #832	; 0x340
  4027c4:	4b59      	ldr	r3, [pc, #356]	; (40292c <freertos_twi_read_packet_async+0x29c>)
  4027c6:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4027c8:	4a54      	ldr	r2, [pc, #336]	; (40291c <freertos_twi_read_packet_async+0x28c>)
  4027ca:	69bb      	ldr	r3, [r7, #24]
  4027cc:	00db      	lsls	r3, r3, #3
  4027ce:	4413      	add	r3, r2
  4027d0:	685b      	ldr	r3, [r3, #4]
  4027d2:	4618      	mov	r0, r3
  4027d4:	2100      	movs	r1, #0
  4027d6:	2200      	movs	r2, #0
  4027d8:	2300      	movs	r3, #0
  4027da:	4c55      	ldr	r4, [pc, #340]	; (402930 <freertos_twi_read_packet_async+0x2a0>)
  4027dc:	47a0      	blx	r4
						return ERR_BUSY;
  4027de:	23f6      	movs	r3, #246	; 0xf6
  4027e0:	e093      	b.n	40290a <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  4027e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4027e4:	2b01      	cmp	r3, #1
  4027e6:	d109      	bne.n	4027fc <freertos_twi_read_packet_async+0x16c>
  4027e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4027ec:	2b00      	cmp	r3, #0
  4027ee:	d105      	bne.n	4027fc <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  4027f0:	69fb      	ldr	r3, [r7, #28]
  4027f2:	2202      	movs	r2, #2
  4027f4:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  4027f6:	2301      	movs	r3, #1
  4027f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  4027fc:	697b      	ldr	r3, [r7, #20]
  4027fe:	f003 0302 	and.w	r3, r3, #2
  402802:	2b00      	cmp	r3, #0
  402804:	d10b      	bne.n	40281e <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402806:	6a3b      	ldr	r3, [r7, #32]
  402808:	3301      	adds	r3, #1
  40280a:	623b      	str	r3, [r7, #32]
  40280c:	6a3b      	ldr	r3, [r7, #32]
  40280e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402812:	d103      	bne.n	40281c <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  402814:	23fd      	movs	r3, #253	; 0xfd
  402816:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  40281a:	e00f      	b.n	40283c <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  40281c:	e00b      	b.n	402836 <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  40281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402820:	1c5a      	adds	r2, r3, #1
  402822:	627a      	str	r2, [r7, #36]	; 0x24
  402824:	69fa      	ldr	r2, [r7, #28]
  402826:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402828:	b2d2      	uxtb	r2, r2
  40282a:	701a      	strb	r2, [r3, #0]
					cnt--;
  40282c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40282e:	3b01      	subs	r3, #1
  402830:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  402832:	2300      	movs	r3, #0
  402834:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  402836:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402838:	2b00      	cmp	r3, #0
  40283a:	d1b3      	bne.n	4027a4 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  40283c:	2300      	movs	r3, #0
  40283e:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402840:	e00a      	b.n	402858 <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402842:	6a3b      	ldr	r3, [r7, #32]
  402844:	3301      	adds	r3, #1
  402846:	623b      	str	r3, [r7, #32]
  402848:	6a3b      	ldr	r3, [r7, #32]
  40284a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40284e:	d103      	bne.n	402858 <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  402850:	23fd      	movs	r3, #253	; 0xfd
  402852:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  402856:	e005      	b.n	402864 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402858:	69fb      	ldr	r3, [r7, #28]
  40285a:	6a1b      	ldr	r3, [r3, #32]
  40285c:	f003 0301 	and.w	r3, r3, #1
  402860:	2b00      	cmp	r3, #0
  402862:	d0ee      	beq.n	402842 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402864:	4a2b      	ldr	r2, [pc, #172]	; (402914 <freertos_twi_read_packet_async+0x284>)
  402866:	69bb      	ldr	r3, [r7, #24]
  402868:	011b      	lsls	r3, r3, #4
  40286a:	4413      	add	r3, r2
  40286c:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  40286e:	4618      	mov	r0, r3
  402870:	f44f 7150 	mov.w	r1, #832	; 0x340
  402874:	4b2d      	ldr	r3, [pc, #180]	; (40292c <freertos_twi_read_packet_async+0x29c>)
  402876:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402878:	4a28      	ldr	r2, [pc, #160]	; (40291c <freertos_twi_read_packet_async+0x28c>)
  40287a:	69bb      	ldr	r3, [r7, #24]
  40287c:	00db      	lsls	r3, r3, #3
  40287e:	4413      	add	r3, r2
  402880:	685b      	ldr	r3, [r3, #4]
  402882:	4618      	mov	r0, r3
  402884:	2100      	movs	r1, #0
  402886:	2200      	movs	r2, #0
  402888:	2300      	movs	r3, #0
  40288a:	4c29      	ldr	r4, [pc, #164]	; (402930 <freertos_twi_read_packet_async+0x2a0>)
  40288c:	47a0      	blx	r4
  40288e:	e036      	b.n	4028fe <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  402890:	68bb      	ldr	r3, [r7, #8]
  402892:	6899      	ldr	r1, [r3, #8]
  402894:	4b27      	ldr	r3, [pc, #156]	; (402934 <freertos_twi_read_packet_async+0x2a4>)
  402896:	69ba      	ldr	r2, [r7, #24]
  402898:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  40289c:	68bb      	ldr	r3, [r7, #8]
  40289e:	68da      	ldr	r2, [r3, #12]
  4028a0:	4924      	ldr	r1, [pc, #144]	; (402934 <freertos_twi_read_packet_async+0x2a4>)
  4028a2:	69bb      	ldr	r3, [r7, #24]
  4028a4:	00db      	lsls	r3, r3, #3
  4028a6:	440b      	add	r3, r1
  4028a8:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  4028aa:	69bb      	ldr	r3, [r7, #24]
  4028ac:	00da      	lsls	r2, r3, #3
  4028ae:	4b22      	ldr	r3, [pc, #136]	; (402938 <freertos_twi_read_packet_async+0x2a8>)
  4028b0:	18d0      	adds	r0, r2, r3
  4028b2:	68bb      	ldr	r3, [r7, #8]
  4028b4:	6899      	ldr	r1, [r3, #8]
  4028b6:	68bb      	ldr	r3, [r7, #8]
  4028b8:	68db      	ldr	r3, [r3, #12]
  4028ba:	1e9a      	subs	r2, r3, #2
  4028bc:	4c15      	ldr	r4, [pc, #84]	; (402914 <freertos_twi_read_packet_async+0x284>)
  4028be:	69bb      	ldr	r3, [r7, #24]
  4028c0:	011b      	lsls	r3, r3, #4
  4028c2:	4423      	add	r3, r4
  4028c4:	685b      	ldr	r3, [r3, #4]
  4028c6:	683c      	ldr	r4, [r7, #0]
  4028c8:	9400      	str	r4, [sp, #0]
  4028ca:	2400      	movs	r4, #0
  4028cc:	9401      	str	r4, [sp, #4]
  4028ce:	4c1b      	ldr	r4, [pc, #108]	; (40293c <freertos_twi_read_packet_async+0x2ac>)
  4028d0:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  4028d2:	69fb      	ldr	r3, [r7, #28]
  4028d4:	2201      	movs	r2, #1
  4028d6:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  4028d8:	69f8      	ldr	r0, [r7, #28]
  4028da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4028de:	4b13      	ldr	r3, [pc, #76]	; (40292c <freertos_twi_read_packet_async+0x29c>)
  4028e0:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  4028e2:	69bb      	ldr	r3, [r7, #24]
  4028e4:	00da      	lsls	r2, r3, #3
  4028e6:	4b14      	ldr	r3, [pc, #80]	; (402938 <freertos_twi_read_packet_async+0x2a8>)
  4028e8:	441a      	add	r2, r3
  4028ea:	687b      	ldr	r3, [r7, #4]
  4028ec:	4610      	mov	r0, r2
  4028ee:	6839      	ldr	r1, [r7, #0]
  4028f0:	461a      	mov	r2, r3
  4028f2:	4b13      	ldr	r3, [pc, #76]	; (402940 <freertos_twi_read_packet_async+0x2b0>)
  4028f4:	4798      	blx	r3
  4028f6:	4603      	mov	r3, r0
  4028f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4028fc:	e003      	b.n	402906 <freertos_twi_read_packet_async+0x276>
  4028fe:	e002      	b.n	402906 <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402900:	23f8      	movs	r3, #248	; 0xf8
  402902:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  402906:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  40290a:	b25b      	sxtb	r3, r3
}
  40290c:	4618      	mov	r0, r3
  40290e:	373c      	adds	r7, #60	; 0x3c
  402910:	46bd      	mov	sp, r7
  402912:	bd90      	pop	{r4, r7, pc}
  402914:	00412d9c 	.word	0x00412d9c
  402918:	00401ead 	.word	0x00401ead
  40291c:	20000a60 	.word	0x20000a60
  402920:	00402171 	.word	0x00402171
  402924:	004055c9 	.word	0x004055c9
  402928:	00405579 	.word	0x00405579
  40292c:	0040555d 	.word	0x0040555d
  402930:	004063ad 	.word	0x004063ad
  402934:	20000a70 	.word	0x20000a70
  402938:	20000a68 	.word	0x20000a68
  40293c:	004021e1 	.word	0x004021e1
  402940:	00402281 	.word	0x00402281

00402944 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  402944:	b590      	push	{r4, r7, lr}
  402946:	b08b      	sub	sp, #44	; 0x2c
  402948:	af00      	add	r7, sp, #0
  40294a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  40294c:	2300      	movs	r3, #0
  40294e:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  402950:	2300      	movs	r3, #0
  402952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  402956:	4a81      	ldr	r2, [pc, #516]	; (402b5c <local_twi_handler+0x218>)
  402958:	687b      	ldr	r3, [r7, #4]
  40295a:	011b      	lsls	r3, r3, #4
  40295c:	4413      	add	r3, r2
  40295e:	681b      	ldr	r3, [r3, #0]
  402960:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  402962:	69b8      	ldr	r0, [r7, #24]
  402964:	4b7e      	ldr	r3, [pc, #504]	; (402b60 <local_twi_handler+0x21c>)
  402966:	4798      	blx	r3
  402968:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  40296a:	69b8      	ldr	r0, [r7, #24]
  40296c:	4b7d      	ldr	r3, [pc, #500]	; (402b64 <local_twi_handler+0x220>)
  40296e:	4798      	blx	r3
  402970:	4603      	mov	r3, r0
  402972:	697a      	ldr	r2, [r7, #20]
  402974:	4013      	ands	r3, r2
  402976:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  402978:	697b      	ldr	r3, [r7, #20]
  40297a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40297e:	2b00      	cmp	r3, #0
  402980:	d076      	beq.n	402a70 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  402982:	4a76      	ldr	r2, [pc, #472]	; (402b5c <local_twi_handler+0x218>)
  402984:	687b      	ldr	r3, [r7, #4]
  402986:	011b      	lsls	r3, r3, #4
  402988:	4413      	add	r3, r2
  40298a:	685b      	ldr	r3, [r3, #4]
  40298c:	4618      	mov	r0, r3
  40298e:	f44f 7100 	mov.w	r1, #512	; 0x200
  402992:	4b75      	ldr	r3, [pc, #468]	; (402b68 <local_twi_handler+0x224>)
  402994:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402996:	69b8      	ldr	r0, [r7, #24]
  402998:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40299c:	4b73      	ldr	r3, [pc, #460]	; (402b6c <local_twi_handler+0x228>)
  40299e:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  4029a0:	2300      	movs	r3, #0
  4029a2:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4029a4:	69bb      	ldr	r3, [r7, #24]
  4029a6:	6a1b      	ldr	r3, [r3, #32]
  4029a8:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  4029aa:	7cfb      	ldrb	r3, [r7, #19]
  4029ac:	f003 0304 	and.w	r3, r3, #4
  4029b0:	2b00      	cmp	r3, #0
  4029b2:	d000      	beq.n	4029b6 <local_twi_handler+0x72>
				break;
  4029b4:	e00b      	b.n	4029ce <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4029b6:	6a3b      	ldr	r3, [r7, #32]
  4029b8:	3301      	adds	r3, #1
  4029ba:	623b      	str	r3, [r7, #32]
  4029bc:	6a3b      	ldr	r3, [r7, #32]
  4029be:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029c2:	d103      	bne.n	4029cc <local_twi_handler+0x88>
				transfer_timeout = true;
  4029c4:	2301      	movs	r3, #1
  4029c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4029ca:	e000      	b.n	4029ce <local_twi_handler+0x8a>
			}
		}
  4029cc:	e7ea      	b.n	4029a4 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  4029ce:	69bb      	ldr	r3, [r7, #24]
  4029d0:	2202      	movs	r2, #2
  4029d2:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  4029d4:	4b66      	ldr	r3, [pc, #408]	; (402b70 <local_twi_handler+0x22c>)
  4029d6:	687a      	ldr	r2, [r7, #4]
  4029d8:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4029dc:	4964      	ldr	r1, [pc, #400]	; (402b70 <local_twi_handler+0x22c>)
  4029de:	687b      	ldr	r3, [r7, #4]
  4029e0:	00db      	lsls	r3, r3, #3
  4029e2:	440b      	add	r3, r1
  4029e4:	685b      	ldr	r3, [r3, #4]
  4029e6:	3b01      	subs	r3, #1
  4029e8:	4413      	add	r3, r2
  4029ea:	781b      	ldrb	r3, [r3, #0]
  4029ec:	461a      	mov	r2, r3
  4029ee:	69bb      	ldr	r3, [r7, #24]
  4029f0:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  4029f2:	69bb      	ldr	r3, [r7, #24]
  4029f4:	6a1b      	ldr	r3, [r3, #32]
  4029f6:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  4029f8:	7cfb      	ldrb	r3, [r7, #19]
  4029fa:	f003 0301 	and.w	r3, r3, #1
  4029fe:	2b00      	cmp	r3, #0
  402a00:	d000      	beq.n	402a04 <local_twi_handler+0xc0>
				break;
  402a02:	e00b      	b.n	402a1c <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402a04:	6a3b      	ldr	r3, [r7, #32]
  402a06:	3301      	adds	r3, #1
  402a08:	623b      	str	r3, [r7, #32]
  402a0a:	6a3b      	ldr	r3, [r7, #32]
  402a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a10:	d103      	bne.n	402a1a <local_twi_handler+0xd6>
				transfer_timeout = true;
  402a12:	2301      	movs	r3, #1
  402a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402a18:	e000      	b.n	402a1c <local_twi_handler+0xd8>
			}
		}
  402a1a:	e7ea      	b.n	4029f2 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402a1c:	4a55      	ldr	r2, [pc, #340]	; (402b74 <local_twi_handler+0x230>)
  402a1e:	687b      	ldr	r3, [r7, #4]
  402a20:	00db      	lsls	r3, r3, #3
  402a22:	4413      	add	r3, r2
  402a24:	685b      	ldr	r3, [r3, #4]
  402a26:	2b00      	cmp	r3, #0
  402a28:	d00c      	beq.n	402a44 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  402a2a:	4a52      	ldr	r2, [pc, #328]	; (402b74 <local_twi_handler+0x230>)
  402a2c:	687b      	ldr	r3, [r7, #4]
  402a2e:	00db      	lsls	r3, r3, #3
  402a30:	4413      	add	r3, r2
  402a32:	685a      	ldr	r2, [r3, #4]
  402a34:	f107 0308 	add.w	r3, r7, #8
  402a38:	4610      	mov	r0, r2
  402a3a:	2100      	movs	r1, #0
  402a3c:	461a      	mov	r2, r3
  402a3e:	2300      	movs	r3, #0
  402a40:	4c4d      	ldr	r4, [pc, #308]	; (402b78 <local_twi_handler+0x234>)
  402a42:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402a44:	6a3b      	ldr	r3, [r7, #32]
  402a46:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a4a:	d011      	beq.n	402a70 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  402a4c:	4b49      	ldr	r3, [pc, #292]	; (402b74 <local_twi_handler+0x230>)
  402a4e:	687a      	ldr	r2, [r7, #4]
  402a50:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402a54:	2b00      	cmp	r3, #0
  402a56:	d00b      	beq.n	402a70 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  402a58:	4b46      	ldr	r3, [pc, #280]	; (402b74 <local_twi_handler+0x230>)
  402a5a:	687a      	ldr	r2, [r7, #4]
  402a5c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402a60:	f107 0308 	add.w	r3, r7, #8
  402a64:	4610      	mov	r0, r2
  402a66:	2100      	movs	r1, #0
  402a68:	461a      	mov	r2, r3
  402a6a:	2300      	movs	r3, #0
  402a6c:	4c42      	ldr	r4, [pc, #264]	; (402b78 <local_twi_handler+0x234>)
  402a6e:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  402a70:	697b      	ldr	r3, [r7, #20]
  402a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402a76:	2b00      	cmp	r3, #0
  402a78:	f000 80aa 	beq.w	402bd0 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  402a7c:	2300      	movs	r3, #0
  402a7e:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  402a80:	4a36      	ldr	r2, [pc, #216]	; (402b5c <local_twi_handler+0x218>)
  402a82:	687b      	ldr	r3, [r7, #4]
  402a84:	011b      	lsls	r3, r3, #4
  402a86:	4413      	add	r3, r2
  402a88:	685b      	ldr	r3, [r3, #4]
  402a8a:	4618      	mov	r0, r3
  402a8c:	2102      	movs	r1, #2
  402a8e:	4b36      	ldr	r3, [pc, #216]	; (402b68 <local_twi_handler+0x224>)
  402a90:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402a92:	69b8      	ldr	r0, [r7, #24]
  402a94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402a98:	4b34      	ldr	r3, [pc, #208]	; (402b6c <local_twi_handler+0x228>)
  402a9a:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402a9c:	69bb      	ldr	r3, [r7, #24]
  402a9e:	6a1b      	ldr	r3, [r3, #32]
  402aa0:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402aa2:	68fb      	ldr	r3, [r7, #12]
  402aa4:	f003 0302 	and.w	r3, r3, #2
  402aa8:	2b00      	cmp	r3, #0
  402aaa:	d000      	beq.n	402aae <local_twi_handler+0x16a>
				break;
  402aac:	e008      	b.n	402ac0 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402aae:	69fb      	ldr	r3, [r7, #28]
  402ab0:	3301      	adds	r3, #1
  402ab2:	61fb      	str	r3, [r7, #28]
  402ab4:	69fb      	ldr	r3, [r7, #28]
  402ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402aba:	d100      	bne.n	402abe <local_twi_handler+0x17a>
				break;
  402abc:	e000      	b.n	402ac0 <local_twi_handler+0x17c>
			}
		}
  402abe:	e7ed      	b.n	402a9c <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  402ac0:	69bb      	ldr	r3, [r7, #24]
  402ac2:	2202      	movs	r2, #2
  402ac4:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  402ac6:	4b2a      	ldr	r3, [pc, #168]	; (402b70 <local_twi_handler+0x22c>)
  402ac8:	687a      	ldr	r2, [r7, #4]
  402aca:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402ace:	4928      	ldr	r1, [pc, #160]	; (402b70 <local_twi_handler+0x22c>)
  402ad0:	687b      	ldr	r3, [r7, #4]
  402ad2:	00db      	lsls	r3, r3, #3
  402ad4:	440b      	add	r3, r1
  402ad6:	685b      	ldr	r3, [r3, #4]
  402ad8:	3b02      	subs	r3, #2
  402ada:	4413      	add	r3, r2
  402adc:	69ba      	ldr	r2, [r7, #24]
  402ade:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402ae0:	b2d2      	uxtb	r2, r2
  402ae2:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402ae4:	69bb      	ldr	r3, [r7, #24]
  402ae6:	6a1b      	ldr	r3, [r3, #32]
  402ae8:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402aea:	68fb      	ldr	r3, [r7, #12]
  402aec:	f003 0302 	and.w	r3, r3, #2
  402af0:	2b00      	cmp	r3, #0
  402af2:	d000      	beq.n	402af6 <local_twi_handler+0x1b2>
				break;
  402af4:	e008      	b.n	402b08 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402af6:	69fb      	ldr	r3, [r7, #28]
  402af8:	3301      	adds	r3, #1
  402afa:	61fb      	str	r3, [r7, #28]
  402afc:	69fb      	ldr	r3, [r7, #28]
  402afe:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b02:	d100      	bne.n	402b06 <local_twi_handler+0x1c2>
				break;
  402b04:	e000      	b.n	402b08 <local_twi_handler+0x1c4>
			}
		}
  402b06:	e7ed      	b.n	402ae4 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402b08:	69fb      	ldr	r3, [r7, #28]
  402b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b0e:	d035      	beq.n	402b7c <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  402b10:	4b17      	ldr	r3, [pc, #92]	; (402b70 <local_twi_handler+0x22c>)
  402b12:	687a      	ldr	r2, [r7, #4]
  402b14:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402b18:	4915      	ldr	r1, [pc, #84]	; (402b70 <local_twi_handler+0x22c>)
  402b1a:	687b      	ldr	r3, [r7, #4]
  402b1c:	00db      	lsls	r3, r3, #3
  402b1e:	440b      	add	r3, r1
  402b20:	685b      	ldr	r3, [r3, #4]
  402b22:	3b01      	subs	r3, #1
  402b24:	4413      	add	r3, r2
  402b26:	69ba      	ldr	r2, [r7, #24]
  402b28:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402b2a:	b2d2      	uxtb	r2, r2
  402b2c:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  402b2e:	2300      	movs	r3, #0
  402b30:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  402b32:	69bb      	ldr	r3, [r7, #24]
  402b34:	6a1b      	ldr	r3, [r3, #32]
  402b36:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  402b38:	68fb      	ldr	r3, [r7, #12]
  402b3a:	f003 0301 	and.w	r3, r3, #1
  402b3e:	2b00      	cmp	r3, #0
  402b40:	d000      	beq.n	402b44 <local_twi_handler+0x200>
					break;
  402b42:	e01b      	b.n	402b7c <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402b44:	69fb      	ldr	r3, [r7, #28]
  402b46:	3301      	adds	r3, #1
  402b48:	61fb      	str	r3, [r7, #28]
  402b4a:	69fb      	ldr	r3, [r7, #28]
  402b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b50:	d103      	bne.n	402b5a <local_twi_handler+0x216>
					transfer_timeout = true;
  402b52:	2301      	movs	r3, #1
  402b54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  402b58:	e010      	b.n	402b7c <local_twi_handler+0x238>
				}
			}
  402b5a:	e7ea      	b.n	402b32 <local_twi_handler+0x1ee>
  402b5c:	00412d9c 	.word	0x00412d9c
  402b60:	00405599 	.word	0x00405599
  402b64:	004055b1 	.word	0x004055b1
  402b68:	0040468d 	.word	0x0040468d
  402b6c:	00405579 	.word	0x00405579
  402b70:	20000a70 	.word	0x20000a70
  402b74:	20000a60 	.word	0x20000a60
  402b78:	0040651d 	.word	0x0040651d
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402b7c:	4a35      	ldr	r2, [pc, #212]	; (402c54 <local_twi_handler+0x310>)
  402b7e:	687b      	ldr	r3, [r7, #4]
  402b80:	00db      	lsls	r3, r3, #3
  402b82:	4413      	add	r3, r2
  402b84:	685b      	ldr	r3, [r3, #4]
  402b86:	2b00      	cmp	r3, #0
  402b88:	d00c      	beq.n	402ba4 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  402b8a:	4a32      	ldr	r2, [pc, #200]	; (402c54 <local_twi_handler+0x310>)
  402b8c:	687b      	ldr	r3, [r7, #4]
  402b8e:	00db      	lsls	r3, r3, #3
  402b90:	4413      	add	r3, r2
  402b92:	685a      	ldr	r2, [r3, #4]
  402b94:	f107 0308 	add.w	r3, r7, #8
  402b98:	4610      	mov	r0, r2
  402b9a:	2100      	movs	r1, #0
  402b9c:	461a      	mov	r2, r3
  402b9e:	2300      	movs	r3, #0
  402ba0:	4c2d      	ldr	r4, [pc, #180]	; (402c58 <local_twi_handler+0x314>)
  402ba2:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402ba4:	69fb      	ldr	r3, [r7, #28]
  402ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402baa:	d011      	beq.n	402bd0 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  402bac:	4b2b      	ldr	r3, [pc, #172]	; (402c5c <local_twi_handler+0x318>)
  402bae:	687a      	ldr	r2, [r7, #4]
  402bb0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402bb4:	2b00      	cmp	r3, #0
  402bb6:	d00b      	beq.n	402bd0 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  402bb8:	4b28      	ldr	r3, [pc, #160]	; (402c5c <local_twi_handler+0x318>)
  402bba:	687a      	ldr	r2, [r7, #4]
  402bbc:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402bc0:	f107 0308 	add.w	r3, r7, #8
  402bc4:	4610      	mov	r0, r2
  402bc6:	2100      	movs	r1, #0
  402bc8:	461a      	mov	r2, r3
  402bca:	2300      	movs	r3, #0
  402bcc:	4c22      	ldr	r4, [pc, #136]	; (402c58 <local_twi_handler+0x314>)
  402bce:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  402bd0:	697b      	ldr	r3, [r7, #20]
  402bd2:	f403 7350 	and.w	r3, r3, #832	; 0x340
  402bd6:	2b00      	cmp	r3, #0
  402bd8:	d103      	bne.n	402be2 <local_twi_handler+0x29e>
  402bda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402bde:	2b00      	cmp	r3, #0
  402be0:	d02f      	beq.n	402c42 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  402be2:	4a1f      	ldr	r2, [pc, #124]	; (402c60 <local_twi_handler+0x31c>)
  402be4:	687b      	ldr	r3, [r7, #4]
  402be6:	011b      	lsls	r3, r3, #4
  402be8:	4413      	add	r3, r2
  402bea:	685b      	ldr	r3, [r3, #4]
  402bec:	4618      	mov	r0, r3
  402bee:	f240 2102 	movw	r1, #514	; 0x202
  402bf2:	4b1c      	ldr	r3, [pc, #112]	; (402c64 <local_twi_handler+0x320>)
  402bf4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  402bf6:	697b      	ldr	r3, [r7, #20]
  402bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402bfc:	2b00      	cmp	r3, #0
  402bfe:	d102      	bne.n	402c06 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  402c00:	69bb      	ldr	r3, [r7, #24]
  402c02:	2202      	movs	r2, #2
  402c04:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402c06:	69b8      	ldr	r0, [r7, #24]
  402c08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402c0c:	4b16      	ldr	r3, [pc, #88]	; (402c68 <local_twi_handler+0x324>)
  402c0e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402c10:	69b8      	ldr	r0, [r7, #24]
  402c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402c16:	4b14      	ldr	r3, [pc, #80]	; (402c68 <local_twi_handler+0x324>)
  402c18:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402c1a:	4a0e      	ldr	r2, [pc, #56]	; (402c54 <local_twi_handler+0x310>)
  402c1c:	687b      	ldr	r3, [r7, #4]
  402c1e:	00db      	lsls	r3, r3, #3
  402c20:	4413      	add	r3, r2
  402c22:	685b      	ldr	r3, [r3, #4]
  402c24:	2b00      	cmp	r3, #0
  402c26:	d00c      	beq.n	402c42 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  402c28:	4a0a      	ldr	r2, [pc, #40]	; (402c54 <local_twi_handler+0x310>)
  402c2a:	687b      	ldr	r3, [r7, #4]
  402c2c:	00db      	lsls	r3, r3, #3
  402c2e:	4413      	add	r3, r2
  402c30:	685a      	ldr	r2, [r3, #4]
  402c32:	f107 0308 	add.w	r3, r7, #8
  402c36:	4610      	mov	r0, r2
  402c38:	2100      	movs	r1, #0
  402c3a:	461a      	mov	r2, r3
  402c3c:	2300      	movs	r3, #0
  402c3e:	4c06      	ldr	r4, [pc, #24]	; (402c58 <local_twi_handler+0x314>)
  402c40:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  402c42:	68bb      	ldr	r3, [r7, #8]
  402c44:	2b00      	cmp	r3, #0
  402c46:	d001      	beq.n	402c4c <local_twi_handler+0x308>
  402c48:	4b08      	ldr	r3, [pc, #32]	; (402c6c <local_twi_handler+0x328>)
  402c4a:	4798      	blx	r3
}
  402c4c:	372c      	adds	r7, #44	; 0x2c
  402c4e:	46bd      	mov	sp, r7
  402c50:	bd90      	pop	{r4, r7, pc}
  402c52:	bf00      	nop
  402c54:	20000a60 	.word	0x20000a60
  402c58:	0040651d 	.word	0x0040651d
  402c5c:	20000a68 	.word	0x20000a68
  402c60:	00412d9c 	.word	0x00412d9c
  402c64:	0040468d 	.word	0x0040468d
  402c68:	00405579 	.word	0x00405579
  402c6c:	00405db9 	.word	0x00405db9

00402c70 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  402c70:	b580      	push	{r7, lr}
  402c72:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  402c74:	2000      	movs	r0, #0
  402c76:	4b01      	ldr	r3, [pc, #4]	; (402c7c <TWI0_Handler+0xc>)
  402c78:	4798      	blx	r3
}
  402c7a:	bd80      	pop	{r7, pc}
  402c7c:	00402945 	.word	0x00402945

00402c80 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  402c80:	b580      	push	{r7, lr}
  402c82:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  402c84:	2001      	movs	r0, #1
  402c86:	4b01      	ldr	r3, [pc, #4]	; (402c8c <TWI1_Handler+0xc>)
  402c88:	4798      	blx	r3
}
  402c8a:	bd80      	pop	{r7, pc}
  402c8c:	00402945 	.word	0x00402945

00402c90 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  402c90:	b580      	push	{r7, lr}
  402c92:	b088      	sub	sp, #32
  402c94:	af00      	add	r7, sp, #0
  402c96:	60f8      	str	r0, [r7, #12]
  402c98:	60b9      	str	r1, [r7, #8]
  402c9a:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  402c9c:	2301      	movs	r3, #1
  402c9e:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  402ca0:	489b      	ldr	r0, [pc, #620]	; (402f10 <freertos_uart_serial_init+0x280>)
  402ca2:	2101      	movs	r1, #1
  402ca4:	68fa      	ldr	r2, [r7, #12]
  402ca6:	4b9b      	ldr	r3, [pc, #620]	; (402f14 <freertos_uart_serial_init+0x284>)
  402ca8:	4798      	blx	r3
  402caa:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  402cac:	687b      	ldr	r3, [r7, #4]
  402cae:	7b1a      	ldrb	r2, [r3, #12]
  402cb0:	f107 0314 	add.w	r3, r7, #20
  402cb4:	4610      	mov	r0, r2
  402cb6:	4619      	mov	r1, r3
  402cb8:	2201      	movs	r2, #1
  402cba:	4b97      	ldr	r3, [pc, #604]	; (402f18 <freertos_uart_serial_init+0x288>)
  402cbc:	4798      	blx	r3
  402cbe:	4603      	mov	r3, r0
  402cc0:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  402cc2:	69bb      	ldr	r3, [r7, #24]
  402cc4:	2b00      	cmp	r3, #0
  402cc6:	f300 811b 	bgt.w	402f00 <freertos_uart_serial_init+0x270>
  402cca:	7dfb      	ldrb	r3, [r7, #23]
  402ccc:	2b00      	cmp	r3, #0
  402cce:	f000 8117 	beq.w	402f00 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  402cd2:	4992      	ldr	r1, [pc, #584]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402cd4:	69ba      	ldr	r2, [r7, #24]
  402cd6:	4613      	mov	r3, r2
  402cd8:	00db      	lsls	r3, r3, #3
  402cda:	1a9b      	subs	r3, r3, r2
  402cdc:	009b      	lsls	r3, r3, #2
  402cde:	440b      	add	r3, r1
  402ce0:	3318      	adds	r3, #24
  402ce2:	681b      	ldr	r3, [r3, #0]
  402ce4:	2b00      	cmp	r3, #0
  402ce6:	d003      	beq.n	402cf0 <freertos_uart_serial_init+0x60>
  402ce8:	4b8d      	ldr	r3, [pc, #564]	; (402f20 <freertos_uart_serial_init+0x290>)
  402cea:	4798      	blx	r3
  402cec:	bf00      	nop
  402cee:	e7fd      	b.n	402cec <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  402cf0:	68f8      	ldr	r0, [r7, #12]
  402cf2:	4b8c      	ldr	r3, [pc, #560]	; (402f24 <freertos_uart_serial_init+0x294>)
  402cf4:	4798      	blx	r3
		uart_disable_rx(p_uart);
  402cf6:	68f8      	ldr	r0, [r7, #12]
  402cf8:	4b8b      	ldr	r3, [pc, #556]	; (402f28 <freertos_uart_serial_init+0x298>)
  402cfa:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  402cfc:	4a84      	ldr	r2, [pc, #528]	; (402f10 <freertos_uart_serial_init+0x280>)
  402cfe:	69bb      	ldr	r3, [r7, #24]
  402d00:	011b      	lsls	r3, r3, #4
  402d02:	4413      	add	r3, r2
  402d04:	685b      	ldr	r3, [r3, #4]
  402d06:	4618      	mov	r0, r3
  402d08:	f240 2102 	movw	r1, #514	; 0x202
  402d0c:	4b87      	ldr	r3, [pc, #540]	; (402f2c <freertos_uart_serial_init+0x29c>)
  402d0e:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  402d10:	4a7f      	ldr	r2, [pc, #508]	; (402f10 <freertos_uart_serial_init+0x280>)
  402d12:	69bb      	ldr	r3, [r7, #24]
  402d14:	011b      	lsls	r3, r3, #4
  402d16:	4413      	add	r3, r2
  402d18:	3308      	adds	r3, #8
  402d1a:	681b      	ldr	r3, [r3, #0]
  402d1c:	4618      	mov	r0, r3
  402d1e:	4b84      	ldr	r3, [pc, #528]	; (402f30 <freertos_uart_serial_init+0x2a0>)
  402d20:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  402d22:	687b      	ldr	r3, [r7, #4]
  402d24:	7b1b      	ldrb	r3, [r3, #12]
  402d26:	2b01      	cmp	r3, #1
  402d28:	d000      	beq.n	402d2c <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  402d2a:	e004      	b.n	402d36 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  402d2c:	68f8      	ldr	r0, [r7, #12]
  402d2e:	68b9      	ldr	r1, [r7, #8]
  402d30:	4b80      	ldr	r3, [pc, #512]	; (402f34 <freertos_uart_serial_init+0x2a4>)
  402d32:	4798      	blx	r3
			break;
  402d34:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  402d36:	68f8      	ldr	r0, [r7, #12]
  402d38:	f04f 31ff 	mov.w	r1, #4294967295
  402d3c:	4b7e      	ldr	r3, [pc, #504]	; (402f38 <freertos_uart_serial_init+0x2a8>)
  402d3e:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  402d40:	687b      	ldr	r3, [r7, #4]
  402d42:	7b5a      	ldrb	r2, [r3, #13]
  402d44:	69bb      	ldr	r3, [r7, #24]
  402d46:	00d9      	lsls	r1, r3, #3
  402d48:	4b7c      	ldr	r3, [pc, #496]	; (402f3c <freertos_uart_serial_init+0x2ac>)
  402d4a:	440b      	add	r3, r1
  402d4c:	4610      	mov	r0, r2
  402d4e:	4619      	mov	r1, r3
  402d50:	2200      	movs	r2, #0
  402d52:	4b7b      	ldr	r3, [pc, #492]	; (402f40 <freertos_uart_serial_init+0x2b0>)
  402d54:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  402d56:	687b      	ldr	r3, [r7, #4]
  402d58:	681b      	ldr	r3, [r3, #0]
  402d5a:	2b00      	cmp	r3, #0
  402d5c:	f000 80a7 	beq.w	402eae <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  402d60:	f04f 30ff 	mov.w	r0, #4294967295
  402d64:	2100      	movs	r1, #0
  402d66:	4b77      	ldr	r3, [pc, #476]	; (402f44 <freertos_uart_serial_init+0x2b4>)
  402d68:	4798      	blx	r3
  402d6a:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  402d6c:	486b      	ldr	r0, [pc, #428]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402d6e:	69ba      	ldr	r2, [r7, #24]
  402d70:	4613      	mov	r3, r2
  402d72:	00db      	lsls	r3, r3, #3
  402d74:	1a9b      	subs	r3, r3, r2
  402d76:	009b      	lsls	r3, r3, #2
  402d78:	4403      	add	r3, r0
  402d7a:	3310      	adds	r3, #16
  402d7c:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  402d7e:	4967      	ldr	r1, [pc, #412]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402d80:	69ba      	ldr	r2, [r7, #24]
  402d82:	4613      	mov	r3, r2
  402d84:	00db      	lsls	r3, r3, #3
  402d86:	1a9b      	subs	r3, r3, r2
  402d88:	009b      	lsls	r3, r3, #2
  402d8a:	440b      	add	r3, r1
  402d8c:	3310      	adds	r3, #16
  402d8e:	681b      	ldr	r3, [r3, #0]
  402d90:	2b00      	cmp	r3, #0
  402d92:	d103      	bne.n	402d9c <freertos_uart_serial_init+0x10c>
  402d94:	4b62      	ldr	r3, [pc, #392]	; (402f20 <freertos_uart_serial_init+0x290>)
  402d96:	4798      	blx	r3
  402d98:	bf00      	nop
  402d9a:	e7fd      	b.n	402d98 <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  402d9c:	687b      	ldr	r3, [r7, #4]
  402d9e:	681b      	ldr	r3, [r3, #0]
  402da0:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  402da2:	485e      	ldr	r0, [pc, #376]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402da4:	69ba      	ldr	r2, [r7, #24]
  402da6:	4613      	mov	r3, r2
  402da8:	00db      	lsls	r3, r3, #3
  402daa:	1a9b      	subs	r3, r3, r2
  402dac:	009b      	lsls	r3, r3, #2
  402dae:	4403      	add	r3, r0
  402db0:	3308      	adds	r3, #8
  402db2:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  402db4:	687b      	ldr	r3, [r7, #4]
  402db6:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  402db8:	4858      	ldr	r0, [pc, #352]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402dba:	69ba      	ldr	r2, [r7, #24]
  402dbc:	4613      	mov	r3, r2
  402dbe:	00db      	lsls	r3, r3, #3
  402dc0:	1a9b      	subs	r3, r3, r2
  402dc2:	009b      	lsls	r3, r3, #2
  402dc4:	4403      	add	r3, r0
  402dc6:	3308      	adds	r3, #8
  402dc8:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  402dca:	4a51      	ldr	r2, [pc, #324]	; (402f10 <freertos_uart_serial_init+0x280>)
  402dcc:	69bb      	ldr	r3, [r7, #24]
  402dce:	011b      	lsls	r3, r3, #4
  402dd0:	4413      	add	r3, r2
  402dd2:	6859      	ldr	r1, [r3, #4]
  402dd4:	69ba      	ldr	r2, [r7, #24]
  402dd6:	4613      	mov	r3, r2
  402dd8:	00db      	lsls	r3, r3, #3
  402dda:	1a9b      	subs	r3, r3, r2
  402ddc:	009b      	lsls	r3, r3, #2
  402dde:	f103 0208 	add.w	r2, r3, #8
  402de2:	4b4e      	ldr	r3, [pc, #312]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402de4:	4413      	add	r3, r2
  402de6:	4608      	mov	r0, r1
  402de8:	4619      	mov	r1, r3
  402dea:	2200      	movs	r2, #0
  402dec:	4b56      	ldr	r3, [pc, #344]	; (402f48 <freertos_uart_serial_init+0x2b8>)
  402dee:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  402df0:	687b      	ldr	r3, [r7, #4]
  402df2:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  402df4:	4849      	ldr	r0, [pc, #292]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402df6:	69ba      	ldr	r2, [r7, #24]
  402df8:	4613      	mov	r3, r2
  402dfa:	00db      	lsls	r3, r3, #3
  402dfc:	1a9b      	subs	r3, r3, r2
  402dfe:	009b      	lsls	r3, r3, #2
  402e00:	4403      	add	r3, r0
  402e02:	3318      	adds	r3, #24
  402e04:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  402e06:	4945      	ldr	r1, [pc, #276]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e08:	69ba      	ldr	r2, [r7, #24]
  402e0a:	4613      	mov	r3, r2
  402e0c:	00db      	lsls	r3, r3, #3
  402e0e:	1a9b      	subs	r3, r3, r2
  402e10:	009b      	lsls	r3, r3, #2
  402e12:	440b      	add	r3, r1
  402e14:	3308      	adds	r3, #8
  402e16:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  402e18:	4840      	ldr	r0, [pc, #256]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e1a:	69ba      	ldr	r2, [r7, #24]
  402e1c:	4613      	mov	r3, r2
  402e1e:	00db      	lsls	r3, r3, #3
  402e20:	1a9b      	subs	r3, r3, r2
  402e22:	009b      	lsls	r3, r3, #2
  402e24:	4403      	add	r3, r0
  402e26:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  402e28:	493c      	ldr	r1, [pc, #240]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e2a:	69ba      	ldr	r2, [r7, #24]
  402e2c:	4613      	mov	r3, r2
  402e2e:	00db      	lsls	r3, r3, #3
  402e30:	1a9b      	subs	r3, r3, r2
  402e32:	009b      	lsls	r3, r3, #2
  402e34:	440b      	add	r3, r1
  402e36:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  402e38:	687b      	ldr	r3, [r7, #4]
  402e3a:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  402e3c:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  402e3e:	4837      	ldr	r0, [pc, #220]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e40:	69ba      	ldr	r2, [r7, #24]
  402e42:	4613      	mov	r3, r2
  402e44:	00db      	lsls	r3, r3, #3
  402e46:	1a9b      	subs	r3, r3, r2
  402e48:	009b      	lsls	r3, r3, #2
  402e4a:	4403      	add	r3, r0
  402e4c:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  402e4e:	687b      	ldr	r3, [r7, #4]
  402e50:	7b5b      	ldrb	r3, [r3, #13]
  402e52:	f003 0302 	and.w	r3, r3, #2
  402e56:	2b00      	cmp	r3, #0
  402e58:	d01b      	beq.n	402e92 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  402e5a:	2001      	movs	r0, #1
  402e5c:	4b3b      	ldr	r3, [pc, #236]	; (402f4c <freertos_uart_serial_init+0x2bc>)
  402e5e:	4798      	blx	r3
  402e60:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  402e62:	482e      	ldr	r0, [pc, #184]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e64:	69ba      	ldr	r2, [r7, #24]
  402e66:	4613      	mov	r3, r2
  402e68:	00db      	lsls	r3, r3, #3
  402e6a:	1a9b      	subs	r3, r3, r2
  402e6c:	009b      	lsls	r3, r3, #2
  402e6e:	4403      	add	r3, r0
  402e70:	3310      	adds	r3, #16
  402e72:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  402e74:	4929      	ldr	r1, [pc, #164]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402e76:	69ba      	ldr	r2, [r7, #24]
  402e78:	4613      	mov	r3, r2
  402e7a:	00db      	lsls	r3, r3, #3
  402e7c:	1a9b      	subs	r3, r3, r2
  402e7e:	009b      	lsls	r3, r3, #2
  402e80:	440b      	add	r3, r1
  402e82:	3310      	adds	r3, #16
  402e84:	685b      	ldr	r3, [r3, #4]
  402e86:	2b00      	cmp	r3, #0
  402e88:	d103      	bne.n	402e92 <freertos_uart_serial_init+0x202>
  402e8a:	4b25      	ldr	r3, [pc, #148]	; (402f20 <freertos_uart_serial_init+0x290>)
  402e8c:	4798      	blx	r3
  402e8e:	bf00      	nop
  402e90:	e7fd      	b.n	402e8e <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  402e92:	68f8      	ldr	r0, [r7, #12]
  402e94:	2109      	movs	r1, #9
  402e96:	4b2e      	ldr	r3, [pc, #184]	; (402f50 <freertos_uart_serial_init+0x2c0>)
  402e98:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  402e9a:	4a1d      	ldr	r2, [pc, #116]	; (402f10 <freertos_uart_serial_init+0x280>)
  402e9c:	69bb      	ldr	r3, [r7, #24]
  402e9e:	011b      	lsls	r3, r3, #4
  402ea0:	4413      	add	r3, r2
  402ea2:	685b      	ldr	r3, [r3, #4]
  402ea4:	4618      	mov	r0, r3
  402ea6:	2101      	movs	r1, #1
  402ea8:	4b2a      	ldr	r3, [pc, #168]	; (402f54 <freertos_uart_serial_init+0x2c4>)
  402eaa:	4798      	blx	r3
  402eac:	e009      	b.n	402ec2 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  402eae:	491b      	ldr	r1, [pc, #108]	; (402f1c <freertos_uart_serial_init+0x28c>)
  402eb0:	69ba      	ldr	r2, [r7, #24]
  402eb2:	4613      	mov	r3, r2
  402eb4:	00db      	lsls	r3, r3, #3
  402eb6:	1a9b      	subs	r3, r3, r2
  402eb8:	009b      	lsls	r3, r3, #2
  402eba:	440b      	add	r3, r1
  402ebc:	3318      	adds	r3, #24
  402ebe:	2201      	movs	r2, #1
  402ec0:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  402ec2:	4a13      	ldr	r2, [pc, #76]	; (402f10 <freertos_uart_serial_init+0x280>)
  402ec4:	69bb      	ldr	r3, [r7, #24]
  402ec6:	011b      	lsls	r3, r3, #4
  402ec8:	4413      	add	r3, r2
  402eca:	3308      	adds	r3, #8
  402ecc:	791a      	ldrb	r2, [r3, #4]
  402ece:	687b      	ldr	r3, [r7, #4]
  402ed0:	689b      	ldr	r3, [r3, #8]
  402ed2:	b252      	sxtb	r2, r2
  402ed4:	4610      	mov	r0, r2
  402ed6:	4619      	mov	r1, r3
  402ed8:	4b1f      	ldr	r3, [pc, #124]	; (402f58 <freertos_uart_serial_init+0x2c8>)
  402eda:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402edc:	4a0c      	ldr	r2, [pc, #48]	; (402f10 <freertos_uart_serial_init+0x280>)
  402ede:	69bb      	ldr	r3, [r7, #24]
  402ee0:	011b      	lsls	r3, r3, #4
  402ee2:	4413      	add	r3, r2
  402ee4:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  402ee6:	4618      	mov	r0, r3
  402ee8:	21e0      	movs	r1, #224	; 0xe0
  402eea:	4b19      	ldr	r3, [pc, #100]	; (402f50 <freertos_uart_serial_init+0x2c0>)
  402eec:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  402eee:	68f8      	ldr	r0, [r7, #12]
  402ef0:	4b1a      	ldr	r3, [pc, #104]	; (402f5c <freertos_uart_serial_init+0x2cc>)
  402ef2:	4798      	blx	r3
		uart_enable_rx(p_uart);
  402ef4:	68f8      	ldr	r0, [r7, #12]
  402ef6:	4b1a      	ldr	r3, [pc, #104]	; (402f60 <freertos_uart_serial_init+0x2d0>)
  402ef8:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  402efa:	68fb      	ldr	r3, [r7, #12]
  402efc:	61fb      	str	r3, [r7, #28]
  402efe:	e001      	b.n	402f04 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  402f00:	2300      	movs	r3, #0
  402f02:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  402f04:	69fb      	ldr	r3, [r7, #28]
}
  402f06:	4618      	mov	r0, r3
  402f08:	3720      	adds	r7, #32
  402f0a:	46bd      	mov	sp, r7
  402f0c:	bd80      	pop	{r7, pc}
  402f0e:	bf00      	nop
  402f10:	00412dac 	.word	0x00412dac
  402f14:	00401ead 	.word	0x00401ead
  402f18:	00401eed 	.word	0x00401eed
  402f1c:	20000a78 	.word	0x20000a78
  402f20:	00405e15 	.word	0x00405e15
  402f24:	0040567d 	.word	0x0040567d
  402f28:	004056ad 	.word	0x004056ad
  402f2c:	0040468d 	.word	0x0040468d
  402f30:	004050d9 	.word	0x004050d9
  402f34:	00405601 	.word	0x00405601
  402f38:	004056e1 	.word	0x004056e1
  402f3c:	20000a94 	.word	0x20000a94
  402f40:	00401f35 	.word	0x00401f35
  402f44:	00406369 	.word	0x00406369
  402f48:	00404629 	.word	0x00404629
  402f4c:	004062c5 	.word	0x004062c5
  402f50:	004056c5 	.word	0x004056c5
  402f54:	0040466d 	.word	0x0040466d
  402f58:	0040203d 	.word	0x0040203d
  402f5c:	00405665 	.word	0x00405665
  402f60:	00405695 	.word	0x00405695

00402f64 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402f64:	b590      	push	{r4, r7, lr}
  402f66:	b08b      	sub	sp, #44	; 0x2c
  402f68:	af02      	add	r7, sp, #8
  402f6a:	60f8      	str	r0, [r7, #12]
  402f6c:	60b9      	str	r1, [r7, #8]
  402f6e:	607a      	str	r2, [r7, #4]
  402f70:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  402f72:	68fb      	ldr	r3, [r7, #12]
  402f74:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  402f76:	4821      	ldr	r0, [pc, #132]	; (402ffc <freertos_uart_write_packet_async+0x98>)
  402f78:	2101      	movs	r1, #1
  402f7a:	69ba      	ldr	r2, [r7, #24]
  402f7c:	4b20      	ldr	r3, [pc, #128]	; (403000 <freertos_uart_write_packet_async+0x9c>)
  402f7e:	4798      	blx	r3
  402f80:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  402f82:	697b      	ldr	r3, [r7, #20]
  402f84:	2b00      	cmp	r3, #0
  402f86:	dc31      	bgt.n	402fec <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  402f88:	697b      	ldr	r3, [r7, #20]
  402f8a:	00da      	lsls	r2, r3, #3
  402f8c:	4b1d      	ldr	r3, [pc, #116]	; (403004 <freertos_uart_write_packet_async+0xa0>)
  402f8e:	441a      	add	r2, r3
  402f90:	463b      	mov	r3, r7
  402f92:	4610      	mov	r0, r2
  402f94:	4619      	mov	r1, r3
  402f96:	4b1c      	ldr	r3, [pc, #112]	; (403008 <freertos_uart_write_packet_async+0xa4>)
  402f98:	4798      	blx	r3
  402f9a:	4603      	mov	r3, r0
  402f9c:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  402f9e:	f997 301f 	ldrsb.w	r3, [r7, #31]
  402fa2:	2b00      	cmp	r3, #0
  402fa4:	d124      	bne.n	402ff0 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  402fa6:	697b      	ldr	r3, [r7, #20]
  402fa8:	00da      	lsls	r2, r3, #3
  402faa:	4b16      	ldr	r3, [pc, #88]	; (403004 <freertos_uart_write_packet_async+0xa0>)
  402fac:	441a      	add	r2, r3
  402fae:	4913      	ldr	r1, [pc, #76]	; (402ffc <freertos_uart_write_packet_async+0x98>)
  402fb0:	697b      	ldr	r3, [r7, #20]
  402fb2:	011b      	lsls	r3, r3, #4
  402fb4:	440b      	add	r3, r1
  402fb6:	685b      	ldr	r3, [r3, #4]
  402fb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402fba:	9100      	str	r1, [sp, #0]
  402fbc:	2101      	movs	r1, #1
  402fbe:	9101      	str	r1, [sp, #4]
  402fc0:	4610      	mov	r0, r2
  402fc2:	68b9      	ldr	r1, [r7, #8]
  402fc4:	687a      	ldr	r2, [r7, #4]
  402fc6:	4c11      	ldr	r4, [pc, #68]	; (40300c <freertos_uart_write_packet_async+0xa8>)
  402fc8:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  402fca:	69b8      	ldr	r0, [r7, #24]
  402fcc:	2110      	movs	r1, #16
  402fce:	4b10      	ldr	r3, [pc, #64]	; (403010 <freertos_uart_write_packet_async+0xac>)
  402fd0:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  402fd2:	697b      	ldr	r3, [r7, #20]
  402fd4:	00da      	lsls	r2, r3, #3
  402fd6:	4b0b      	ldr	r3, [pc, #44]	; (403004 <freertos_uart_write_packet_async+0xa0>)
  402fd8:	441a      	add	r2, r3
  402fda:	683b      	ldr	r3, [r7, #0]
  402fdc:	4610      	mov	r0, r2
  402fde:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402fe0:	461a      	mov	r2, r3
  402fe2:	4b0c      	ldr	r3, [pc, #48]	; (403014 <freertos_uart_write_packet_async+0xb0>)
  402fe4:	4798      	blx	r3
  402fe6:	4603      	mov	r3, r0
  402fe8:	77fb      	strb	r3, [r7, #31]
  402fea:	e001      	b.n	402ff0 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402fec:	23f8      	movs	r3, #248	; 0xf8
  402fee:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  402ff0:	7ffb      	ldrb	r3, [r7, #31]
  402ff2:	b25b      	sxtb	r3, r3
}
  402ff4:	4618      	mov	r0, r3
  402ff6:	3724      	adds	r7, #36	; 0x24
  402ff8:	46bd      	mov	sp, r7
  402ffa:	bd90      	pop	{r4, r7, pc}
  402ffc:	00412dac 	.word	0x00412dac
  403000:	00401ead 	.word	0x00401ead
  403004:	20000a94 	.word	0x20000a94
  403008:	00402171 	.word	0x00402171
  40300c:	004021e1 	.word	0x004021e1
  403010:	004056c5 	.word	0x004056c5
  403014:	00402281 	.word	0x00402281

00403018 <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  403018:	b590      	push	{r4, r7, lr}
  40301a:	b08b      	sub	sp, #44	; 0x2c
  40301c:	af00      	add	r7, sp, #0
  40301e:	60f8      	str	r0, [r7, #12]
  403020:	60b9      	str	r1, [r7, #8]
  403022:	607a      	str	r2, [r7, #4]
  403024:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  403026:	2300      	movs	r3, #0
  403028:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  40302a:	68fb      	ldr	r3, [r7, #12]
  40302c:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  40302e:	4877      	ldr	r0, [pc, #476]	; (40320c <freertos_uart_serial_read_packet+0x1f4>)
  403030:	2101      	movs	r1, #1
  403032:	69fa      	ldr	r2, [r7, #28]
  403034:	4b76      	ldr	r3, [pc, #472]	; (403210 <freertos_uart_serial_read_packet+0x1f8>)
  403036:	4798      	blx	r3
  403038:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  40303a:	4976      	ldr	r1, [pc, #472]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  40303c:	69ba      	ldr	r2, [r7, #24]
  40303e:	4613      	mov	r3, r2
  403040:	00db      	lsls	r3, r3, #3
  403042:	1a9b      	subs	r3, r3, r2
  403044:	009b      	lsls	r3, r3, #2
  403046:	440b      	add	r3, r1
  403048:	3318      	adds	r3, #24
  40304a:	681b      	ldr	r3, [r3, #0]
  40304c:	2b00      	cmp	r3, #0
  40304e:	d103      	bne.n	403058 <freertos_uart_serial_read_packet+0x40>
  403050:	4b71      	ldr	r3, [pc, #452]	; (403218 <freertos_uart_serial_read_packet+0x200>)
  403052:	4798      	blx	r3
  403054:	bf00      	nop
  403056:	e7fd      	b.n	403054 <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  403058:	496e      	ldr	r1, [pc, #440]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  40305a:	69ba      	ldr	r2, [r7, #24]
  40305c:	4613      	mov	r3, r2
  40305e:	00db      	lsls	r3, r3, #3
  403060:	1a9b      	subs	r3, r3, r2
  403062:	009b      	lsls	r3, r3, #2
  403064:	440b      	add	r3, r1
  403066:	3318      	adds	r3, #24
  403068:	681b      	ldr	r3, [r3, #0]
  40306a:	2b01      	cmp	r3, #1
  40306c:	d103      	bne.n	403076 <freertos_uart_serial_read_packet+0x5e>
  40306e:	4b6a      	ldr	r3, [pc, #424]	; (403218 <freertos_uart_serial_read_packet+0x200>)
  403070:	4798      	blx	r3
  403072:	bf00      	nop
  403074:	e7fd      	b.n	403072 <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  403076:	69bb      	ldr	r3, [r7, #24]
  403078:	2b00      	cmp	r3, #0
  40307a:	f300 80c2 	bgt.w	403202 <freertos_uart_serial_read_packet+0x1ea>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  40307e:	4965      	ldr	r1, [pc, #404]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  403080:	69ba      	ldr	r2, [r7, #24]
  403082:	4613      	mov	r3, r2
  403084:	00db      	lsls	r3, r3, #3
  403086:	1a9b      	subs	r3, r3, r2
  403088:	009b      	lsls	r3, r3, #2
  40308a:	440b      	add	r3, r1
  40308c:	6859      	ldr	r1, [r3, #4]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  40308e:	4861      	ldr	r0, [pc, #388]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  403090:	69ba      	ldr	r2, [r7, #24]
  403092:	4613      	mov	r3, r2
  403094:	00db      	lsls	r3, r3, #3
  403096:	1a9b      	subs	r3, r3, r2
  403098:	009b      	lsls	r3, r3, #2
  40309a:	4403      	add	r3, r0
  40309c:	681b      	ldr	r3, [r3, #0]
  40309e:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  4030a0:	687b      	ldr	r3, [r7, #4]
  4030a2:	429a      	cmp	r2, r3
  4030a4:	f0c0 80ad 	bcc.w	403202 <freertos_uart_serial_read_packet+0x1ea>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  4030a8:	f107 0310 	add.w	r3, r7, #16
  4030ac:	4618      	mov	r0, r3
  4030ae:	4b5b      	ldr	r3, [pc, #364]	; (40321c <freertos_uart_serial_read_packet+0x204>)
  4030b0:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4030b2:	4958      	ldr	r1, [pc, #352]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  4030b4:	69ba      	ldr	r2, [r7, #24]
  4030b6:	4613      	mov	r3, r2
  4030b8:	00db      	lsls	r3, r3, #3
  4030ba:	1a9b      	subs	r3, r3, r2
  4030bc:	009b      	lsls	r3, r3, #2
  4030be:	440b      	add	r3, r1
  4030c0:	3310      	adds	r3, #16
  4030c2:	685b      	ldr	r3, [r3, #4]
  4030c4:	2b00      	cmp	r3, #0
  4030c6:	d02f      	beq.n	403128 <freertos_uart_serial_read_packet+0x110>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  4030c8:	4952      	ldr	r1, [pc, #328]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  4030ca:	69ba      	ldr	r2, [r7, #24]
  4030cc:	4613      	mov	r3, r2
  4030ce:	00db      	lsls	r3, r3, #3
  4030d0:	1a9b      	subs	r3, r3, r2
  4030d2:	009b      	lsls	r3, r3, #2
  4030d4:	440b      	add	r3, r1
  4030d6:	3310      	adds	r3, #16
  4030d8:	685a      	ldr	r2, [r3, #4]
  4030da:	683b      	ldr	r3, [r7, #0]
  4030dc:	4610      	mov	r0, r2
  4030de:	2100      	movs	r1, #0
  4030e0:	461a      	mov	r2, r3
  4030e2:	2300      	movs	r3, #0
  4030e4:	4c4e      	ldr	r4, [pc, #312]	; (403220 <freertos_uart_serial_read_packet+0x208>)
  4030e6:	47a0      	blx	r4
  4030e8:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  4030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4030ec:	2b01      	cmp	r3, #1
  4030ee:	d11d      	bne.n	40312c <freertos_uart_serial_read_packet+0x114>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  4030f0:	f107 0210 	add.w	r2, r7, #16
  4030f4:	463b      	mov	r3, r7
  4030f6:	4610      	mov	r0, r2
  4030f8:	4619      	mov	r1, r3
  4030fa:	4b4a      	ldr	r3, [pc, #296]	; (403224 <freertos_uart_serial_read_packet+0x20c>)
  4030fc:	4798      	blx	r3
  4030fe:	4603      	mov	r3, r0
  403100:	2b01      	cmp	r3, #1
  403102:	d113      	bne.n	40312c <freertos_uart_serial_read_packet+0x114>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  403104:	2300      	movs	r3, #0
  403106:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403108:	4942      	ldr	r1, [pc, #264]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  40310a:	69ba      	ldr	r2, [r7, #24]
  40310c:	4613      	mov	r3, r2
  40310e:	00db      	lsls	r3, r3, #3
  403110:	1a9b      	subs	r3, r3, r2
  403112:	009b      	lsls	r3, r3, #2
  403114:	440b      	add	r3, r1
  403116:	3310      	adds	r3, #16
  403118:	685b      	ldr	r3, [r3, #4]
  40311a:	4618      	mov	r0, r3
  40311c:	2100      	movs	r1, #0
  40311e:	2200      	movs	r2, #0
  403120:	2300      	movs	r3, #0
  403122:	4c41      	ldr	r4, [pc, #260]	; (403228 <freertos_uart_serial_read_packet+0x210>)
  403124:	47a0      	blx	r4
  403126:	e001      	b.n	40312c <freertos_uart_serial_read_packet+0x114>
					}
				}
			} else {
				attempt_read = pdTRUE;
  403128:	2301      	movs	r3, #1
  40312a:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  40312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40312e:	2b01      	cmp	r3, #1
  403130:	d167      	bne.n	403202 <freertos_uart_serial_read_packet+0x1ea>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  403132:	4938      	ldr	r1, [pc, #224]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  403134:	69ba      	ldr	r2, [r7, #24]
  403136:	4613      	mov	r3, r2
  403138:	00db      	lsls	r3, r3, #3
  40313a:	1a9b      	subs	r3, r3, r2
  40313c:	009b      	lsls	r3, r3, #2
  40313e:	440b      	add	r3, r1
  403140:	3310      	adds	r3, #16
  403142:	681a      	ldr	r2, [r3, #0]
  403144:	683b      	ldr	r3, [r7, #0]
  403146:	4610      	mov	r0, r2
  403148:	2100      	movs	r1, #0
  40314a:	461a      	mov	r2, r3
  40314c:	2300      	movs	r3, #0
  40314e:	4c34      	ldr	r4, [pc, #208]	; (403220 <freertos_uart_serial_read_packet+0x208>)
  403150:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403152:	69ba      	ldr	r2, [r7, #24]
  403154:	4613      	mov	r3, r2
  403156:	00db      	lsls	r3, r3, #3
  403158:	1a9b      	subs	r3, r3, r2
  40315a:	009b      	lsls	r3, r3, #2
  40315c:	4a2d      	ldr	r2, [pc, #180]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  40315e:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  403160:	4a2a      	ldr	r2, [pc, #168]	; (40320c <freertos_uart_serial_read_packet+0x1f4>)
  403162:	69bb      	ldr	r3, [r7, #24]
  403164:	011b      	lsls	r3, r3, #4
  403166:	4413      	add	r3, r2
  403168:	685b      	ldr	r3, [r3, #4]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  40316a:	6819      	ldr	r1, [r3, #0]
  40316c:	68ba      	ldr	r2, [r7, #8]
  40316e:	6a3b      	ldr	r3, [r7, #32]
  403170:	441a      	add	r2, r3
  403172:	687c      	ldr	r4, [r7, #4]
  403174:	6a3b      	ldr	r3, [r7, #32]
  403176:	1ae3      	subs	r3, r4, r3
  403178:	4c2c      	ldr	r4, [pc, #176]	; (40322c <freertos_uart_serial_read_packet+0x214>)
  40317a:	47a0      	blx	r4
  40317c:	4603      	mov	r3, r0
  40317e:	6a3a      	ldr	r2, [r7, #32]
  403180:	4413      	add	r3, r2
  403182:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  403184:	6a3b      	ldr	r3, [r7, #32]
  403186:	2b00      	cmp	r3, #0
  403188:	d013      	beq.n	4031b2 <freertos_uart_serial_read_packet+0x19a>
						taskENTER_CRITICAL();
  40318a:	4b29      	ldr	r3, [pc, #164]	; (403230 <freertos_uart_serial_read_packet+0x218>)
  40318c:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  40318e:	4921      	ldr	r1, [pc, #132]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  403190:	69ba      	ldr	r2, [r7, #24]
  403192:	4613      	mov	r3, r2
  403194:	00db      	lsls	r3, r3, #3
  403196:	1a9b      	subs	r3, r3, r2
  403198:	009b      	lsls	r3, r3, #2
  40319a:	440b      	add	r3, r1
  40319c:	3308      	adds	r3, #8
  40319e:	685b      	ldr	r3, [r3, #4]
  4031a0:	2b00      	cmp	r3, #0
  4031a2:	d104      	bne.n	4031ae <freertos_uart_serial_read_packet+0x196>
								configure_rx_dma(uart_index, data_removed);
  4031a4:	69bb      	ldr	r3, [r7, #24]
  4031a6:	4618      	mov	r0, r3
  4031a8:	2101      	movs	r1, #1
  4031aa:	4b22      	ldr	r3, [pc, #136]	; (403234 <freertos_uart_serial_read_packet+0x21c>)
  4031ac:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  4031ae:	4b22      	ldr	r3, [pc, #136]	; (403238 <freertos_uart_serial_read_packet+0x220>)
  4031b0:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  4031b2:	6a3a      	ldr	r2, [r7, #32]
  4031b4:	687b      	ldr	r3, [r7, #4]
  4031b6:	429a      	cmp	r2, r3
  4031b8:	d209      	bcs.n	4031ce <freertos_uart_serial_read_packet+0x1b6>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  4031ba:	f107 0210 	add.w	r2, r7, #16
  4031be:	463b      	mov	r3, r7
  4031c0:	4610      	mov	r0, r2
  4031c2:	4619      	mov	r1, r3
  4031c4:	4b17      	ldr	r3, [pc, #92]	; (403224 <freertos_uart_serial_read_packet+0x20c>)
  4031c6:	4798      	blx	r3
  4031c8:	4603      	mov	r3, r0
  4031ca:	2b00      	cmp	r3, #0
  4031cc:	d0b1      	beq.n	403132 <freertos_uart_serial_read_packet+0x11a>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4031ce:	4911      	ldr	r1, [pc, #68]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  4031d0:	69ba      	ldr	r2, [r7, #24]
  4031d2:	4613      	mov	r3, r2
  4031d4:	00db      	lsls	r3, r3, #3
  4031d6:	1a9b      	subs	r3, r3, r2
  4031d8:	009b      	lsls	r3, r3, #2
  4031da:	440b      	add	r3, r1
  4031dc:	3310      	adds	r3, #16
  4031de:	685b      	ldr	r3, [r3, #4]
  4031e0:	2b00      	cmp	r3, #0
  4031e2:	d00e      	beq.n	403202 <freertos_uart_serial_read_packet+0x1ea>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  4031e4:	490b      	ldr	r1, [pc, #44]	; (403214 <freertos_uart_serial_read_packet+0x1fc>)
  4031e6:	69ba      	ldr	r2, [r7, #24]
  4031e8:	4613      	mov	r3, r2
  4031ea:	00db      	lsls	r3, r3, #3
  4031ec:	1a9b      	subs	r3, r3, r2
  4031ee:	009b      	lsls	r3, r3, #2
  4031f0:	440b      	add	r3, r1
  4031f2:	3310      	adds	r3, #16
  4031f4:	685b      	ldr	r3, [r3, #4]
  4031f6:	4618      	mov	r0, r3
  4031f8:	2100      	movs	r1, #0
  4031fa:	2200      	movs	r2, #0
  4031fc:	2300      	movs	r3, #0
  4031fe:	4c0a      	ldr	r4, [pc, #40]	; (403228 <freertos_uart_serial_read_packet+0x210>)
  403200:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  403202:	6a3b      	ldr	r3, [r7, #32]
}
  403204:	4618      	mov	r0, r3
  403206:	372c      	adds	r7, #44	; 0x2c
  403208:	46bd      	mov	sp, r7
  40320a:	bd90      	pop	{r4, r7, pc}
  40320c:	00412dac 	.word	0x00412dac
  403210:	00401ead 	.word	0x00401ead
  403214:	20000a78 	.word	0x20000a78
  403218:	00405e15 	.word	0x00405e15
  40321c:	00407471 	.word	0x00407471
  403220:	004065d9 	.word	0x004065d9
  403224:	004074a9 	.word	0x004074a9
  403228:	004063ad 	.word	0x004063ad
  40322c:	0040209d 	.word	0x0040209d
  403230:	00405dd1 	.word	0x00405dd1
  403234:	0040323d 	.word	0x0040323d
  403238:	00405ded 	.word	0x00405ded

0040323c <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  40323c:	b580      	push	{r7, lr}
  40323e:	b084      	sub	sp, #16
  403240:	af00      	add	r7, sp, #0
  403242:	6078      	str	r0, [r7, #4]
  403244:	460b      	mov	r3, r1
  403246:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403248:	687a      	ldr	r2, [r7, #4]
  40324a:	4613      	mov	r3, r2
  40324c:	00db      	lsls	r3, r3, #3
  40324e:	1a9b      	subs	r3, r3, r2
  403250:	009b      	lsls	r3, r3, #2
  403252:	4a36      	ldr	r2, [pc, #216]	; (40332c <configure_rx_dma+0xf0>)
  403254:	4413      	add	r3, r2
  403256:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403258:	68fb      	ldr	r3, [r7, #12]
  40325a:	699b      	ldr	r3, [r3, #24]
  40325c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40325e:	68fb      	ldr	r3, [r7, #12]
  403260:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403262:	429a      	cmp	r2, r3
  403264:	d10e      	bne.n	403284 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  403266:	78fb      	ldrb	r3, [r7, #3]
  403268:	2b00      	cmp	r3, #0
  40326a:	d103      	bne.n	403274 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  40326c:	68fb      	ldr	r3, [r7, #12]
  40326e:	2200      	movs	r2, #0
  403270:	60da      	str	r2, [r3, #12]
  403272:	e01e      	b.n	4032b2 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403274:	68fb      	ldr	r3, [r7, #12]
  403276:	685a      	ldr	r2, [r3, #4]
  403278:	68fb      	ldr	r3, [r7, #12]
  40327a:	689b      	ldr	r3, [r3, #8]
  40327c:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  40327e:	68fb      	ldr	r3, [r7, #12]
  403280:	60da      	str	r2, [r3, #12]
  403282:	e016      	b.n	4032b2 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403284:	68fb      	ldr	r3, [r7, #12]
  403286:	699b      	ldr	r3, [r3, #24]
  403288:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40328a:	68fb      	ldr	r3, [r7, #12]
  40328c:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40328e:	429a      	cmp	r2, r3
  403290:	d908      	bls.n	4032a4 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403292:	68fb      	ldr	r3, [r7, #12]
  403294:	699b      	ldr	r3, [r3, #24]
  403296:	461a      	mov	r2, r3
  403298:	68fb      	ldr	r3, [r7, #12]
  40329a:	689b      	ldr	r3, [r3, #8]
  40329c:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  40329e:	68fb      	ldr	r3, [r7, #12]
  4032a0:	60da      	str	r2, [r3, #12]
  4032a2:	e006      	b.n	4032b2 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4032a4:	68fb      	ldr	r3, [r7, #12]
  4032a6:	685a      	ldr	r2, [r3, #4]
  4032a8:	68fb      	ldr	r3, [r7, #12]
  4032aa:	689b      	ldr	r3, [r3, #8]
  4032ac:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  4032ae:	68fb      	ldr	r3, [r7, #12]
  4032b0:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  4032b2:	68fb      	ldr	r3, [r7, #12]
  4032b4:	689a      	ldr	r2, [r3, #8]
  4032b6:	68fb      	ldr	r3, [r7, #12]
  4032b8:	68db      	ldr	r3, [r3, #12]
  4032ba:	441a      	add	r2, r3
  4032bc:	68fb      	ldr	r3, [r7, #12]
  4032be:	685b      	ldr	r3, [r3, #4]
  4032c0:	429a      	cmp	r2, r3
  4032c2:	d903      	bls.n	4032cc <configure_rx_dma+0x90>
  4032c4:	4b1a      	ldr	r3, [pc, #104]	; (403330 <configure_rx_dma+0xf4>)
  4032c6:	4798      	blx	r3
  4032c8:	bf00      	nop
  4032ca:	e7fd      	b.n	4032c8 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  4032cc:	68fb      	ldr	r3, [r7, #12]
  4032ce:	68db      	ldr	r3, [r3, #12]
  4032d0:	2b00      	cmp	r3, #0
  4032d2:	d01e      	beq.n	403312 <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  4032d4:	4a17      	ldr	r2, [pc, #92]	; (403334 <configure_rx_dma+0xf8>)
  4032d6:	687b      	ldr	r3, [r7, #4]
  4032d8:	011b      	lsls	r3, r3, #4
  4032da:	4413      	add	r3, r2
  4032dc:	685a      	ldr	r2, [r3, #4]
  4032de:	68fb      	ldr	r3, [r7, #12]
  4032e0:	3308      	adds	r3, #8
  4032e2:	4610      	mov	r0, r2
  4032e4:	4619      	mov	r1, r3
  4032e6:	2200      	movs	r2, #0
  4032e8:	4b13      	ldr	r3, [pc, #76]	; (403338 <configure_rx_dma+0xfc>)
  4032ea:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4032ec:	4a11      	ldr	r2, [pc, #68]	; (403334 <configure_rx_dma+0xf8>)
  4032ee:	687b      	ldr	r3, [r7, #4]
  4032f0:	011b      	lsls	r3, r3, #4
  4032f2:	4413      	add	r3, r2
  4032f4:	685b      	ldr	r3, [r3, #4]
  4032f6:	4618      	mov	r0, r3
  4032f8:	2101      	movs	r1, #1
  4032fa:	4b10      	ldr	r3, [pc, #64]	; (40333c <configure_rx_dma+0x100>)
  4032fc:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4032fe:	4a0d      	ldr	r2, [pc, #52]	; (403334 <configure_rx_dma+0xf8>)
  403300:	687b      	ldr	r3, [r7, #4]
  403302:	011b      	lsls	r3, r3, #4
  403304:	4413      	add	r3, r2
  403306:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  403308:	4618      	mov	r0, r3
  40330a:	2109      	movs	r1, #9
  40330c:	4b0c      	ldr	r3, [pc, #48]	; (403340 <configure_rx_dma+0x104>)
  40330e:	4798      	blx	r3
  403310:	e008      	b.n	403324 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403312:	4a08      	ldr	r2, [pc, #32]	; (403334 <configure_rx_dma+0xf8>)
  403314:	687b      	ldr	r3, [r7, #4]
  403316:	011b      	lsls	r3, r3, #4
  403318:	4413      	add	r3, r2
  40331a:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  40331c:	4618      	mov	r0, r3
  40331e:	2109      	movs	r1, #9
  403320:	4b08      	ldr	r3, [pc, #32]	; (403344 <configure_rx_dma+0x108>)
  403322:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403324:	3710      	adds	r7, #16
  403326:	46bd      	mov	sp, r7
  403328:	bd80      	pop	{r7, pc}
  40332a:	bf00      	nop
  40332c:	20000a78 	.word	0x20000a78
  403330:	00405e15 	.word	0x00405e15
  403334:	00412dac 	.word	0x00412dac
  403338:	00404629 	.word	0x00404629
  40333c:	0040466d 	.word	0x0040466d
  403340:	004056c5 	.word	0x004056c5
  403344:	004056e1 	.word	0x004056e1

00403348 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  403348:	b590      	push	{r4, r7, lr}
  40334a:	b087      	sub	sp, #28
  40334c:	af00      	add	r7, sp, #0
  40334e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403350:	2300      	movs	r3, #0
  403352:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  403354:	4a61      	ldr	r2, [pc, #388]	; (4034dc <local_uart_handler+0x194>)
  403356:	687b      	ldr	r3, [r7, #4]
  403358:	011b      	lsls	r3, r3, #4
  40335a:	4413      	add	r3, r2
  40335c:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  40335e:	4618      	mov	r0, r3
  403360:	4b5f      	ldr	r3, [pc, #380]	; (4034e0 <local_uart_handler+0x198>)
  403362:	4798      	blx	r3
  403364:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  403366:	4a5d      	ldr	r2, [pc, #372]	; (4034dc <local_uart_handler+0x194>)
  403368:	687b      	ldr	r3, [r7, #4]
  40336a:	011b      	lsls	r3, r3, #4
  40336c:	4413      	add	r3, r2
  40336e:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  403370:	4618      	mov	r0, r3
  403372:	4b5c      	ldr	r3, [pc, #368]	; (4034e4 <local_uart_handler+0x19c>)
  403374:	4798      	blx	r3
  403376:	4603      	mov	r3, r0
  403378:	697a      	ldr	r2, [r7, #20]
  40337a:	4013      	ands	r3, r2
  40337c:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  40337e:	687a      	ldr	r2, [r7, #4]
  403380:	4613      	mov	r3, r2
  403382:	00db      	lsls	r3, r3, #3
  403384:	1a9b      	subs	r3, r3, r2
  403386:	009b      	lsls	r3, r3, #2
  403388:	4a57      	ldr	r2, [pc, #348]	; (4034e8 <local_uart_handler+0x1a0>)
  40338a:	4413      	add	r3, r2
  40338c:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  40338e:	697b      	ldr	r3, [r7, #20]
  403390:	f003 0310 	and.w	r3, r3, #16
  403394:	2b00      	cmp	r3, #0
  403396:	d02e      	beq.n	4033f6 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403398:	4a50      	ldr	r2, [pc, #320]	; (4034dc <local_uart_handler+0x194>)
  40339a:	687b      	ldr	r3, [r7, #4]
  40339c:	011b      	lsls	r3, r3, #4
  40339e:	4413      	add	r3, r2
  4033a0:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  4033a2:	4618      	mov	r0, r3
  4033a4:	2110      	movs	r1, #16
  4033a6:	4b51      	ldr	r3, [pc, #324]	; (4034ec <local_uart_handler+0x1a4>)
  4033a8:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4033aa:	4a51      	ldr	r2, [pc, #324]	; (4034f0 <local_uart_handler+0x1a8>)
  4033ac:	687b      	ldr	r3, [r7, #4]
  4033ae:	00db      	lsls	r3, r3, #3
  4033b0:	4413      	add	r3, r2
  4033b2:	685b      	ldr	r3, [r3, #4]
  4033b4:	2b00      	cmp	r3, #0
  4033b6:	d00c      	beq.n	4033d2 <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  4033b8:	4a4d      	ldr	r2, [pc, #308]	; (4034f0 <local_uart_handler+0x1a8>)
  4033ba:	687b      	ldr	r3, [r7, #4]
  4033bc:	00db      	lsls	r3, r3, #3
  4033be:	4413      	add	r3, r2
  4033c0:	685a      	ldr	r2, [r3, #4]
  4033c2:	f107 030c 	add.w	r3, r7, #12
  4033c6:	4610      	mov	r0, r2
  4033c8:	2100      	movs	r1, #0
  4033ca:	461a      	mov	r2, r3
  4033cc:	2300      	movs	r3, #0
  4033ce:	4c49      	ldr	r4, [pc, #292]	; (4034f4 <local_uart_handler+0x1ac>)
  4033d0:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  4033d2:	4b47      	ldr	r3, [pc, #284]	; (4034f0 <local_uart_handler+0x1a8>)
  4033d4:	687a      	ldr	r2, [r7, #4]
  4033d6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4033da:	2b00      	cmp	r3, #0
  4033dc:	d00b      	beq.n	4033f6 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  4033de:	4b44      	ldr	r3, [pc, #272]	; (4034f0 <local_uart_handler+0x1a8>)
  4033e0:	687a      	ldr	r2, [r7, #4]
  4033e2:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4033e6:	f107 030c 	add.w	r3, r7, #12
  4033ea:	4610      	mov	r0, r2
  4033ec:	2100      	movs	r1, #0
  4033ee:	461a      	mov	r2, r3
  4033f0:	2300      	movs	r3, #0
  4033f2:	4c40      	ldr	r4, [pc, #256]	; (4034f4 <local_uart_handler+0x1ac>)
  4033f4:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  4033f6:	697b      	ldr	r3, [r7, #20]
  4033f8:	f003 0308 	and.w	r3, r3, #8
  4033fc:	2b00      	cmp	r3, #0
  4033fe:	d033      	beq.n	403468 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  403400:	693b      	ldr	r3, [r7, #16]
  403402:	699b      	ldr	r3, [r3, #24]
  403404:	2b00      	cmp	r3, #0
  403406:	d103      	bne.n	403410 <local_uart_handler+0xc8>
  403408:	4b3b      	ldr	r3, [pc, #236]	; (4034f8 <local_uart_handler+0x1b0>)
  40340a:	4798      	blx	r3
  40340c:	bf00      	nop
  40340e:	e7fd      	b.n	40340c <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  403410:	693b      	ldr	r3, [r7, #16]
  403412:	699b      	ldr	r3, [r3, #24]
  403414:	2b01      	cmp	r3, #1
  403416:	d103      	bne.n	403420 <local_uart_handler+0xd8>
  403418:	4b37      	ldr	r3, [pc, #220]	; (4034f8 <local_uart_handler+0x1b0>)
  40341a:	4798      	blx	r3
  40341c:	bf00      	nop
  40341e:	e7fd      	b.n	40341c <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403420:	693b      	ldr	r3, [r7, #16]
  403422:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  403424:	693b      	ldr	r3, [r7, #16]
  403426:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403428:	441a      	add	r2, r3
  40342a:	693b      	ldr	r3, [r7, #16]
  40342c:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40342e:	693b      	ldr	r3, [r7, #16]
  403430:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  403432:	693b      	ldr	r3, [r7, #16]
  403434:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403436:	429a      	cmp	r2, r3
  403438:	d303      	bcc.n	403442 <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  40343a:	693b      	ldr	r3, [r7, #16]
  40343c:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  40343e:	693b      	ldr	r3, [r7, #16]
  403440:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  403442:	687b      	ldr	r3, [r7, #4]
  403444:	4618      	mov	r0, r3
  403446:	2100      	movs	r1, #0
  403448:	4b2c      	ldr	r3, [pc, #176]	; (4034fc <local_uart_handler+0x1b4>)
  40344a:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40344c:	693b      	ldr	r3, [r7, #16]
  40344e:	691b      	ldr	r3, [r3, #16]
  403450:	2b00      	cmp	r3, #0
  403452:	d009      	beq.n	403468 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403454:	693b      	ldr	r3, [r7, #16]
  403456:	691a      	ldr	r2, [r3, #16]
  403458:	f107 030c 	add.w	r3, r7, #12
  40345c:	4610      	mov	r0, r2
  40345e:	2100      	movs	r1, #0
  403460:	461a      	mov	r2, r3
  403462:	2300      	movs	r3, #0
  403464:	4c23      	ldr	r4, [pc, #140]	; (4034f4 <local_uart_handler+0x1ac>)
  403466:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  403468:	697b      	ldr	r3, [r7, #20]
  40346a:	2b00      	cmp	r3, #0
  40346c:	d10d      	bne.n	40348a <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40346e:	693b      	ldr	r3, [r7, #16]
  403470:	691b      	ldr	r3, [r3, #16]
  403472:	2b00      	cmp	r3, #0
  403474:	d009      	beq.n	40348a <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403476:	693b      	ldr	r3, [r7, #16]
  403478:	691a      	ldr	r2, [r3, #16]
  40347a:	f107 030c 	add.w	r3, r7, #12
  40347e:	4610      	mov	r0, r2
  403480:	2100      	movs	r1, #0
  403482:	461a      	mov	r2, r3
  403484:	2300      	movs	r3, #0
  403486:	4c1b      	ldr	r4, [pc, #108]	; (4034f4 <local_uart_handler+0x1ac>)
  403488:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  40348a:	697b      	ldr	r3, [r7, #20]
  40348c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  403490:	2b00      	cmp	r3, #0
  403492:	d01b      	beq.n	4034cc <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  403494:	4a11      	ldr	r2, [pc, #68]	; (4034dc <local_uart_handler+0x194>)
  403496:	687b      	ldr	r3, [r7, #4]
  403498:	011b      	lsls	r3, r3, #4
  40349a:	4413      	add	r3, r2
  40349c:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  40349e:	4618      	mov	r0, r3
  4034a0:	4b17      	ldr	r3, [pc, #92]	; (403500 <local_uart_handler+0x1b8>)
  4034a2:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4034a4:	4a12      	ldr	r2, [pc, #72]	; (4034f0 <local_uart_handler+0x1a8>)
  4034a6:	687b      	ldr	r3, [r7, #4]
  4034a8:	00db      	lsls	r3, r3, #3
  4034aa:	4413      	add	r3, r2
  4034ac:	685b      	ldr	r3, [r3, #4]
  4034ae:	2b00      	cmp	r3, #0
  4034b0:	d00c      	beq.n	4034cc <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  4034b2:	4a0f      	ldr	r2, [pc, #60]	; (4034f0 <local_uart_handler+0x1a8>)
  4034b4:	687b      	ldr	r3, [r7, #4]
  4034b6:	00db      	lsls	r3, r3, #3
  4034b8:	4413      	add	r3, r2
  4034ba:	685a      	ldr	r2, [r3, #4]
  4034bc:	f107 030c 	add.w	r3, r7, #12
  4034c0:	4610      	mov	r0, r2
  4034c2:	2100      	movs	r1, #0
  4034c4:	461a      	mov	r2, r3
  4034c6:	2300      	movs	r3, #0
  4034c8:	4c0a      	ldr	r4, [pc, #40]	; (4034f4 <local_uart_handler+0x1ac>)
  4034ca:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4034cc:	68fb      	ldr	r3, [r7, #12]
  4034ce:	2b00      	cmp	r3, #0
  4034d0:	d001      	beq.n	4034d6 <local_uart_handler+0x18e>
  4034d2:	4b0c      	ldr	r3, [pc, #48]	; (403504 <local_uart_handler+0x1bc>)
  4034d4:	4798      	blx	r3
}
  4034d6:	371c      	adds	r7, #28
  4034d8:	46bd      	mov	sp, r7
  4034da:	bd90      	pop	{r4, r7, pc}
  4034dc:	00412dac 	.word	0x00412dac
  4034e0:	00405715 	.word	0x00405715
  4034e4:	004056fd 	.word	0x004056fd
  4034e8:	20000a78 	.word	0x20000a78
  4034ec:	004056e1 	.word	0x004056e1
  4034f0:	20000a94 	.word	0x20000a94
  4034f4:	0040651d 	.word	0x0040651d
  4034f8:	00405e15 	.word	0x00405e15
  4034fc:	0040323d 	.word	0x0040323d
  403500:	0040572d 	.word	0x0040572d
  403504:	00405db9 	.word	0x00405db9

00403508 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  403508:	b580      	push	{r7, lr}
  40350a:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  40350c:	2000      	movs	r0, #0
  40350e:	4b01      	ldr	r3, [pc, #4]	; (403514 <UART0_Handler+0xc>)
  403510:	4798      	blx	r3
}
  403512:	bd80      	pop	{r7, pc}
  403514:	00403349 	.word	0x00403349

00403518 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  403518:	b580      	push	{r7, lr}
  40351a:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  40351c:	2001      	movs	r0, #1
  40351e:	4b01      	ldr	r3, [pc, #4]	; (403524 <UART1_Handler+0xc>)
  403520:	4798      	blx	r3
}
  403522:	bd80      	pop	{r7, pc}
  403524:	00403349 	.word	0x00403349

00403528 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403528:	b480      	push	{r7}
  40352a:	b083      	sub	sp, #12
  40352c:	af00      	add	r7, sp, #0
  40352e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403530:	687b      	ldr	r3, [r7, #4]
  403532:	2b07      	cmp	r3, #7
  403534:	d825      	bhi.n	403582 <osc_get_rate+0x5a>
  403536:	a201      	add	r2, pc, #4	; (adr r2, 40353c <osc_get_rate+0x14>)
  403538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40353c:	0040355d 	.word	0x0040355d
  403540:	00403563 	.word	0x00403563
  403544:	00403569 	.word	0x00403569
  403548:	0040356f 	.word	0x0040356f
  40354c:	00403573 	.word	0x00403573
  403550:	00403577 	.word	0x00403577
  403554:	0040357b 	.word	0x0040357b
  403558:	0040357f 	.word	0x0040357f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40355c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403560:	e010      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403566:	e00d      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40356c:	e00a      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40356e:	4b08      	ldr	r3, [pc, #32]	; (403590 <osc_get_rate+0x68>)
  403570:	e008      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403572:	4b08      	ldr	r3, [pc, #32]	; (403594 <osc_get_rate+0x6c>)
  403574:	e006      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403576:	4b08      	ldr	r3, [pc, #32]	; (403598 <osc_get_rate+0x70>)
  403578:	e004      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40357a:	4b07      	ldr	r3, [pc, #28]	; (403598 <osc_get_rate+0x70>)
  40357c:	e002      	b.n	403584 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40357e:	4b06      	ldr	r3, [pc, #24]	; (403598 <osc_get_rate+0x70>)
  403580:	e000      	b.n	403584 <osc_get_rate+0x5c>
	}

	return 0;
  403582:	2300      	movs	r3, #0
}
  403584:	4618      	mov	r0, r3
  403586:	370c      	adds	r7, #12
  403588:	46bd      	mov	sp, r7
  40358a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40358e:	4770      	bx	lr
  403590:	003d0900 	.word	0x003d0900
  403594:	007a1200 	.word	0x007a1200
  403598:	00b71b00 	.word	0x00b71b00

0040359c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40359c:	b580      	push	{r7, lr}
  40359e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4035a0:	2006      	movs	r0, #6
  4035a2:	4b03      	ldr	r3, [pc, #12]	; (4035b0 <sysclk_get_main_hz+0x14>)
  4035a4:	4798      	blx	r3
  4035a6:	4603      	mov	r3, r0
  4035a8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4035aa:	4618      	mov	r0, r3
  4035ac:	bd80      	pop	{r7, pc}
  4035ae:	bf00      	nop
  4035b0:	00403529 	.word	0x00403529

004035b4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4035b4:	b580      	push	{r7, lr}
  4035b6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4035b8:	4b02      	ldr	r3, [pc, #8]	; (4035c4 <sysclk_get_cpu_hz+0x10>)
  4035ba:	4798      	blx	r3
  4035bc:	4603      	mov	r3, r0
  4035be:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4035c0:	4618      	mov	r0, r3
  4035c2:	bd80      	pop	{r7, pc}
  4035c4:	0040359d 	.word	0x0040359d

004035c8 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4035c8:	b480      	push	{r7}
  4035ca:	b083      	sub	sp, #12
  4035cc:	af00      	add	r7, sp, #0
  4035ce:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4035d0:	687b      	ldr	r3, [r7, #4]
  4035d2:	2280      	movs	r2, #128	; 0x80
  4035d4:	601a      	str	r2, [r3, #0]
}
  4035d6:	370c      	adds	r7, #12
  4035d8:	46bd      	mov	sp, r7
  4035da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035de:	4770      	bx	lr

004035e0 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4035e0:	b480      	push	{r7}
  4035e2:	b083      	sub	sp, #12
  4035e4:	af00      	add	r7, sp, #0
  4035e6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4035e8:	687b      	ldr	r3, [r7, #4]
  4035ea:	685b      	ldr	r3, [r3, #4]
  4035ec:	f043 0201 	orr.w	r2, r3, #1
  4035f0:	687b      	ldr	r3, [r7, #4]
  4035f2:	605a      	str	r2, [r3, #4]
}
  4035f4:	370c      	adds	r7, #12
  4035f6:	46bd      	mov	sp, r7
  4035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035fc:	4770      	bx	lr
  4035fe:	bf00      	nop

00403600 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  403600:	b480      	push	{r7}
  403602:	b083      	sub	sp, #12
  403604:	af00      	add	r7, sp, #0
  403606:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  403608:	687b      	ldr	r3, [r7, #4]
  40360a:	685b      	ldr	r3, [r3, #4]
  40360c:	f023 0202 	bic.w	r2, r3, #2
  403610:	687b      	ldr	r3, [r7, #4]
  403612:	605a      	str	r2, [r3, #4]
}
  403614:	370c      	adds	r7, #12
  403616:	46bd      	mov	sp, r7
  403618:	f85d 7b04 	ldr.w	r7, [sp], #4
  40361c:	4770      	bx	lr
  40361e:	bf00      	nop

00403620 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  403620:	b480      	push	{r7}
  403622:	b083      	sub	sp, #12
  403624:	af00      	add	r7, sp, #0
  403626:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  403628:	687b      	ldr	r3, [r7, #4]
  40362a:	685b      	ldr	r3, [r3, #4]
  40362c:	f023 0204 	bic.w	r2, r3, #4
  403630:	687b      	ldr	r3, [r7, #4]
  403632:	605a      	str	r2, [r3, #4]
}
  403634:	370c      	adds	r7, #12
  403636:	46bd      	mov	sp, r7
  403638:	f85d 7b04 	ldr.w	r7, [sp], #4
  40363c:	4770      	bx	lr
  40363e:	bf00      	nop

00403640 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  403640:	b480      	push	{r7}
  403642:	b083      	sub	sp, #12
  403644:	af00      	add	r7, sp, #0
  403646:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  403648:	687b      	ldr	r3, [r7, #4]
  40364a:	685b      	ldr	r3, [r3, #4]
  40364c:	f003 0304 	and.w	r3, r3, #4
  403650:	2b00      	cmp	r3, #0
  403652:	d001      	beq.n	403658 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  403654:	2301      	movs	r3, #1
  403656:	e000      	b.n	40365a <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  403658:	2300      	movs	r3, #0
	}
}
  40365a:	4618      	mov	r0, r3
  40365c:	370c      	adds	r7, #12
  40365e:	46bd      	mov	sp, r7
  403660:	f85d 7b04 	ldr.w	r7, [sp], #4
  403664:	4770      	bx	lr
  403666:	bf00      	nop

00403668 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  403668:	b480      	push	{r7}
  40366a:	b083      	sub	sp, #12
  40366c:	af00      	add	r7, sp, #0
  40366e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  403670:	687b      	ldr	r3, [r7, #4]
  403672:	685b      	ldr	r3, [r3, #4]
  403674:	f043 0210 	orr.w	r2, r3, #16
  403678:	687b      	ldr	r3, [r7, #4]
  40367a:	605a      	str	r2, [r3, #4]
}
  40367c:	370c      	adds	r7, #12
  40367e:	46bd      	mov	sp, r7
  403680:	f85d 7b04 	ldr.w	r7, [sp], #4
  403684:	4770      	bx	lr
  403686:	bf00      	nop

00403688 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  403688:	b480      	push	{r7}
  40368a:	b083      	sub	sp, #12
  40368c:	af00      	add	r7, sp, #0
  40368e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  403690:	687b      	ldr	r3, [r7, #4]
  403692:	685b      	ldr	r3, [r3, #4]
  403694:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  403698:	687b      	ldr	r3, [r7, #4]
  40369a:	605a      	str	r2, [r3, #4]
}
  40369c:	370c      	adds	r7, #12
  40369e:	46bd      	mov	sp, r7
  4036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036a4:	4770      	bx	lr
  4036a6:	bf00      	nop

004036a8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4036a8:	b580      	push	{r7, lr}
  4036aa:	b082      	sub	sp, #8
  4036ac:	af00      	add	r7, sp, #0
  4036ae:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4036b0:	6878      	ldr	r0, [r7, #4]
  4036b2:	4b0f      	ldr	r3, [pc, #60]	; (4036f0 <spi_master_init+0x48>)
  4036b4:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  4036b6:	6878      	ldr	r0, [r7, #4]
  4036b8:	4b0e      	ldr	r3, [pc, #56]	; (4036f4 <spi_master_init+0x4c>)
  4036ba:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  4036bc:	6878      	ldr	r0, [r7, #4]
  4036be:	4b0e      	ldr	r3, [pc, #56]	; (4036f8 <spi_master_init+0x50>)
  4036c0:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  4036c2:	6878      	ldr	r0, [r7, #4]
  4036c4:	4b0d      	ldr	r3, [pc, #52]	; (4036fc <spi_master_init+0x54>)
  4036c6:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  4036c8:	6878      	ldr	r0, [r7, #4]
  4036ca:	4b0d      	ldr	r3, [pc, #52]	; (403700 <spi_master_init+0x58>)
  4036cc:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4036ce:	6878      	ldr	r0, [r7, #4]
  4036d0:	2100      	movs	r1, #0
  4036d2:	4b0c      	ldr	r3, [pc, #48]	; (403704 <spi_master_init+0x5c>)
  4036d4:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  4036d6:	6878      	ldr	r0, [r7, #4]
  4036d8:	4b0b      	ldr	r3, [pc, #44]	; (403708 <spi_master_init+0x60>)
  4036da:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  4036dc:	6878      	ldr	r0, [r7, #4]
  4036de:	4b0b      	ldr	r3, [pc, #44]	; (40370c <spi_master_init+0x64>)
  4036e0:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4036e2:	6878      	ldr	r0, [r7, #4]
  4036e4:	2100      	movs	r1, #0
  4036e6:	4b0a      	ldr	r3, [pc, #40]	; (403710 <spi_master_init+0x68>)
  4036e8:	4798      	blx	r3
}
  4036ea:	3708      	adds	r7, #8
  4036ec:	46bd      	mov	sp, r7
  4036ee:	bd80      	pop	{r7, pc}
  4036f0:	00405169 	.word	0x00405169
  4036f4:	004035c9 	.word	0x004035c9
  4036f8:	004035e1 	.word	0x004035e1
  4036fc:	00403669 	.word	0x00403669
  403700:	00403689 	.word	0x00403689
  403704:	00405181 	.word	0x00405181
  403708:	00403601 	.word	0x00403601
  40370c:	00403621 	.word	0x00403621
  403710:	004051b5 	.word	0x004051b5

00403714 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  403714:	b590      	push	{r4, r7, lr}
  403716:	b087      	sub	sp, #28
  403718:	af00      	add	r7, sp, #0
  40371a:	60f8      	str	r0, [r7, #12]
  40371c:	60b9      	str	r1, [r7, #8]
  40371e:	603b      	str	r3, [r7, #0]
  403720:	4613      	mov	r3, r2
  403722:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  403724:	4b21      	ldr	r3, [pc, #132]	; (4037ac <spi_master_setup_device+0x98>)
  403726:	4798      	blx	r3
  403728:	4603      	mov	r3, r0
  40372a:	6838      	ldr	r0, [r7, #0]
  40372c:	4619      	mov	r1, r3
  40372e:	4b20      	ldr	r3, [pc, #128]	; (4037b0 <spi_master_setup_device+0x9c>)
  403730:	4798      	blx	r3
  403732:	4603      	mov	r3, r0
  403734:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  403736:	68bb      	ldr	r3, [r7, #8]
  403738:	681b      	ldr	r3, [r3, #0]
  40373a:	68f8      	ldr	r0, [r7, #12]
  40373c:	4619      	mov	r1, r3
  40373e:	2200      	movs	r2, #0
  403740:	2300      	movs	r3, #0
  403742:	4c1c      	ldr	r4, [pc, #112]	; (4037b4 <spi_master_setup_device+0xa0>)
  403744:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  403746:	68bb      	ldr	r3, [r7, #8]
  403748:	681b      	ldr	r3, [r3, #0]
  40374a:	68f8      	ldr	r0, [r7, #12]
  40374c:	4619      	mov	r1, r3
  40374e:	2208      	movs	r2, #8
  403750:	4b19      	ldr	r3, [pc, #100]	; (4037b8 <spi_master_setup_device+0xa4>)
  403752:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  403754:	68bb      	ldr	r3, [r7, #8]
  403756:	681a      	ldr	r2, [r3, #0]
  403758:	8afb      	ldrh	r3, [r7, #22]
  40375a:	b2db      	uxtb	r3, r3
  40375c:	68f8      	ldr	r0, [r7, #12]
  40375e:	4611      	mov	r1, r2
  403760:	461a      	mov	r2, r3
  403762:	4b16      	ldr	r3, [pc, #88]	; (4037bc <spi_master_setup_device+0xa8>)
  403764:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  403766:	68bb      	ldr	r3, [r7, #8]
  403768:	681b      	ldr	r3, [r3, #0]
  40376a:	68f8      	ldr	r0, [r7, #12]
  40376c:	4619      	mov	r1, r3
  40376e:	2208      	movs	r2, #8
  403770:	4b13      	ldr	r3, [pc, #76]	; (4037c0 <spi_master_setup_device+0xac>)
  403772:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  403774:	68bb      	ldr	r3, [r7, #8]
  403776:	681a      	ldr	r2, [r3, #0]
  403778:	79fb      	ldrb	r3, [r7, #7]
  40377a:	085b      	lsrs	r3, r3, #1
  40377c:	b2db      	uxtb	r3, r3
  40377e:	68f8      	ldr	r0, [r7, #12]
  403780:	4611      	mov	r1, r2
  403782:	461a      	mov	r2, r3
  403784:	4b0f      	ldr	r3, [pc, #60]	; (4037c4 <spi_master_setup_device+0xb0>)
  403786:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  403788:	68bb      	ldr	r3, [r7, #8]
  40378a:	681a      	ldr	r2, [r3, #0]
  40378c:	79fb      	ldrb	r3, [r7, #7]
  40378e:	f003 0301 	and.w	r3, r3, #1
  403792:	2b00      	cmp	r3, #0
  403794:	bf14      	ite	ne
  403796:	2300      	movne	r3, #0
  403798:	2301      	moveq	r3, #1
  40379a:	b2db      	uxtb	r3, r3
  40379c:	68f8      	ldr	r0, [r7, #12]
  40379e:	4611      	mov	r1, r2
  4037a0:	461a      	mov	r2, r3
  4037a2:	4b09      	ldr	r3, [pc, #36]	; (4037c8 <spi_master_setup_device+0xb4>)
  4037a4:	4798      	blx	r3
}
  4037a6:	371c      	adds	r7, #28
  4037a8:	46bd      	mov	sp, r7
  4037aa:	bd90      	pop	{r4, r7, pc}
  4037ac:	004035b5 	.word	0x004035b5
  4037b0:	004053e5 	.word	0x004053e5
  4037b4:	00405475 	.word	0x00405475
  4037b8:	0040539d 	.word	0x0040539d
  4037bc:	00405425 	.word	0x00405425
  4037c0:	004052f9 	.word	0x004052f9
  4037c4:	00405259 	.word	0x00405259
  4037c8:	004052a9 	.word	0x004052a9

004037cc <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4037cc:	b580      	push	{r7, lr}
  4037ce:	b082      	sub	sp, #8
  4037d0:	af00      	add	r7, sp, #0
  4037d2:	6078      	str	r0, [r7, #4]
  4037d4:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4037d6:	6878      	ldr	r0, [r7, #4]
  4037d8:	4b10      	ldr	r3, [pc, #64]	; (40381c <spi_select_device+0x50>)
  4037da:	4798      	blx	r3
  4037dc:	4603      	mov	r3, r0
  4037de:	2b00      	cmp	r3, #0
  4037e0:	d00a      	beq.n	4037f8 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4037e2:	683b      	ldr	r3, [r7, #0]
  4037e4:	681b      	ldr	r3, [r3, #0]
  4037e6:	2b0f      	cmp	r3, #15
  4037e8:	d814      	bhi.n	403814 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4037ea:	683b      	ldr	r3, [r7, #0]
  4037ec:	681b      	ldr	r3, [r3, #0]
  4037ee:	6878      	ldr	r0, [r7, #4]
  4037f0:	4619      	mov	r1, r3
  4037f2:	4b0b      	ldr	r3, [pc, #44]	; (403820 <spi_select_device+0x54>)
  4037f4:	4798      	blx	r3
  4037f6:	e00d      	b.n	403814 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4037f8:	683b      	ldr	r3, [r7, #0]
  4037fa:	681b      	ldr	r3, [r3, #0]
  4037fc:	2b03      	cmp	r3, #3
  4037fe:	d809      	bhi.n	403814 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  403800:	683b      	ldr	r3, [r7, #0]
  403802:	681b      	ldr	r3, [r3, #0]
  403804:	2201      	movs	r2, #1
  403806:	fa02 f303 	lsl.w	r3, r2, r3
  40380a:	43db      	mvns	r3, r3
  40380c:	6878      	ldr	r0, [r7, #4]
  40380e:	4619      	mov	r1, r3
  403810:	4b03      	ldr	r3, [pc, #12]	; (403820 <spi_select_device+0x54>)
  403812:	4798      	blx	r3
		}
	}
}
  403814:	3708      	adds	r7, #8
  403816:	46bd      	mov	sp, r7
  403818:	bd80      	pop	{r7, pc}
  40381a:	bf00      	nop
  40381c:	00403641 	.word	0x00403641
  403820:	00405181 	.word	0x00405181

00403824 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  403824:	b580      	push	{r7, lr}
  403826:	b086      	sub	sp, #24
  403828:	af00      	add	r7, sp, #0
  40382a:	60f8      	str	r0, [r7, #12]
  40382c:	60b9      	str	r1, [r7, #8]
  40382e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403830:	2300      	movs	r3, #0
  403832:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  403834:	68fb      	ldr	r3, [r7, #12]
  403836:	2b00      	cmp	r3, #0
  403838:	d002      	beq.n	403840 <_read+0x1c>
		return -1;
  40383a:	f04f 33ff 	mov.w	r3, #4294967295
  40383e:	e014      	b.n	40386a <_read+0x46>
	}

	for (; len > 0; --len) {
  403840:	e00f      	b.n	403862 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  403842:	4b0c      	ldr	r3, [pc, #48]	; (403874 <_read+0x50>)
  403844:	681b      	ldr	r3, [r3, #0]
  403846:	4a0c      	ldr	r2, [pc, #48]	; (403878 <_read+0x54>)
  403848:	6812      	ldr	r2, [r2, #0]
  40384a:	4610      	mov	r0, r2
  40384c:	68b9      	ldr	r1, [r7, #8]
  40384e:	4798      	blx	r3
		ptr++;
  403850:	68bb      	ldr	r3, [r7, #8]
  403852:	3301      	adds	r3, #1
  403854:	60bb      	str	r3, [r7, #8]
		nChars++;
  403856:	697b      	ldr	r3, [r7, #20]
  403858:	3301      	adds	r3, #1
  40385a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40385c:	687b      	ldr	r3, [r7, #4]
  40385e:	3b01      	subs	r3, #1
  403860:	607b      	str	r3, [r7, #4]
  403862:	687b      	ldr	r3, [r7, #4]
  403864:	2b00      	cmp	r3, #0
  403866:	dcec      	bgt.n	403842 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  403868:	697b      	ldr	r3, [r7, #20]
}
  40386a:	4618      	mov	r0, r3
  40386c:	3718      	adds	r7, #24
  40386e:	46bd      	mov	sp, r7
  403870:	bd80      	pop	{r7, pc}
  403872:	bf00      	nop
  403874:	20004000 	.word	0x20004000
  403878:	20004008 	.word	0x20004008

0040387c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40387c:	b580      	push	{r7, lr}
  40387e:	b086      	sub	sp, #24
  403880:	af00      	add	r7, sp, #0
  403882:	60f8      	str	r0, [r7, #12]
  403884:	60b9      	str	r1, [r7, #8]
  403886:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403888:	2300      	movs	r3, #0
  40388a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40388c:	68fb      	ldr	r3, [r7, #12]
  40388e:	2b01      	cmp	r3, #1
  403890:	d008      	beq.n	4038a4 <_write+0x28>
  403892:	68fb      	ldr	r3, [r7, #12]
  403894:	2b02      	cmp	r3, #2
  403896:	d005      	beq.n	4038a4 <_write+0x28>
  403898:	68fb      	ldr	r3, [r7, #12]
  40389a:	2b03      	cmp	r3, #3
  40389c:	d002      	beq.n	4038a4 <_write+0x28>
		return -1;
  40389e:	f04f 33ff 	mov.w	r3, #4294967295
  4038a2:	e01b      	b.n	4038dc <_write+0x60>
	}

	for (; len != 0; --len) {
  4038a4:	e016      	b.n	4038d4 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4038a6:	4b0f      	ldr	r3, [pc, #60]	; (4038e4 <_write+0x68>)
  4038a8:	681a      	ldr	r2, [r3, #0]
  4038aa:	4b0f      	ldr	r3, [pc, #60]	; (4038e8 <_write+0x6c>)
  4038ac:	6819      	ldr	r1, [r3, #0]
  4038ae:	68bb      	ldr	r3, [r7, #8]
  4038b0:	1c58      	adds	r0, r3, #1
  4038b2:	60b8      	str	r0, [r7, #8]
  4038b4:	781b      	ldrb	r3, [r3, #0]
  4038b6:	4608      	mov	r0, r1
  4038b8:	4619      	mov	r1, r3
  4038ba:	4790      	blx	r2
  4038bc:	4603      	mov	r3, r0
  4038be:	2b00      	cmp	r3, #0
  4038c0:	da02      	bge.n	4038c8 <_write+0x4c>
			return -1;
  4038c2:	f04f 33ff 	mov.w	r3, #4294967295
  4038c6:	e009      	b.n	4038dc <_write+0x60>
		}
		++nChars;
  4038c8:	697b      	ldr	r3, [r7, #20]
  4038ca:	3301      	adds	r3, #1
  4038cc:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4038ce:	687b      	ldr	r3, [r7, #4]
  4038d0:	3b01      	subs	r3, #1
  4038d2:	607b      	str	r3, [r7, #4]
  4038d4:	687b      	ldr	r3, [r7, #4]
  4038d6:	2b00      	cmp	r3, #0
  4038d8:	d1e5      	bne.n	4038a6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4038da:	697b      	ldr	r3, [r7, #20]
}
  4038dc:	4618      	mov	r0, r3
  4038de:	3718      	adds	r7, #24
  4038e0:	46bd      	mov	sp, r7
  4038e2:	bd80      	pop	{r7, pc}
  4038e4:	20004004 	.word	0x20004004
  4038e8:	20004008 	.word	0x20004008

004038ec <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4038ec:	b580      	push	{r7, lr}
  4038ee:	b082      	sub	sp, #8
  4038f0:	af00      	add	r7, sp, #0
  4038f2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4038f4:	6878      	ldr	r0, [r7, #4]
  4038f6:	4b02      	ldr	r3, [pc, #8]	; (403900 <sysclk_enable_peripheral_clock+0x14>)
  4038f8:	4798      	blx	r3
}
  4038fa:	3708      	adds	r7, #8
  4038fc:	46bd      	mov	sp, r7
  4038fe:	bd80      	pop	{r7, pc}
  403900:	004050d9 	.word	0x004050d9

00403904 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  403904:	b580      	push	{r7, lr}
  403906:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  403908:	200b      	movs	r0, #11
  40390a:	4b04      	ldr	r3, [pc, #16]	; (40391c <ioport_init+0x18>)
  40390c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40390e:	200c      	movs	r0, #12
  403910:	4b02      	ldr	r3, [pc, #8]	; (40391c <ioport_init+0x18>)
  403912:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  403914:	200d      	movs	r0, #13
  403916:	4b01      	ldr	r3, [pc, #4]	; (40391c <ioport_init+0x18>)
  403918:	4798      	blx	r3
	arch_ioport_init();
}
  40391a:	bd80      	pop	{r7, pc}
  40391c:	004038ed 	.word	0x004038ed

00403920 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  403920:	b580      	push	{r7, lr}
  403922:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403924:	4b3a      	ldr	r3, [pc, #232]	; (403a10 <board_init+0xf0>)
  403926:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40392a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40392c:	4b39      	ldr	r3, [pc, #228]	; (403a14 <board_init+0xf4>)
  40392e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  403930:	2017      	movs	r0, #23
  403932:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403936:	4b38      	ldr	r3, [pc, #224]	; (403a18 <board_init+0xf8>)
  403938:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40393a:	202e      	movs	r0, #46	; 0x2e
  40393c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403940:	4b35      	ldr	r3, [pc, #212]	; (403a18 <board_init+0xf8>)
  403942:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  403944:	2019      	movs	r0, #25
  403946:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40394a:	4b33      	ldr	r3, [pc, #204]	; (403a18 <board_init+0xf8>)
  40394c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40394e:	200f      	movs	r0, #15
  403950:	4932      	ldr	r1, [pc, #200]	; (403a1c <board_init+0xfc>)
  403952:	4b31      	ldr	r3, [pc, #196]	; (403a18 <board_init+0xf8>)
  403954:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  403956:	2010      	movs	r0, #16
  403958:	4931      	ldr	r1, [pc, #196]	; (403a20 <board_init+0x100>)
  40395a:	4b2f      	ldr	r3, [pc, #188]	; (403a18 <board_init+0xf8>)
  40395c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40395e:	4831      	ldr	r0, [pc, #196]	; (403a24 <board_init+0x104>)
  403960:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  403964:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403968:	4b2f      	ldr	r3, [pc, #188]	; (403a28 <board_init+0x108>)
  40396a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40396c:	2000      	movs	r0, #0
  40396e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403972:	4b29      	ldr	r3, [pc, #164]	; (403a18 <board_init+0xf8>)
  403974:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  403976:	2008      	movs	r0, #8
  403978:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40397c:	4b26      	ldr	r3, [pc, #152]	; (403a18 <board_init+0xf8>)
  40397e:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  403980:	2003      	movs	r0, #3
  403982:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403986:	4b24      	ldr	r3, [pc, #144]	; (403a18 <board_init+0xf8>)
  403988:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40398a:	2004      	movs	r0, #4
  40398c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403990:	4b21      	ldr	r3, [pc, #132]	; (403a18 <board_init+0xf8>)
  403992:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  403994:	200c      	movs	r0, #12
  403996:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40399a:	4b1f      	ldr	r3, [pc, #124]	; (403a18 <board_init+0xf8>)
  40399c:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40399e:	200d      	movs	r0, #13
  4039a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039a4:	4b1c      	ldr	r3, [pc, #112]	; (403a18 <board_init+0xf8>)
  4039a6:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4039a8:	200e      	movs	r0, #14
  4039aa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039ae:	4b1a      	ldr	r3, [pc, #104]	; (403a18 <board_init+0xf8>)
  4039b0:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4039b2:	201f      	movs	r0, #31
  4039b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039b8:	4b17      	ldr	r3, [pc, #92]	; (403a18 <board_init+0xf8>)
  4039ba:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4039bc:	201e      	movs	r0, #30
  4039be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4039c2:	4b15      	ldr	r3, [pc, #84]	; (403a18 <board_init+0xf8>)
  4039c4:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4039c6:	200c      	movs	r0, #12
  4039c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039cc:	4b12      	ldr	r3, [pc, #72]	; (403a18 <board_init+0xf8>)
  4039ce:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4039d0:	200d      	movs	r0, #13
  4039d2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039d6:	4b10      	ldr	r3, [pc, #64]	; (403a18 <board_init+0xf8>)
  4039d8:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4039da:	200e      	movs	r0, #14
  4039dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4039e0:	4b0d      	ldr	r3, [pc, #52]	; (403a18 <board_init+0xf8>)
  4039e2:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4039e4:	201e      	movs	r0, #30
  4039e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4039ea:	4b0b      	ldr	r3, [pc, #44]	; (403a18 <board_init+0xf8>)
  4039ec:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4039ee:	201c      	movs	r0, #28
  4039f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4039f4:	4b08      	ldr	r3, [pc, #32]	; (403a18 <board_init+0xf8>)
  4039f6:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4039f8:	201d      	movs	r0, #29
  4039fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4039fe:	4b06      	ldr	r3, [pc, #24]	; (403a18 <board_init+0xf8>)
  403a00:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  403a02:	204d      	movs	r0, #77	; 0x4d
  403a04:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403a08:	4b03      	ldr	r3, [pc, #12]	; (403a18 <board_init+0xf8>)
  403a0a:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  403a0c:	bd80      	pop	{r7, pc}
  403a0e:	bf00      	nop
  403a10:	400e1450 	.word	0x400e1450
  403a14:	00403905 	.word	0x00403905
  403a18:	00404a51 	.word	0x00404a51
  403a1c:	28000079 	.word	0x28000079
  403a20:	28000059 	.word	0x28000059
  403a24:	400e0e00 	.word	0x400e0e00
  403a28:	00404c05 	.word	0x00404c05

00403a2c <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  403a2c:	b580      	push	{r7, lr}
  403a2e:	b084      	sub	sp, #16
  403a30:	af00      	add	r7, sp, #0
  403a32:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403a34:	2300      	movs	r3, #0
  403a36:	60fb      	str	r3, [r7, #12]
  403a38:	e017      	b.n	403a6a <LED_Off+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  403a3a:	4b0f      	ldr	r3, [pc, #60]	; (403a78 <LED_Off+0x4c>)
  403a3c:	68fa      	ldr	r2, [r7, #12]
  403a3e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  403a42:	687b      	ldr	r3, [r7, #4]
  403a44:	429a      	cmp	r2, r3
  403a46:	d10d      	bne.n	403a64 <LED_Off+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  403a48:	4a0b      	ldr	r2, [pc, #44]	; (403a78 <LED_Off+0x4c>)
  403a4a:	68fb      	ldr	r3, [r7, #12]
  403a4c:	00db      	lsls	r3, r3, #3
  403a4e:	4413      	add	r3, r2
  403a50:	685b      	ldr	r3, [r3, #4]
  403a52:	2b01      	cmp	r3, #1
  403a54:	d103      	bne.n	403a5e <LED_Off+0x32>
				gpio_set_pin_low(led_gpio);
  403a56:	6878      	ldr	r0, [r7, #4]
  403a58:	4b08      	ldr	r3, [pc, #32]	; (403a7c <LED_Off+0x50>)
  403a5a:	4798      	blx	r3
  403a5c:	e002      	b.n	403a64 <LED_Off+0x38>
			} else {
				gpio_set_pin_high(led_gpio);
  403a5e:	6878      	ldr	r0, [r7, #4]
  403a60:	4b07      	ldr	r3, [pc, #28]	; (403a80 <LED_Off+0x54>)
  403a62:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403a64:	68fb      	ldr	r3, [r7, #12]
  403a66:	3301      	adds	r3, #1
  403a68:	60fb      	str	r3, [r7, #12]
  403a6a:	68fb      	ldr	r3, [r7, #12]
  403a6c:	2b03      	cmp	r3, #3
  403a6e:	d9e4      	bls.n	403a3a <LED_Off+0xe>
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
  403a70:	3710      	adds	r7, #16
  403a72:	46bd      	mov	sp, r7
  403a74:	bd80      	pop	{r7, pc}
  403a76:	bf00      	nop
  403a78:	00412dbc 	.word	0x00412dbc
  403a7c:	004049cd 	.word	0x004049cd
  403a80:	004049a1 	.word	0x004049a1

00403a84 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  403a84:	b580      	push	{r7, lr}
  403a86:	b084      	sub	sp, #16
  403a88:	af00      	add	r7, sp, #0
  403a8a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403a8c:	2300      	movs	r3, #0
  403a8e:	60fb      	str	r3, [r7, #12]
  403a90:	e017      	b.n	403ac2 <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  403a92:	4b0f      	ldr	r3, [pc, #60]	; (403ad0 <LED_On+0x4c>)
  403a94:	68fa      	ldr	r2, [r7, #12]
  403a96:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  403a9a:	687b      	ldr	r3, [r7, #4]
  403a9c:	429a      	cmp	r2, r3
  403a9e:	d10d      	bne.n	403abc <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  403aa0:	4a0b      	ldr	r2, [pc, #44]	; (403ad0 <LED_On+0x4c>)
  403aa2:	68fb      	ldr	r3, [r7, #12]
  403aa4:	00db      	lsls	r3, r3, #3
  403aa6:	4413      	add	r3, r2
  403aa8:	685b      	ldr	r3, [r3, #4]
  403aaa:	2b01      	cmp	r3, #1
  403aac:	d103      	bne.n	403ab6 <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  403aae:	6878      	ldr	r0, [r7, #4]
  403ab0:	4b08      	ldr	r3, [pc, #32]	; (403ad4 <LED_On+0x50>)
  403ab2:	4798      	blx	r3
  403ab4:	e002      	b.n	403abc <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  403ab6:	6878      	ldr	r0, [r7, #4]
  403ab8:	4b07      	ldr	r3, [pc, #28]	; (403ad8 <LED_On+0x54>)
  403aba:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403abc:	68fb      	ldr	r3, [r7, #12]
  403abe:	3301      	adds	r3, #1
  403ac0:	60fb      	str	r3, [r7, #12]
  403ac2:	68fb      	ldr	r3, [r7, #12]
  403ac4:	2b03      	cmp	r3, #3
  403ac6:	d9e4      	bls.n	403a92 <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  403ac8:	3710      	adds	r7, #16
  403aca:	46bd      	mov	sp, r7
  403acc:	bd80      	pop	{r7, pc}
  403ace:	bf00      	nop
  403ad0:	00412dbc 	.word	0x00412dbc
  403ad4:	004049a1 	.word	0x004049a1
  403ad8:	004049cd 	.word	0x004049cd

00403adc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403adc:	b480      	push	{r7}
  403ade:	b08b      	sub	sp, #44	; 0x2c
  403ae0:	af00      	add	r7, sp, #0
  403ae2:	6078      	str	r0, [r7, #4]
  403ae4:	460b      	mov	r3, r1
  403ae6:	70fb      	strb	r3, [r7, #3]
  403ae8:	687b      	ldr	r3, [r7, #4]
  403aea:	627b      	str	r3, [r7, #36]	; 0x24
  403aec:	78fb      	ldrb	r3, [r7, #3]
  403aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403af4:	61fb      	str	r3, [r7, #28]
  403af6:	69fb      	ldr	r3, [r7, #28]
  403af8:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403afa:	69bb      	ldr	r3, [r7, #24]
  403afc:	095b      	lsrs	r3, r3, #5
  403afe:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403b00:	697b      	ldr	r3, [r7, #20]
  403b02:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403b06:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403b0a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403b0c:	613b      	str	r3, [r7, #16]

	if (level) {
  403b0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403b12:	2b00      	cmp	r3, #0
  403b14:	d009      	beq.n	403b2a <ioport_set_pin_level+0x4e>
  403b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403b18:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403b1a:	68fb      	ldr	r3, [r7, #12]
  403b1c:	f003 031f 	and.w	r3, r3, #31
  403b20:	2201      	movs	r2, #1
  403b22:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403b24:	693b      	ldr	r3, [r7, #16]
  403b26:	631a      	str	r2, [r3, #48]	; 0x30
  403b28:	e008      	b.n	403b3c <ioport_set_pin_level+0x60>
  403b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403b2c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403b2e:	68bb      	ldr	r3, [r7, #8]
  403b30:	f003 031f 	and.w	r3, r3, #31
  403b34:	2201      	movs	r2, #1
  403b36:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403b38:	693b      	ldr	r3, [r7, #16]
  403b3a:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403b3c:	372c      	adds	r7, #44	; 0x2c
  403b3e:	46bd      	mov	sp, r7
  403b40:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b44:	4770      	bx	lr
  403b46:	bf00      	nop

00403b48 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  403b48:	b580      	push	{r7, lr}
  403b4a:	b084      	sub	sp, #16
  403b4c:	af00      	add	r7, sp, #0
  403b4e:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  403b50:	687b      	ldr	r3, [r7, #4]
  403b52:	f1c3 0311 	rsb	r3, r3, #17
  403b56:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  403b58:	687b      	ldr	r3, [r7, #4]
  403b5a:	2b10      	cmp	r3, #16
  403b5c:	bf28      	it	cs
  403b5e:	2310      	movcs	r3, #16
  403b60:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  403b62:	687b      	ldr	r3, [r7, #4]
  403b64:	2b00      	cmp	r3, #0
  403b66:	d001      	beq.n	403b6c <aat31xx_set_backlight+0x24>
  403b68:	687b      	ldr	r3, [r7, #4]
  403b6a:	e000      	b.n	403b6e <aat31xx_set_backlight+0x26>
  403b6c:	2301      	movs	r3, #1
  403b6e:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403b70:	2300      	movs	r3, #0
  403b72:	60fb      	str	r3, [r7, #12]
  403b74:	e01a      	b.n	403bac <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403b76:	204d      	movs	r0, #77	; 0x4d
  403b78:	2100      	movs	r1, #0
  403b7a:	4b14      	ldr	r3, [pc, #80]	; (403bcc <aat31xx_set_backlight+0x84>)
  403b7c:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  403b7e:	2318      	movs	r3, #24
  403b80:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403b82:	bf00      	nop
  403b84:	68bb      	ldr	r3, [r7, #8]
  403b86:	1e5a      	subs	r2, r3, #1
  403b88:	60ba      	str	r2, [r7, #8]
  403b8a:	2b00      	cmp	r3, #0
  403b8c:	d1fa      	bne.n	403b84 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  403b8e:	204d      	movs	r0, #77	; 0x4d
  403b90:	2101      	movs	r1, #1
  403b92:	4b0e      	ldr	r3, [pc, #56]	; (403bcc <aat31xx_set_backlight+0x84>)
  403b94:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  403b96:	2318      	movs	r3, #24
  403b98:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403b9a:	bf00      	nop
  403b9c:	68bb      	ldr	r3, [r7, #8]
  403b9e:	1e5a      	subs	r2, r3, #1
  403ba0:	60ba      	str	r2, [r7, #8]
  403ba2:	2b00      	cmp	r3, #0
  403ba4:	d1fa      	bne.n	403b9c <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403ba6:	68fb      	ldr	r3, [r7, #12]
  403ba8:	3301      	adds	r3, #1
  403baa:	60fb      	str	r3, [r7, #12]
  403bac:	68fa      	ldr	r2, [r7, #12]
  403bae:	687b      	ldr	r3, [r7, #4]
  403bb0:	429a      	cmp	r2, r3
  403bb2:	d3e0      	bcc.n	403b76 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  403bb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403bb8:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  403bba:	bf00      	nop
  403bbc:	68bb      	ldr	r3, [r7, #8]
  403bbe:	1e5a      	subs	r2, r3, #1
  403bc0:	60ba      	str	r2, [r7, #8]
  403bc2:	2b00      	cmp	r3, #0
  403bc4:	d1fa      	bne.n	403bbc <aat31xx_set_backlight+0x74>
	}
}
  403bc6:	3710      	adds	r7, #16
  403bc8:	46bd      	mov	sp, r7
  403bca:	bd80      	pop	{r7, pc}
  403bcc:	00403add 	.word	0x00403add

00403bd0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  403bd0:	b580      	push	{r7, lr}
  403bd2:	b082      	sub	sp, #8
  403bd4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403bd6:	204d      	movs	r0, #77	; 0x4d
  403bd8:	2100      	movs	r1, #0
  403bda:	4b07      	ldr	r3, [pc, #28]	; (403bf8 <aat31xx_disable_backlight+0x28>)
  403bdc:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  403bde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403be2:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  403be4:	bf00      	nop
  403be6:	687b      	ldr	r3, [r7, #4]
  403be8:	1e5a      	subs	r2, r3, #1
  403bea:	607a      	str	r2, [r7, #4]
  403bec:	2b00      	cmp	r3, #0
  403bee:	d1fa      	bne.n	403be6 <aat31xx_disable_backlight+0x16>
	}
}
  403bf0:	3708      	adds	r7, #8
  403bf2:	46bd      	mov	sp, r7
  403bf4:	bd80      	pop	{r7, pc}
  403bf6:	bf00      	nop
  403bf8:	00403add 	.word	0x00403add

00403bfc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403bfc:	b480      	push	{r7}
  403bfe:	b083      	sub	sp, #12
  403c00:	af00      	add	r7, sp, #0
  403c02:	4603      	mov	r3, r0
  403c04:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  403c06:	4b08      	ldr	r3, [pc, #32]	; (403c28 <NVIC_EnableIRQ+0x2c>)
  403c08:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403c0c:	0952      	lsrs	r2, r2, #5
  403c0e:	79f9      	ldrb	r1, [r7, #7]
  403c10:	f001 011f 	and.w	r1, r1, #31
  403c14:	2001      	movs	r0, #1
  403c16:	fa00 f101 	lsl.w	r1, r0, r1
  403c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403c1e:	370c      	adds	r7, #12
  403c20:	46bd      	mov	sp, r7
  403c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c26:	4770      	bx	lr
  403c28:	e000e100 	.word	0xe000e100

00403c2c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  403c2c:	b480      	push	{r7}
  403c2e:	b083      	sub	sp, #12
  403c30:	af00      	add	r7, sp, #0
  403c32:	4603      	mov	r3, r0
  403c34:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403c36:	4b09      	ldr	r3, [pc, #36]	; (403c5c <NVIC_DisableIRQ+0x30>)
  403c38:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403c3c:	0952      	lsrs	r2, r2, #5
  403c3e:	79f9      	ldrb	r1, [r7, #7]
  403c40:	f001 011f 	and.w	r1, r1, #31
  403c44:	2001      	movs	r0, #1
  403c46:	fa00 f101 	lsl.w	r1, r0, r1
  403c4a:	3220      	adds	r2, #32
  403c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403c50:	370c      	adds	r7, #12
  403c52:	46bd      	mov	sp, r7
  403c54:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c58:	4770      	bx	lr
  403c5a:	bf00      	nop
  403c5c:	e000e100 	.word	0xe000e100

00403c60 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  403c60:	b480      	push	{r7}
  403c62:	b083      	sub	sp, #12
  403c64:	af00      	add	r7, sp, #0
  403c66:	4603      	mov	r3, r0
  403c68:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403c6a:	4b09      	ldr	r3, [pc, #36]	; (403c90 <NVIC_ClearPendingIRQ+0x30>)
  403c6c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403c70:	0952      	lsrs	r2, r2, #5
  403c72:	79f9      	ldrb	r1, [r7, #7]
  403c74:	f001 011f 	and.w	r1, r1, #31
  403c78:	2001      	movs	r0, #1
  403c7a:	fa00 f101 	lsl.w	r1, r0, r1
  403c7e:	3260      	adds	r2, #96	; 0x60
  403c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403c84:	370c      	adds	r7, #12
  403c86:	46bd      	mov	sp, r7
  403c88:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c8c:	4770      	bx	lr
  403c8e:	bf00      	nop
  403c90:	e000e100 	.word	0xe000e100

00403c94 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403c94:	b480      	push	{r7}
  403c96:	b083      	sub	sp, #12
  403c98:	af00      	add	r7, sp, #0
  403c9a:	4603      	mov	r3, r0
  403c9c:	6039      	str	r1, [r7, #0]
  403c9e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403ca4:	2b00      	cmp	r3, #0
  403ca6:	da0b      	bge.n	403cc0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403ca8:	490d      	ldr	r1, [pc, #52]	; (403ce0 <NVIC_SetPriority+0x4c>)
  403caa:	79fb      	ldrb	r3, [r7, #7]
  403cac:	f003 030f 	and.w	r3, r3, #15
  403cb0:	3b04      	subs	r3, #4
  403cb2:	683a      	ldr	r2, [r7, #0]
  403cb4:	b2d2      	uxtb	r2, r2
  403cb6:	0112      	lsls	r2, r2, #4
  403cb8:	b2d2      	uxtb	r2, r2
  403cba:	440b      	add	r3, r1
  403cbc:	761a      	strb	r2, [r3, #24]
  403cbe:	e009      	b.n	403cd4 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  403cc0:	4908      	ldr	r1, [pc, #32]	; (403ce4 <NVIC_SetPriority+0x50>)
  403cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403cc6:	683a      	ldr	r2, [r7, #0]
  403cc8:	b2d2      	uxtb	r2, r2
  403cca:	0112      	lsls	r2, r2, #4
  403ccc:	b2d2      	uxtb	r2, r2
  403cce:	440b      	add	r3, r1
  403cd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403cd4:	370c      	adds	r7, #12
  403cd6:	46bd      	mov	sp, r7
  403cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cdc:	4770      	bx	lr
  403cde:	bf00      	nop
  403ce0:	e000ed00 	.word	0xe000ed00
  403ce4:	e000e100 	.word	0xe000e100

00403ce8 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  403ce8:	b480      	push	{r7}
  403cea:	b083      	sub	sp, #12
  403cec:	af00      	add	r7, sp, #0
  403cee:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  403cf0:	687b      	ldr	r3, [r7, #4]
  403cf2:	2280      	movs	r2, #128	; 0x80
  403cf4:	601a      	str	r2, [r3, #0]
}
  403cf6:	370c      	adds	r7, #12
  403cf8:	46bd      	mov	sp, r7
  403cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cfe:	4770      	bx	lr

00403d00 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  403d00:	b480      	push	{r7}
  403d02:	b083      	sub	sp, #12
  403d04:	af00      	add	r7, sp, #0
  403d06:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  403d08:	687b      	ldr	r3, [r7, #4]
  403d0a:	2201      	movs	r2, #1
  403d0c:	601a      	str	r2, [r3, #0]
}
  403d0e:	370c      	adds	r7, #12
  403d10:	46bd      	mov	sp, r7
  403d12:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d16:	4770      	bx	lr

00403d18 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  403d18:	b480      	push	{r7}
  403d1a:	b083      	sub	sp, #12
  403d1c:	af00      	add	r7, sp, #0
  403d1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  403d20:	687b      	ldr	r3, [r7, #4]
  403d22:	2202      	movs	r2, #2
  403d24:	601a      	str	r2, [r3, #0]
}
  403d26:	370c      	adds	r7, #12
  403d28:	46bd      	mov	sp, r7
  403d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d2e:	4770      	bx	lr

00403d30 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  403d30:	b480      	push	{r7}
  403d32:	b083      	sub	sp, #12
  403d34:	af00      	add	r7, sp, #0
  403d36:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  403d38:	687b      	ldr	r3, [r7, #4]
  403d3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  403d3e:	601a      	str	r2, [r3, #0]
}
  403d40:	370c      	adds	r7, #12
  403d42:	46bd      	mov	sp, r7
  403d44:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d48:	4770      	bx	lr
  403d4a:	bf00      	nop

00403d4c <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403d4c:	b480      	push	{r7}
  403d4e:	b083      	sub	sp, #12
  403d50:	af00      	add	r7, sp, #0
  403d52:	6078      	str	r0, [r7, #4]
  403d54:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  403d56:	687b      	ldr	r3, [r7, #4]
  403d58:	683a      	ldr	r2, [r7, #0]
  403d5a:	615a      	str	r2, [r3, #20]
}
  403d5c:	370c      	adds	r7, #12
  403d5e:	46bd      	mov	sp, r7
  403d60:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d64:	4770      	bx	lr
  403d66:	bf00      	nop

00403d68 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403d68:	b480      	push	{r7}
  403d6a:	b083      	sub	sp, #12
  403d6c:	af00      	add	r7, sp, #0
  403d6e:	6078      	str	r0, [r7, #4]
  403d70:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  403d72:	687b      	ldr	r3, [r7, #4]
  403d74:	683a      	ldr	r2, [r7, #0]
  403d76:	619a      	str	r2, [r3, #24]
}
  403d78:	370c      	adds	r7, #12
  403d7a:	46bd      	mov	sp, r7
  403d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d80:	4770      	bx	lr
  403d82:	bf00      	nop

00403d84 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  403d84:	b480      	push	{r7}
  403d86:	b083      	sub	sp, #12
  403d88:	af00      	add	r7, sp, #0
  403d8a:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  403d8c:	687b      	ldr	r3, [r7, #4]
  403d8e:	69db      	ldr	r3, [r3, #28]
}
  403d90:	4618      	mov	r0, r3
  403d92:	370c      	adds	r7, #12
  403d94:	46bd      	mov	sp, r7
  403d96:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d9a:	4770      	bx	lr

00403d9c <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  403d9c:	b590      	push	{r4, r7, lr}
  403d9e:	b083      	sub	sp, #12
  403da0:	af00      	add	r7, sp, #0
  403da2:	4603      	mov	r3, r0
  403da4:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  403da6:	480f      	ldr	r0, [pc, #60]	; (403de4 <ili9225_write_cmd+0x48>)
  403da8:	2102      	movs	r1, #2
  403daa:	2200      	movs	r2, #0
  403dac:	4b0e      	ldr	r3, [pc, #56]	; (403de8 <ili9225_write_cmd+0x4c>)
  403dae:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403db0:	480c      	ldr	r0, [pc, #48]	; (403de4 <ili9225_write_cmd+0x48>)
  403db2:	4b0e      	ldr	r3, [pc, #56]	; (403dec <ili9225_write_cmd+0x50>)
  403db4:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  403db6:	201c      	movs	r0, #28
  403db8:	4b0d      	ldr	r3, [pc, #52]	; (403df0 <ili9225_write_cmd+0x54>)
  403dba:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  403dbc:	79fb      	ldrb	r3, [r7, #7]
  403dbe:	b29b      	uxth	r3, r3
  403dc0:	4808      	ldr	r0, [pc, #32]	; (403de4 <ili9225_write_cmd+0x48>)
  403dc2:	4619      	mov	r1, r3
  403dc4:	2202      	movs	r2, #2
  403dc6:	2300      	movs	r3, #0
  403dc8:	4c0a      	ldr	r4, [pc, #40]	; (403df4 <ili9225_write_cmd+0x58>)
  403dca:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403dcc:	4805      	ldr	r0, [pc, #20]	; (403de4 <ili9225_write_cmd+0x48>)
  403dce:	4b0a      	ldr	r3, [pc, #40]	; (403df8 <ili9225_write_cmd+0x5c>)
  403dd0:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  403dd2:	4804      	ldr	r0, [pc, #16]	; (403de4 <ili9225_write_cmd+0x48>)
  403dd4:	2102      	movs	r1, #2
  403dd6:	2280      	movs	r2, #128	; 0x80
  403dd8:	4b03      	ldr	r3, [pc, #12]	; (403de8 <ili9225_write_cmd+0x4c>)
  403dda:	4798      	blx	r3
}
  403ddc:	370c      	adds	r7, #12
  403dde:	46bd      	mov	sp, r7
  403de0:	bd90      	pop	{r4, r7, pc}
  403de2:	bf00      	nop
  403de4:	40008000 	.word	0x40008000
  403de8:	0040539d 	.word	0x0040539d
  403dec:	00403d01 	.word	0x00403d01
  403df0:	004049cd 	.word	0x004049cd
  403df4:	004051e5 	.word	0x004051e5
  403df8:	00403d19 	.word	0x00403d19

00403dfc <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  403dfc:	b580      	push	{r7, lr}
  403dfe:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  403e00:	2022      	movs	r0, #34	; 0x22
  403e02:	4b01      	ldr	r3, [pc, #4]	; (403e08 <ili9225_write_ram_prepare+0xc>)
  403e04:	4798      	blx	r3
}
  403e06:	bd80      	pop	{r7, pc}
  403e08:	00403d9d 	.word	0x00403d9d

00403e0c <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  403e0c:	b590      	push	{r4, r7, lr}
  403e0e:	b083      	sub	sp, #12
  403e10:	af00      	add	r7, sp, #0
  403e12:	4603      	mov	r3, r0
  403e14:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403e16:	4809      	ldr	r0, [pc, #36]	; (403e3c <ili9225_write_ram+0x30>)
  403e18:	4b09      	ldr	r3, [pc, #36]	; (403e40 <ili9225_write_ram+0x34>)
  403e1a:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403e1c:	201c      	movs	r0, #28
  403e1e:	4b09      	ldr	r3, [pc, #36]	; (403e44 <ili9225_write_ram+0x38>)
  403e20:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  403e22:	88fb      	ldrh	r3, [r7, #6]
  403e24:	4805      	ldr	r0, [pc, #20]	; (403e3c <ili9225_write_ram+0x30>)
  403e26:	4619      	mov	r1, r3
  403e28:	2202      	movs	r2, #2
  403e2a:	2300      	movs	r3, #0
  403e2c:	4c06      	ldr	r4, [pc, #24]	; (403e48 <ili9225_write_ram+0x3c>)
  403e2e:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403e30:	4802      	ldr	r0, [pc, #8]	; (403e3c <ili9225_write_ram+0x30>)
  403e32:	4b06      	ldr	r3, [pc, #24]	; (403e4c <ili9225_write_ram+0x40>)
  403e34:	4798      	blx	r3
}
  403e36:	370c      	adds	r7, #12
  403e38:	46bd      	mov	sp, r7
  403e3a:	bd90      	pop	{r4, r7, pc}
  403e3c:	40008000 	.word	0x40008000
  403e40:	00403d01 	.word	0x00403d01
  403e44:	004049a1 	.word	0x004049a1
  403e48:	004051e5 	.word	0x004051e5
  403e4c:	00403d19 	.word	0x00403d19

00403e50 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  403e50:	b590      	push	{r4, r7, lr}
  403e52:	b085      	sub	sp, #20
  403e54:	af00      	add	r7, sp, #0
  403e56:	6078      	str	r0, [r7, #4]
  403e58:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  403e5a:	683b      	ldr	r3, [r7, #0]
  403e5c:	2b00      	cmp	r3, #0
  403e5e:	d100      	bne.n	403e62 <ili9225_write_ram_buffer+0x12>
		return;
  403e60:	e01d      	b.n	403e9e <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  403e62:	4810      	ldr	r0, [pc, #64]	; (403ea4 <ili9225_write_ram_buffer+0x54>)
  403e64:	4b10      	ldr	r3, [pc, #64]	; (403ea8 <ili9225_write_ram_buffer+0x58>)
  403e66:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403e68:	201c      	movs	r0, #28
  403e6a:	4b10      	ldr	r3, [pc, #64]	; (403eac <ili9225_write_ram_buffer+0x5c>)
  403e6c:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  403e6e:	2300      	movs	r3, #0
  403e70:	60fb      	str	r3, [r7, #12]
  403e72:	e00d      	b.n	403e90 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  403e74:	68fb      	ldr	r3, [r7, #12]
  403e76:	005b      	lsls	r3, r3, #1
  403e78:	687a      	ldr	r2, [r7, #4]
  403e7a:	4413      	add	r3, r2
  403e7c:	881b      	ldrh	r3, [r3, #0]
  403e7e:	4809      	ldr	r0, [pc, #36]	; (403ea4 <ili9225_write_ram_buffer+0x54>)
  403e80:	4619      	mov	r1, r3
  403e82:	2202      	movs	r2, #2
  403e84:	2300      	movs	r3, #0
  403e86:	4c0a      	ldr	r4, [pc, #40]	; (403eb0 <ili9225_write_ram_buffer+0x60>)
  403e88:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  403e8a:	68fb      	ldr	r3, [r7, #12]
  403e8c:	3301      	adds	r3, #1
  403e8e:	60fb      	str	r3, [r7, #12]
  403e90:	68fa      	ldr	r2, [r7, #12]
  403e92:	683b      	ldr	r3, [r7, #0]
  403e94:	429a      	cmp	r2, r3
  403e96:	d3ed      	bcc.n	403e74 <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  403e98:	4802      	ldr	r0, [pc, #8]	; (403ea4 <ili9225_write_ram_buffer+0x54>)
  403e9a:	4b06      	ldr	r3, [pc, #24]	; (403eb4 <ili9225_write_ram_buffer+0x64>)
  403e9c:	4798      	blx	r3
}
  403e9e:	3714      	adds	r7, #20
  403ea0:	46bd      	mov	sp, r7
  403ea2:	bd90      	pop	{r4, r7, pc}
  403ea4:	40008000 	.word	0x40008000
  403ea8:	00403d01 	.word	0x00403d01
  403eac:	004049a1 	.word	0x004049a1
  403eb0:	004051e5 	.word	0x004051e5
  403eb4:	00403d19 	.word	0x00403d19

00403eb8 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  403eb8:	b580      	push	{r7, lr}
  403eba:	b082      	sub	sp, #8
  403ebc:	af00      	add	r7, sp, #0
  403ebe:	4602      	mov	r2, r0
  403ec0:	460b      	mov	r3, r1
  403ec2:	71fa      	strb	r2, [r7, #7]
  403ec4:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  403ec6:	79fb      	ldrb	r3, [r7, #7]
  403ec8:	4618      	mov	r0, r3
  403eca:	4b04      	ldr	r3, [pc, #16]	; (403edc <ili9225_write_register+0x24>)
  403ecc:	4798      	blx	r3
	ili9225_write_ram(us_data);
  403ece:	88bb      	ldrh	r3, [r7, #4]
  403ed0:	4618      	mov	r0, r3
  403ed2:	4b03      	ldr	r3, [pc, #12]	; (403ee0 <ili9225_write_register+0x28>)
  403ed4:	4798      	blx	r3
}
  403ed6:	3708      	adds	r7, #8
  403ed8:	46bd      	mov	sp, r7
  403eda:	bd80      	pop	{r7, pc}
  403edc:	00403d9d 	.word	0x00403d9d
  403ee0:	00403e0d 	.word	0x00403e0d

00403ee4 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  403ee4:	b480      	push	{r7}
  403ee6:	b085      	sub	sp, #20
  403ee8:	af00      	add	r7, sp, #0
  403eea:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  403eec:	2300      	movs	r3, #0
  403eee:	60fb      	str	r3, [r7, #12]
  403ef0:	e00c      	b.n	403f0c <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  403ef2:	2300      	movs	r3, #0
  403ef4:	60fb      	str	r3, [r7, #12]
  403ef6:	e002      	b.n	403efe <ili9225_delay+0x1a>
  403ef8:	68fb      	ldr	r3, [r7, #12]
  403efa:	3301      	adds	r3, #1
  403efc:	60fb      	str	r3, [r7, #12]
  403efe:	68fa      	ldr	r2, [r7, #12]
  403f00:	4b07      	ldr	r3, [pc, #28]	; (403f20 <ili9225_delay+0x3c>)
  403f02:	429a      	cmp	r2, r3
  403f04:	d9f8      	bls.n	403ef8 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  403f06:	68fb      	ldr	r3, [r7, #12]
  403f08:	3301      	adds	r3, #1
  403f0a:	60fb      	str	r3, [r7, #12]
  403f0c:	68fa      	ldr	r2, [r7, #12]
  403f0e:	687b      	ldr	r3, [r7, #4]
  403f10:	429a      	cmp	r2, r3
  403f12:	d3ee      	bcc.n	403ef2 <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  403f14:	3714      	adds	r7, #20
  403f16:	46bd      	mov	sp, r7
  403f18:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f1c:	4770      	bx	lr
  403f1e:	bf00      	nop
  403f20:	0001869f 	.word	0x0001869f

00403f24 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  403f24:	b480      	push	{r7}
  403f26:	b087      	sub	sp, #28
  403f28:	af00      	add	r7, sp, #0
  403f2a:	60f8      	str	r0, [r7, #12]
  403f2c:	60b9      	str	r1, [r7, #8]
  403f2e:	607a      	str	r2, [r7, #4]
  403f30:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  403f32:	68fb      	ldr	r3, [r7, #12]
  403f34:	681b      	ldr	r3, [r3, #0]
  403f36:	2baf      	cmp	r3, #175	; 0xaf
  403f38:	d902      	bls.n	403f40 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  403f3a:	68fb      	ldr	r3, [r7, #12]
  403f3c:	22af      	movs	r2, #175	; 0xaf
  403f3e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  403f40:	687b      	ldr	r3, [r7, #4]
  403f42:	681b      	ldr	r3, [r3, #0]
  403f44:	2baf      	cmp	r3, #175	; 0xaf
  403f46:	d902      	bls.n	403f4e <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  403f48:	687b      	ldr	r3, [r7, #4]
  403f4a:	22af      	movs	r2, #175	; 0xaf
  403f4c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  403f4e:	68bb      	ldr	r3, [r7, #8]
  403f50:	681b      	ldr	r3, [r3, #0]
  403f52:	2bdb      	cmp	r3, #219	; 0xdb
  403f54:	d902      	bls.n	403f5c <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  403f56:	68bb      	ldr	r3, [r7, #8]
  403f58:	22db      	movs	r2, #219	; 0xdb
  403f5a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  403f5c:	683b      	ldr	r3, [r7, #0]
  403f5e:	681b      	ldr	r3, [r3, #0]
  403f60:	2bdb      	cmp	r3, #219	; 0xdb
  403f62:	d902      	bls.n	403f6a <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  403f64:	683b      	ldr	r3, [r7, #0]
  403f66:	22db      	movs	r2, #219	; 0xdb
  403f68:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  403f6a:	68fb      	ldr	r3, [r7, #12]
  403f6c:	681a      	ldr	r2, [r3, #0]
  403f6e:	687b      	ldr	r3, [r7, #4]
  403f70:	681b      	ldr	r3, [r3, #0]
  403f72:	429a      	cmp	r2, r3
  403f74:	d909      	bls.n	403f8a <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  403f76:	68fb      	ldr	r3, [r7, #12]
  403f78:	681b      	ldr	r3, [r3, #0]
  403f7a:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  403f7c:	687b      	ldr	r3, [r7, #4]
  403f7e:	681a      	ldr	r2, [r3, #0]
  403f80:	68fb      	ldr	r3, [r7, #12]
  403f82:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  403f84:	687b      	ldr	r3, [r7, #4]
  403f86:	697a      	ldr	r2, [r7, #20]
  403f88:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  403f8a:	68bb      	ldr	r3, [r7, #8]
  403f8c:	681a      	ldr	r2, [r3, #0]
  403f8e:	683b      	ldr	r3, [r7, #0]
  403f90:	681b      	ldr	r3, [r3, #0]
  403f92:	429a      	cmp	r2, r3
  403f94:	d909      	bls.n	403faa <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  403f96:	68bb      	ldr	r3, [r7, #8]
  403f98:	681b      	ldr	r3, [r3, #0]
  403f9a:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  403f9c:	683b      	ldr	r3, [r7, #0]
  403f9e:	681a      	ldr	r2, [r3, #0]
  403fa0:	68bb      	ldr	r3, [r7, #8]
  403fa2:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  403fa4:	683b      	ldr	r3, [r7, #0]
  403fa6:	697a      	ldr	r2, [r7, #20]
  403fa8:	601a      	str	r2, [r3, #0]
	}
}
  403faa:	371c      	adds	r7, #28
  403fac:	46bd      	mov	sp, r7
  403fae:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fb2:	4770      	bx	lr

00403fb4 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  403fb4:	b590      	push	{r4, r7, lr}
  403fb6:	b087      	sub	sp, #28
  403fb8:	af02      	add	r7, sp, #8
  403fba:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  403fbc:	2302      	movs	r3, #2
  403fbe:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  403fc0:	201d      	movs	r0, #29
  403fc2:	4b77      	ldr	r3, [pc, #476]	; (4041a0 <ili9225_init+0x1ec>)
  403fc4:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  403fc6:	2002      	movs	r0, #2
  403fc8:	4b76      	ldr	r3, [pc, #472]	; (4041a4 <ili9225_init+0x1f0>)
  403fca:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  403fcc:	201d      	movs	r0, #29
  403fce:	4b76      	ldr	r3, [pc, #472]	; (4041a8 <ili9225_init+0x1f4>)
  403fd0:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  403fd2:	2014      	movs	r0, #20
  403fd4:	4b73      	ldr	r3, [pc, #460]	; (4041a4 <ili9225_init+0x1f0>)
  403fd6:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  403fd8:	201d      	movs	r0, #29
  403fda:	4b71      	ldr	r3, [pc, #452]	; (4041a0 <ili9225_init+0x1ec>)
  403fdc:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  403fde:	2032      	movs	r0, #50	; 0x32
  403fe0:	4b70      	ldr	r3, [pc, #448]	; (4041a4 <ili9225_init+0x1f0>)
  403fe2:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403fe4:	4871      	ldr	r0, [pc, #452]	; (4041ac <ili9225_init+0x1f8>)
  403fe6:	4b72      	ldr	r3, [pc, #456]	; (4041b0 <ili9225_init+0x1fc>)
  403fe8:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  403fea:	4870      	ldr	r0, [pc, #448]	; (4041ac <ili9225_init+0x1f8>)
  403fec:	4b71      	ldr	r3, [pc, #452]	; (4041b4 <ili9225_init+0x200>)
  403fee:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  403ff0:	486e      	ldr	r0, [pc, #440]	; (4041ac <ili9225_init+0x1f8>)
  403ff2:	4b71      	ldr	r3, [pc, #452]	; (4041b8 <ili9225_init+0x204>)
  403ff4:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  403ff6:	2015      	movs	r0, #21
  403ff8:	4b70      	ldr	r3, [pc, #448]	; (4041bc <ili9225_init+0x208>)
  403ffa:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  403ffc:	2015      	movs	r0, #21
  403ffe:	4b70      	ldr	r3, [pc, #448]	; (4041c0 <ili9225_init+0x20c>)
  404000:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  404002:	2015      	movs	r0, #21
  404004:	2100      	movs	r1, #0
  404006:	4b6f      	ldr	r3, [pc, #444]	; (4041c4 <ili9225_init+0x210>)
  404008:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  40400a:	2015      	movs	r0, #21
  40400c:	4b6e      	ldr	r3, [pc, #440]	; (4041c8 <ili9225_init+0x214>)
  40400e:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  404010:	4866      	ldr	r0, [pc, #408]	; (4041ac <ili9225_init+0x1f8>)
  404012:	4b6e      	ldr	r3, [pc, #440]	; (4041cc <ili9225_init+0x218>)
  404014:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  404016:	f107 030c 	add.w	r3, r7, #12
  40401a:	2200      	movs	r2, #0
  40401c:	9200      	str	r2, [sp, #0]
  40401e:	4863      	ldr	r0, [pc, #396]	; (4041ac <ili9225_init+0x1f8>)
  404020:	4619      	mov	r1, r3
  404022:	2200      	movs	r2, #0
  404024:	4b6a      	ldr	r3, [pc, #424]	; (4041d0 <ili9225_init+0x21c>)
  404026:	4c6b      	ldr	r4, [pc, #428]	; (4041d4 <ili9225_init+0x220>)
  404028:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  40402a:	f107 030c 	add.w	r3, r7, #12
  40402e:	485f      	ldr	r0, [pc, #380]	; (4041ac <ili9225_init+0x1f8>)
  404030:	4619      	mov	r1, r3
  404032:	4b69      	ldr	r3, [pc, #420]	; (4041d8 <ili9225_init+0x224>)
  404034:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  404036:	485d      	ldr	r0, [pc, #372]	; (4041ac <ili9225_init+0x1f8>)
  404038:	4b68      	ldr	r3, [pc, #416]	; (4041dc <ili9225_init+0x228>)
  40403a:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  40403c:	485b      	ldr	r0, [pc, #364]	; (4041ac <ili9225_init+0x1f8>)
  40403e:	2101      	movs	r1, #1
  404040:	4b67      	ldr	r3, [pc, #412]	; (4041e0 <ili9225_init+0x22c>)
  404042:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  404044:	4b67      	ldr	r3, [pc, #412]	; (4041e4 <ili9225_init+0x230>)
  404046:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  404048:	2001      	movs	r0, #1
  40404a:	f44f 718e 	mov.w	r1, #284	; 0x11c
  40404e:	4b66      	ldr	r3, [pc, #408]	; (4041e8 <ili9225_init+0x234>)
  404050:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  404052:	2002      	movs	r0, #2
  404054:	f44f 7180 	mov.w	r1, #256	; 0x100
  404058:	4b63      	ldr	r3, [pc, #396]	; (4041e8 <ili9225_init+0x234>)
  40405a:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  40405c:	2003      	movs	r0, #3
  40405e:	f241 0130 	movw	r1, #4144	; 0x1030
  404062:	4b61      	ldr	r3, [pc, #388]	; (4041e8 <ili9225_init+0x234>)
  404064:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  404066:	2008      	movs	r0, #8
  404068:	f640 0108 	movw	r1, #2056	; 0x808
  40406c:	4b5e      	ldr	r3, [pc, #376]	; (4041e8 <ili9225_init+0x234>)
  40406e:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  404070:	200c      	movs	r0, #12
  404072:	2101      	movs	r1, #1
  404074:	4b5c      	ldr	r3, [pc, #368]	; (4041e8 <ili9225_init+0x234>)
  404076:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  404078:	200f      	movs	r0, #15
  40407a:	f640 2101 	movw	r1, #2561	; 0xa01
  40407e:	4b5a      	ldr	r3, [pc, #360]	; (4041e8 <ili9225_init+0x234>)
  404080:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  404082:	2020      	movs	r0, #32
  404084:	21b0      	movs	r1, #176	; 0xb0
  404086:	4b58      	ldr	r3, [pc, #352]	; (4041e8 <ili9225_init+0x234>)
  404088:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  40408a:	2021      	movs	r0, #33	; 0x21
  40408c:	21dc      	movs	r1, #220	; 0xdc
  40408e:	4b56      	ldr	r3, [pc, #344]	; (4041e8 <ili9225_init+0x234>)
  404090:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  404092:	2010      	movs	r0, #16
  404094:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  404098:	4b53      	ldr	r3, [pc, #332]	; (4041e8 <ili9225_init+0x234>)
  40409a:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40409c:	2011      	movs	r0, #17
  40409e:	f241 0138 	movw	r1, #4152	; 0x1038
  4040a2:	4b51      	ldr	r3, [pc, #324]	; (4041e8 <ili9225_init+0x234>)
  4040a4:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  4040a6:	2032      	movs	r0, #50	; 0x32
  4040a8:	4b3e      	ldr	r3, [pc, #248]	; (4041a4 <ili9225_init+0x1f0>)
  4040aa:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  4040ac:	2012      	movs	r0, #18
  4040ae:	f241 1121 	movw	r1, #4385	; 0x1121
  4040b2:	4b4d      	ldr	r3, [pc, #308]	; (4041e8 <ili9225_init+0x234>)
  4040b4:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  4040b6:	2013      	movs	r0, #19
  4040b8:	214e      	movs	r1, #78	; 0x4e
  4040ba:	4b4b      	ldr	r3, [pc, #300]	; (4041e8 <ili9225_init+0x234>)
  4040bc:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  4040be:	2014      	movs	r0, #20
  4040c0:	f246 716f 	movw	r1, #26479	; 0x676f
  4040c4:	4b48      	ldr	r3, [pc, #288]	; (4041e8 <ili9225_init+0x234>)
  4040c6:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  4040c8:	2030      	movs	r0, #48	; 0x30
  4040ca:	2100      	movs	r1, #0
  4040cc:	4b46      	ldr	r3, [pc, #280]	; (4041e8 <ili9225_init+0x234>)
  4040ce:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  4040d0:	2031      	movs	r0, #49	; 0x31
  4040d2:	21db      	movs	r1, #219	; 0xdb
  4040d4:	4b44      	ldr	r3, [pc, #272]	; (4041e8 <ili9225_init+0x234>)
  4040d6:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  4040d8:	2032      	movs	r0, #50	; 0x32
  4040da:	2100      	movs	r1, #0
  4040dc:	4b42      	ldr	r3, [pc, #264]	; (4041e8 <ili9225_init+0x234>)
  4040de:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  4040e0:	2033      	movs	r0, #51	; 0x33
  4040e2:	2100      	movs	r1, #0
  4040e4:	4b40      	ldr	r3, [pc, #256]	; (4041e8 <ili9225_init+0x234>)
  4040e6:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  4040e8:	2034      	movs	r0, #52	; 0x34
  4040ea:	21db      	movs	r1, #219	; 0xdb
  4040ec:	4b3e      	ldr	r3, [pc, #248]	; (4041e8 <ili9225_init+0x234>)
  4040ee:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  4040f0:	2035      	movs	r0, #53	; 0x35
  4040f2:	2100      	movs	r1, #0
  4040f4:	4b3c      	ldr	r3, [pc, #240]	; (4041e8 <ili9225_init+0x234>)
  4040f6:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  4040f8:	2036      	movs	r0, #54	; 0x36
  4040fa:	21b0      	movs	r1, #176	; 0xb0
  4040fc:	4b3a      	ldr	r3, [pc, #232]	; (4041e8 <ili9225_init+0x234>)
  4040fe:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  404100:	2037      	movs	r0, #55	; 0x37
  404102:	2100      	movs	r1, #0
  404104:	4b38      	ldr	r3, [pc, #224]	; (4041e8 <ili9225_init+0x234>)
  404106:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404108:	2038      	movs	r0, #56	; 0x38
  40410a:	21dc      	movs	r1, #220	; 0xdc
  40410c:	4b36      	ldr	r3, [pc, #216]	; (4041e8 <ili9225_init+0x234>)
  40410e:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  404110:	2039      	movs	r0, #57	; 0x39
  404112:	2100      	movs	r1, #0
  404114:	4b34      	ldr	r3, [pc, #208]	; (4041e8 <ili9225_init+0x234>)
  404116:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  404118:	2050      	movs	r0, #80	; 0x50
  40411a:	2100      	movs	r1, #0
  40411c:	4b32      	ldr	r3, [pc, #200]	; (4041e8 <ili9225_init+0x234>)
  40411e:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  404120:	2051      	movs	r0, #81	; 0x51
  404122:	f240 610a 	movw	r1, #1546	; 0x60a
  404126:	4b30      	ldr	r3, [pc, #192]	; (4041e8 <ili9225_init+0x234>)
  404128:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  40412a:	2052      	movs	r0, #82	; 0x52
  40412c:	f640 510a 	movw	r1, #3338	; 0xd0a
  404130:	4b2d      	ldr	r3, [pc, #180]	; (4041e8 <ili9225_init+0x234>)
  404132:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  404134:	2053      	movs	r0, #83	; 0x53
  404136:	f240 3103 	movw	r1, #771	; 0x303
  40413a:	4b2b      	ldr	r3, [pc, #172]	; (4041e8 <ili9225_init+0x234>)
  40413c:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  40413e:	2054      	movs	r0, #84	; 0x54
  404140:	f640 210d 	movw	r1, #2573	; 0xa0d
  404144:	4b28      	ldr	r3, [pc, #160]	; (4041e8 <ili9225_init+0x234>)
  404146:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  404148:	2055      	movs	r0, #85	; 0x55
  40414a:	f640 2106 	movw	r1, #2566	; 0xa06
  40414e:	4b26      	ldr	r3, [pc, #152]	; (4041e8 <ili9225_init+0x234>)
  404150:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  404152:	2056      	movs	r0, #86	; 0x56
  404154:	2100      	movs	r1, #0
  404156:	4b24      	ldr	r3, [pc, #144]	; (4041e8 <ili9225_init+0x234>)
  404158:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  40415a:	2057      	movs	r0, #87	; 0x57
  40415c:	f240 3103 	movw	r1, #771	; 0x303
  404160:	4b21      	ldr	r3, [pc, #132]	; (4041e8 <ili9225_init+0x234>)
  404162:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  404164:	2058      	movs	r0, #88	; 0x58
  404166:	2100      	movs	r1, #0
  404168:	4b1f      	ldr	r3, [pc, #124]	; (4041e8 <ili9225_init+0x234>)
  40416a:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  40416c:	2059      	movs	r0, #89	; 0x59
  40416e:	2100      	movs	r1, #0
  404170:	4b1d      	ldr	r3, [pc, #116]	; (4041e8 <ili9225_init+0x234>)
  404172:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  404174:	687b      	ldr	r3, [r7, #4]
  404176:	681a      	ldr	r2, [r3, #0]
  404178:	687b      	ldr	r3, [r7, #4]
  40417a:	685b      	ldr	r3, [r3, #4]
  40417c:	2000      	movs	r0, #0
  40417e:	2100      	movs	r1, #0
  404180:	4c1a      	ldr	r4, [pc, #104]	; (4041ec <ili9225_init+0x238>)
  404182:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  404184:	687b      	ldr	r3, [r7, #4]
  404186:	689b      	ldr	r3, [r3, #8]
  404188:	4618      	mov	r0, r3
  40418a:	4b19      	ldr	r3, [pc, #100]	; (4041f0 <ili9225_init+0x23c>)
  40418c:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  40418e:	2000      	movs	r0, #0
  404190:	2100      	movs	r1, #0
  404192:	4b18      	ldr	r3, [pc, #96]	; (4041f4 <ili9225_init+0x240>)
  404194:	4798      	blx	r3
	return 0;
  404196:	2300      	movs	r3, #0
}
  404198:	4618      	mov	r0, r3
  40419a:	3714      	adds	r7, #20
  40419c:	46bd      	mov	sp, r7
  40419e:	bd90      	pop	{r4, r7, pc}
  4041a0:	004049a1 	.word	0x004049a1
  4041a4:	00403ee5 	.word	0x00403ee5
  4041a8:	004049cd 	.word	0x004049cd
  4041ac:	40008000 	.word	0x40008000
  4041b0:	00403d19 	.word	0x00403d19
  4041b4:	00403ce9 	.word	0x00403ce9
  4041b8:	00403d31 	.word	0x00403d31
  4041bc:	00403c2d 	.word	0x00403c2d
  4041c0:	00403c61 	.word	0x00403c61
  4041c4:	00403c95 	.word	0x00403c95
  4041c8:	00403bfd 	.word	0x00403bfd
  4041cc:	004036a9 	.word	0x004036a9
  4041d0:	00bebc20 	.word	0x00bebc20
  4041d4:	00403715 	.word	0x00403715
  4041d8:	004037cd 	.word	0x004037cd
  4041dc:	00403d01 	.word	0x00403d01
  4041e0:	00403d4d 	.word	0x00403d4d
  4041e4:	00404241 	.word	0x00404241
  4041e8:	00403eb9 	.word	0x00403eb9
  4041ec:	004042f1 	.word	0x004042f1
  4041f0:	00404255 	.word	0x00404255
  4041f4:	00404361 	.word	0x00404361

004041f8 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  4041f8:	b580      	push	{r7, lr}
  4041fa:	b082      	sub	sp, #8
  4041fc:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  4041fe:	4807      	ldr	r0, [pc, #28]	; (40421c <ili9225_spi_handler+0x24>)
  404200:	4b07      	ldr	r3, [pc, #28]	; (404220 <ili9225_spi_handler+0x28>)
  404202:	4798      	blx	r3
  404204:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  404206:	4805      	ldr	r0, [pc, #20]	; (40421c <ili9225_spi_handler+0x24>)
  404208:	6879      	ldr	r1, [r7, #4]
  40420a:	4b06      	ldr	r3, [pc, #24]	; (404224 <ili9225_spi_handler+0x2c>)
  40420c:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40420e:	4b06      	ldr	r3, [pc, #24]	; (404228 <ili9225_spi_handler+0x30>)
  404210:	2201      	movs	r2, #1
  404212:	701a      	strb	r2, [r3, #0]
}
  404214:	3708      	adds	r7, #8
  404216:	46bd      	mov	sp, r7
  404218:	bd80      	pop	{r7, pc}
  40421a:	bf00      	nop
  40421c:	40008000 	.word	0x40008000
  404220:	00403d85 	.word	0x00403d85
  404224:	00403d69 	.word	0x00403d69
  404228:	20000bfc 	.word	0x20000bfc

0040422c <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  40422c:	b580      	push	{r7, lr}
  40422e:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  404230:	2007      	movs	r0, #7
  404232:	f241 0117 	movw	r1, #4119	; 0x1017
  404236:	4b01      	ldr	r3, [pc, #4]	; (40423c <ili9225_display_on+0x10>)
  404238:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  40423a:	bd80      	pop	{r7, pc}
  40423c:	00403eb9 	.word	0x00403eb9

00404240 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  404240:	b580      	push	{r7, lr}
  404242:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  404244:	2007      	movs	r0, #7
  404246:	2100      	movs	r1, #0
  404248:	4b01      	ldr	r3, [pc, #4]	; (404250 <ili9225_display_off+0x10>)
  40424a:	4798      	blx	r3
}
  40424c:	bd80      	pop	{r7, pc}
  40424e:	bf00      	nop
  404250:	00403eb9 	.word	0x00403eb9

00404254 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  404254:	b480      	push	{r7}
  404256:	b085      	sub	sp, #20
  404258:	af00      	add	r7, sp, #0
  40425a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40425c:	687b      	ldr	r3, [r7, #4]
  40425e:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  404262:	0a1b      	lsrs	r3, r3, #8
  404264:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  404266:	687b      	ldr	r3, [r7, #4]
  404268:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  40426c:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40426e:	b29b      	uxth	r3, r3
  404270:	4313      	orrs	r3, r2
  404272:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  404274:	687b      	ldr	r3, [r7, #4]
  404276:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  40427a:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40427c:	b29b      	uxth	r3, r3
  40427e:	4313      	orrs	r3, r2
  404280:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404282:	2300      	movs	r3, #0
  404284:	60fb      	str	r3, [r7, #12]
  404286:	e007      	b.n	404298 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  404288:	4b07      	ldr	r3, [pc, #28]	; (4042a8 <ili9225_set_foreground_color+0x54>)
  40428a:	68fa      	ldr	r2, [r7, #12]
  40428c:	8979      	ldrh	r1, [r7, #10]
  40428e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404292:	68fb      	ldr	r3, [r7, #12]
  404294:	3301      	adds	r3, #1
  404296:	60fb      	str	r3, [r7, #12]
  404298:	68fb      	ldr	r3, [r7, #12]
  40429a:	2baf      	cmp	r3, #175	; 0xaf
  40429c:	d9f4      	bls.n	404288 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  40429e:	3714      	adds	r7, #20
  4042a0:	46bd      	mov	sp, r7
  4042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042a6:	4770      	bx	lr
  4042a8:	20000a9c 	.word	0x20000a9c

004042ac <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  4042ac:	b580      	push	{r7, lr}
  4042ae:	b084      	sub	sp, #16
  4042b0:	af00      	add	r7, sp, #0
  4042b2:	4603      	mov	r3, r0
  4042b4:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  4042b6:	2000      	movs	r0, #0
  4042b8:	2100      	movs	r1, #0
  4042ba:	4b0a      	ldr	r3, [pc, #40]	; (4042e4 <ili9225_fill+0x38>)
  4042bc:	4798      	blx	r3
	ili9225_write_ram_prepare();
  4042be:	4b0a      	ldr	r3, [pc, #40]	; (4042e8 <ili9225_fill+0x3c>)
  4042c0:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4042c2:	f249 7340 	movw	r3, #38720	; 0x9740
  4042c6:	60fb      	str	r3, [r7, #12]
  4042c8:	e006      	b.n	4042d8 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  4042ca:	88fb      	ldrh	r3, [r7, #6]
  4042cc:	4618      	mov	r0, r3
  4042ce:	4b07      	ldr	r3, [pc, #28]	; (4042ec <ili9225_fill+0x40>)
  4042d0:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4042d2:	68fb      	ldr	r3, [r7, #12]
  4042d4:	3b01      	subs	r3, #1
  4042d6:	60fb      	str	r3, [r7, #12]
  4042d8:	68fb      	ldr	r3, [r7, #12]
  4042da:	2b00      	cmp	r3, #0
  4042dc:	d1f5      	bne.n	4042ca <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  4042de:	3710      	adds	r7, #16
  4042e0:	46bd      	mov	sp, r7
  4042e2:	bd80      	pop	{r7, pc}
  4042e4:	00404361 	.word	0x00404361
  4042e8:	00403dfd 	.word	0x00403dfd
  4042ec:	00403e0d 	.word	0x00403e0d

004042f0 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4042f0:	b580      	push	{r7, lr}
  4042f2:	b084      	sub	sp, #16
  4042f4:	af00      	add	r7, sp, #0
  4042f6:	60f8      	str	r0, [r7, #12]
  4042f8:	60b9      	str	r1, [r7, #8]
  4042fa:	607a      	str	r2, [r7, #4]
  4042fc:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  4042fe:	68fb      	ldr	r3, [r7, #12]
  404300:	b29a      	uxth	r2, r3
  404302:	687b      	ldr	r3, [r7, #4]
  404304:	b29b      	uxth	r3, r3
  404306:	4413      	add	r3, r2
  404308:	b29b      	uxth	r3, r3
  40430a:	3b01      	subs	r3, #1
  40430c:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40430e:	b2db      	uxtb	r3, r3
  404310:	b29b      	uxth	r3, r3
  404312:	2036      	movs	r0, #54	; 0x36
  404314:	4619      	mov	r1, r3
  404316:	4b11      	ldr	r3, [pc, #68]	; (40435c <ili9225_set_window+0x6c>)
  404318:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  40431a:	68fb      	ldr	r3, [r7, #12]
  40431c:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  40431e:	b2db      	uxtb	r3, r3
  404320:	b29b      	uxth	r3, r3
  404322:	2037      	movs	r0, #55	; 0x37
  404324:	4619      	mov	r1, r3
  404326:	4b0d      	ldr	r3, [pc, #52]	; (40435c <ili9225_set_window+0x6c>)
  404328:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40432a:	68bb      	ldr	r3, [r7, #8]
  40432c:	b29a      	uxth	r2, r3
  40432e:	683b      	ldr	r3, [r7, #0]
  404330:	b29b      	uxth	r3, r3
  404332:	4413      	add	r3, r2
  404334:	b29b      	uxth	r3, r3
  404336:	3b01      	subs	r3, #1
  404338:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40433a:	b2db      	uxtb	r3, r3
  40433c:	b29b      	uxth	r3, r3
  40433e:	2038      	movs	r0, #56	; 0x38
  404340:	4619      	mov	r1, r3
  404342:	4b06      	ldr	r3, [pc, #24]	; (40435c <ili9225_set_window+0x6c>)
  404344:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  404346:	68bb      	ldr	r3, [r7, #8]
  404348:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  40434a:	b2db      	uxtb	r3, r3
  40434c:	b29b      	uxth	r3, r3
  40434e:	2039      	movs	r0, #57	; 0x39
  404350:	4619      	mov	r1, r3
  404352:	4b02      	ldr	r3, [pc, #8]	; (40435c <ili9225_set_window+0x6c>)
  404354:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  404356:	3710      	adds	r7, #16
  404358:	46bd      	mov	sp, r7
  40435a:	bd80      	pop	{r7, pc}
  40435c:	00403eb9 	.word	0x00403eb9

00404360 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  404360:	b580      	push	{r7, lr}
  404362:	b082      	sub	sp, #8
  404364:	af00      	add	r7, sp, #0
  404366:	4602      	mov	r2, r0
  404368:	460b      	mov	r3, r1
  40436a:	80fa      	strh	r2, [r7, #6]
  40436c:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  40436e:	88fb      	ldrh	r3, [r7, #6]
  404370:	b2db      	uxtb	r3, r3
  404372:	b29b      	uxth	r3, r3
  404374:	2020      	movs	r0, #32
  404376:	4619      	mov	r1, r3
  404378:	4b05      	ldr	r3, [pc, #20]	; (404390 <ili9225_set_cursor_position+0x30>)
  40437a:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  40437c:	88bb      	ldrh	r3, [r7, #4]
  40437e:	b2db      	uxtb	r3, r3
  404380:	b29b      	uxth	r3, r3
  404382:	2021      	movs	r0, #33	; 0x21
  404384:	4619      	mov	r1, r3
  404386:	4b02      	ldr	r3, [pc, #8]	; (404390 <ili9225_set_cursor_position+0x30>)
  404388:	4798      	blx	r3
}
  40438a:	3708      	adds	r7, #8
  40438c:	46bd      	mov	sp, r7
  40438e:	bd80      	pop	{r7, pc}
  404390:	00403eb9 	.word	0x00403eb9

00404394 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  404394:	b580      	push	{r7, lr}
  404396:	b082      	sub	sp, #8
  404398:	af00      	add	r7, sp, #0
  40439a:	6078      	str	r0, [r7, #4]
  40439c:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  40439e:	687b      	ldr	r3, [r7, #4]
  4043a0:	2baf      	cmp	r3, #175	; 0xaf
  4043a2:	d802      	bhi.n	4043aa <ili9225_draw_pixel+0x16>
  4043a4:	683b      	ldr	r3, [r7, #0]
  4043a6:	2bdb      	cmp	r3, #219	; 0xdb
  4043a8:	d901      	bls.n	4043ae <ili9225_draw_pixel+0x1a>
		return 1;
  4043aa:	2301      	movs	r3, #1
  4043ac:	e00f      	b.n	4043ce <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  4043ae:	687b      	ldr	r3, [r7, #4]
  4043b0:	b29a      	uxth	r2, r3
  4043b2:	683b      	ldr	r3, [r7, #0]
  4043b4:	b29b      	uxth	r3, r3
  4043b6:	4610      	mov	r0, r2
  4043b8:	4619      	mov	r1, r3
  4043ba:	4b07      	ldr	r3, [pc, #28]	; (4043d8 <ili9225_draw_pixel+0x44>)
  4043bc:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4043be:	4b07      	ldr	r3, [pc, #28]	; (4043dc <ili9225_draw_pixel+0x48>)
  4043c0:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  4043c2:	4b07      	ldr	r3, [pc, #28]	; (4043e0 <ili9225_draw_pixel+0x4c>)
  4043c4:	881b      	ldrh	r3, [r3, #0]
  4043c6:	4618      	mov	r0, r3
  4043c8:	4b06      	ldr	r3, [pc, #24]	; (4043e4 <ili9225_draw_pixel+0x50>)
  4043ca:	4798      	blx	r3
	return 0;
  4043cc:	2300      	movs	r3, #0
}
  4043ce:	4618      	mov	r0, r3
  4043d0:	3708      	adds	r7, #8
  4043d2:	46bd      	mov	sp, r7
  4043d4:	bd80      	pop	{r7, pc}
  4043d6:	bf00      	nop
  4043d8:	00404361 	.word	0x00404361
  4043dc:	00403dfd 	.word	0x00403dfd
  4043e0:	20000a9c 	.word	0x20000a9c
  4043e4:	00403e0d 	.word	0x00403e0d

004043e8 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4043e8:	b590      	push	{r4, r7, lr}
  4043ea:	b087      	sub	sp, #28
  4043ec:	af00      	add	r7, sp, #0
  4043ee:	60f8      	str	r0, [r7, #12]
  4043f0:	60b9      	str	r1, [r7, #8]
  4043f2:	607a      	str	r2, [r7, #4]
  4043f4:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4043f6:	f107 000c 	add.w	r0, r7, #12
  4043fa:	f107 0108 	add.w	r1, r7, #8
  4043fe:	1d3a      	adds	r2, r7, #4
  404400:	463b      	mov	r3, r7
  404402:	4c24      	ldr	r4, [pc, #144]	; (404494 <ili9225_draw_filled_rectangle+0xac>)
  404404:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  404406:	68f8      	ldr	r0, [r7, #12]
  404408:	68b9      	ldr	r1, [r7, #8]
  40440a:	687a      	ldr	r2, [r7, #4]
  40440c:	68fb      	ldr	r3, [r7, #12]
  40440e:	1ad3      	subs	r3, r2, r3
  404410:	1c5a      	adds	r2, r3, #1
  404412:	683c      	ldr	r4, [r7, #0]
  404414:	68bb      	ldr	r3, [r7, #8]
  404416:	1ae3      	subs	r3, r4, r3
  404418:	3301      	adds	r3, #1
  40441a:	4c1f      	ldr	r4, [pc, #124]	; (404498 <ili9225_draw_filled_rectangle+0xb0>)
  40441c:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  40441e:	68fb      	ldr	r3, [r7, #12]
  404420:	b29a      	uxth	r2, r3
  404422:	68bb      	ldr	r3, [r7, #8]
  404424:	b29b      	uxth	r3, r3
  404426:	4610      	mov	r0, r2
  404428:	4619      	mov	r1, r3
  40442a:	4b1c      	ldr	r3, [pc, #112]	; (40449c <ili9225_draw_filled_rectangle+0xb4>)
  40442c:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  40442e:	4b1c      	ldr	r3, [pc, #112]	; (4044a0 <ili9225_draw_filled_rectangle+0xb8>)
  404430:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  404432:	687a      	ldr	r2, [r7, #4]
  404434:	68fb      	ldr	r3, [r7, #12]
  404436:	1ad3      	subs	r3, r2, r3
  404438:	3301      	adds	r3, #1
  40443a:	6839      	ldr	r1, [r7, #0]
  40443c:	68ba      	ldr	r2, [r7, #8]
  40443e:	1a8a      	subs	r2, r1, r2
  404440:	3201      	adds	r2, #1
  404442:	fb02 f303 	mul.w	r3, r2, r3
  404446:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  404448:	693a      	ldr	r2, [r7, #16]
  40444a:	4b16      	ldr	r3, [pc, #88]	; (4044a4 <ili9225_draw_filled_rectangle+0xbc>)
  40444c:	fba3 1302 	umull	r1, r3, r3, r2
  404450:	09db      	lsrs	r3, r3, #7
  404452:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  404454:	e003      	b.n	40445e <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  404456:	4814      	ldr	r0, [pc, #80]	; (4044a8 <ili9225_draw_filled_rectangle+0xc0>)
  404458:	21b0      	movs	r1, #176	; 0xb0
  40445a:	4b14      	ldr	r3, [pc, #80]	; (4044ac <ili9225_draw_filled_rectangle+0xc4>)
  40445c:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  40445e:	697b      	ldr	r3, [r7, #20]
  404460:	1e5a      	subs	r2, r3, #1
  404462:	617a      	str	r2, [r7, #20]
  404464:	2b00      	cmp	r3, #0
  404466:	d1f6      	bne.n	404456 <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  404468:	693a      	ldr	r2, [r7, #16]
  40446a:	4b0e      	ldr	r3, [pc, #56]	; (4044a4 <ili9225_draw_filled_rectangle+0xbc>)
  40446c:	fba3 1302 	umull	r1, r3, r3, r2
  404470:	09db      	lsrs	r3, r3, #7
  404472:	21b0      	movs	r1, #176	; 0xb0
  404474:	fb01 f303 	mul.w	r3, r1, r3
  404478:	1ad3      	subs	r3, r2, r3
  40447a:	480b      	ldr	r0, [pc, #44]	; (4044a8 <ili9225_draw_filled_rectangle+0xc0>)
  40447c:	4619      	mov	r1, r3
  40447e:	4b0b      	ldr	r3, [pc, #44]	; (4044ac <ili9225_draw_filled_rectangle+0xc4>)
  404480:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  404482:	2000      	movs	r0, #0
  404484:	2100      	movs	r1, #0
  404486:	22b0      	movs	r2, #176	; 0xb0
  404488:	23dc      	movs	r3, #220	; 0xdc
  40448a:	4c03      	ldr	r4, [pc, #12]	; (404498 <ili9225_draw_filled_rectangle+0xb0>)
  40448c:	47a0      	blx	r4
}
  40448e:	371c      	adds	r7, #28
  404490:	46bd      	mov	sp, r7
  404492:	bd90      	pop	{r4, r7, pc}
  404494:	00403f25 	.word	0x00403f25
  404498:	004042f1 	.word	0x004042f1
  40449c:	00404361 	.word	0x00404361
  4044a0:	00403dfd 	.word	0x00403dfd
  4044a4:	ba2e8ba3 	.word	0xba2e8ba3
  4044a8:	20000a9c 	.word	0x20000a9c
  4044ac:	00403e51 	.word	0x00403e51

004044b0 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4044b0:	b580      	push	{r7, lr}
  4044b2:	b08a      	sub	sp, #40	; 0x28
  4044b4:	af00      	add	r7, sp, #0
  4044b6:	60f8      	str	r0, [r7, #12]
  4044b8:	60b9      	str	r1, [r7, #8]
  4044ba:	4613      	mov	r3, r2
  4044bc:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4044be:	79fa      	ldrb	r2, [r7, #7]
  4044c0:	4613      	mov	r3, r2
  4044c2:	009b      	lsls	r3, r3, #2
  4044c4:	4413      	add	r3, r2
  4044c6:	009b      	lsls	r3, r3, #2
  4044c8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4044cc:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4044ce:	2300      	movs	r3, #0
  4044d0:	623b      	str	r3, [r7, #32]
  4044d2:	e04d      	b.n	404570 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4044d4:	6a3b      	ldr	r3, [r7, #32]
  4044d6:	005a      	lsls	r2, r3, #1
  4044d8:	69fb      	ldr	r3, [r7, #28]
  4044da:	4413      	add	r3, r2
  4044dc:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4044de:	69bb      	ldr	r3, [r7, #24]
  4044e0:	3301      	adds	r3, #1
  4044e2:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4044e4:	2300      	movs	r3, #0
  4044e6:	627b      	str	r3, [r7, #36]	; 0x24
  4044e8:	e01a      	b.n	404520 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4044ea:	4a24      	ldr	r2, [pc, #144]	; (40457c <ili9225_draw_char+0xcc>)
  4044ec:	69bb      	ldr	r3, [r7, #24]
  4044ee:	4413      	add	r3, r2
  4044f0:	781b      	ldrb	r3, [r3, #0]
  4044f2:	461a      	mov	r2, r3
  4044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4044f6:	f1c3 0307 	rsb	r3, r3, #7
  4044fa:	fa42 f303 	asr.w	r3, r2, r3
  4044fe:	f003 0301 	and.w	r3, r3, #1
  404502:	2b00      	cmp	r3, #0
  404504:	d009      	beq.n	40451a <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  404506:	68fa      	ldr	r2, [r7, #12]
  404508:	6a3b      	ldr	r3, [r7, #32]
  40450a:	441a      	add	r2, r3
  40450c:	68b9      	ldr	r1, [r7, #8]
  40450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404510:	440b      	add	r3, r1
  404512:	4610      	mov	r0, r2
  404514:	4619      	mov	r1, r3
  404516:	4b1a      	ldr	r3, [pc, #104]	; (404580 <ili9225_draw_char+0xd0>)
  404518:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40451c:	3301      	adds	r3, #1
  40451e:	627b      	str	r3, [r7, #36]	; 0x24
  404520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404522:	2b07      	cmp	r3, #7
  404524:	d9e1      	bls.n	4044ea <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  404526:	2300      	movs	r3, #0
  404528:	627b      	str	r3, [r7, #36]	; 0x24
  40452a:	e01b      	b.n	404564 <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40452c:	4a13      	ldr	r2, [pc, #76]	; (40457c <ili9225_draw_char+0xcc>)
  40452e:	697b      	ldr	r3, [r7, #20]
  404530:	4413      	add	r3, r2
  404532:	781b      	ldrb	r3, [r3, #0]
  404534:	461a      	mov	r2, r3
  404536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404538:	f1c3 0307 	rsb	r3, r3, #7
  40453c:	fa42 f303 	asr.w	r3, r2, r3
  404540:	f003 0301 	and.w	r3, r3, #1
  404544:	2b00      	cmp	r3, #0
  404546:	d00a      	beq.n	40455e <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  404548:	68fa      	ldr	r2, [r7, #12]
  40454a:	6a3b      	ldr	r3, [r7, #32]
  40454c:	441a      	add	r2, r3
  40454e:	68b9      	ldr	r1, [r7, #8]
  404550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404552:	440b      	add	r3, r1
  404554:	3308      	adds	r3, #8
  404556:	4610      	mov	r0, r2
  404558:	4619      	mov	r1, r3
  40455a:	4b09      	ldr	r3, [pc, #36]	; (404580 <ili9225_draw_char+0xd0>)
  40455c:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404560:	3301      	adds	r3, #1
  404562:	627b      	str	r3, [r7, #36]	; 0x24
  404564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404566:	2b05      	cmp	r3, #5
  404568:	d9e0      	bls.n	40452c <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40456a:	6a3b      	ldr	r3, [r7, #32]
  40456c:	3301      	adds	r3, #1
  40456e:	623b      	str	r3, [r7, #32]
  404570:	6a3b      	ldr	r3, [r7, #32]
  404572:	2b09      	cmp	r3, #9
  404574:	d9ae      	bls.n	4044d4 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  404576:	3728      	adds	r7, #40	; 0x28
  404578:	46bd      	mov	sp, r7
  40457a:	bd80      	pop	{r7, pc}
  40457c:	00412ddc 	.word	0x00412ddc
  404580:	00404395 	.word	0x00404395

00404584 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  404584:	b580      	push	{r7, lr}
  404586:	b086      	sub	sp, #24
  404588:	af00      	add	r7, sp, #0
  40458a:	60f8      	str	r0, [r7, #12]
  40458c:	60b9      	str	r1, [r7, #8]
  40458e:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  404590:	68fb      	ldr	r3, [r7, #12]
  404592:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  404594:	e01c      	b.n	4045d0 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  404596:	687b      	ldr	r3, [r7, #4]
  404598:	781b      	ldrb	r3, [r3, #0]
  40459a:	2b0a      	cmp	r3, #10
  40459c:	d108      	bne.n	4045b0 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  40459e:	230e      	movs	r3, #14
  4045a0:	461a      	mov	r2, r3
  4045a2:	68bb      	ldr	r3, [r7, #8]
  4045a4:	4413      	add	r3, r2
  4045a6:	3302      	adds	r3, #2
  4045a8:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4045aa:	697b      	ldr	r3, [r7, #20]
  4045ac:	60fb      	str	r3, [r7, #12]
  4045ae:	e00c      	b.n	4045ca <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  4045b0:	687b      	ldr	r3, [r7, #4]
  4045b2:	781b      	ldrb	r3, [r3, #0]
  4045b4:	68f8      	ldr	r0, [r7, #12]
  4045b6:	68b9      	ldr	r1, [r7, #8]
  4045b8:	461a      	mov	r2, r3
  4045ba:	4b09      	ldr	r3, [pc, #36]	; (4045e0 <ili9225_draw_string+0x5c>)
  4045bc:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4045be:	230a      	movs	r3, #10
  4045c0:	461a      	mov	r2, r3
  4045c2:	68fb      	ldr	r3, [r7, #12]
  4045c4:	4413      	add	r3, r2
  4045c6:	3302      	adds	r3, #2
  4045c8:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  4045ca:	687b      	ldr	r3, [r7, #4]
  4045cc:	3301      	adds	r3, #1
  4045ce:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4045d0:	687b      	ldr	r3, [r7, #4]
  4045d2:	781b      	ldrb	r3, [r3, #0]
  4045d4:	2b00      	cmp	r3, #0
  4045d6:	d1de      	bne.n	404596 <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4045d8:	3718      	adds	r7, #24
  4045da:	46bd      	mov	sp, r7
  4045dc:	bd80      	pop	{r7, pc}
  4045de:	bf00      	nop
  4045e0:	004044b1 	.word	0x004044b1

004045e4 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4045e4:	b480      	push	{r7}
  4045e6:	b085      	sub	sp, #20
  4045e8:	af00      	add	r7, sp, #0
  4045ea:	60f8      	str	r0, [r7, #12]
  4045ec:	60b9      	str	r1, [r7, #8]
  4045ee:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4045f0:	68bb      	ldr	r3, [r7, #8]
  4045f2:	2b00      	cmp	r3, #0
  4045f4:	d007      	beq.n	404606 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  4045f6:	68bb      	ldr	r3, [r7, #8]
  4045f8:	681a      	ldr	r2, [r3, #0]
  4045fa:	68fb      	ldr	r3, [r7, #12]
  4045fc:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  4045fe:	68bb      	ldr	r3, [r7, #8]
  404600:	685a      	ldr	r2, [r3, #4]
  404602:	68fb      	ldr	r3, [r7, #12]
  404604:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  404606:	687b      	ldr	r3, [r7, #4]
  404608:	2b00      	cmp	r3, #0
  40460a:	d007      	beq.n	40461c <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  40460c:	687b      	ldr	r3, [r7, #4]
  40460e:	681a      	ldr	r2, [r3, #0]
  404610:	68fb      	ldr	r3, [r7, #12]
  404612:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  404614:	687b      	ldr	r3, [r7, #4]
  404616:	685a      	ldr	r2, [r3, #4]
  404618:	68fb      	ldr	r3, [r7, #12]
  40461a:	61da      	str	r2, [r3, #28]
	}
}
  40461c:	3714      	adds	r7, #20
  40461e:	46bd      	mov	sp, r7
  404620:	f85d 7b04 	ldr.w	r7, [sp], #4
  404624:	4770      	bx	lr
  404626:	bf00      	nop

00404628 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  404628:	b480      	push	{r7}
  40462a:	b085      	sub	sp, #20
  40462c:	af00      	add	r7, sp, #0
  40462e:	60f8      	str	r0, [r7, #12]
  404630:	60b9      	str	r1, [r7, #8]
  404632:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404634:	68bb      	ldr	r3, [r7, #8]
  404636:	2b00      	cmp	r3, #0
  404638:	d007      	beq.n	40464a <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  40463a:	68bb      	ldr	r3, [r7, #8]
  40463c:	681a      	ldr	r2, [r3, #0]
  40463e:	68fb      	ldr	r3, [r7, #12]
  404640:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  404642:	68bb      	ldr	r3, [r7, #8]
  404644:	685a      	ldr	r2, [r3, #4]
  404646:	68fb      	ldr	r3, [r7, #12]
  404648:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  40464a:	687b      	ldr	r3, [r7, #4]
  40464c:	2b00      	cmp	r3, #0
  40464e:	d007      	beq.n	404660 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  404650:	687b      	ldr	r3, [r7, #4]
  404652:	681a      	ldr	r2, [r3, #0]
  404654:	68fb      	ldr	r3, [r7, #12]
  404656:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  404658:	687b      	ldr	r3, [r7, #4]
  40465a:	685a      	ldr	r2, [r3, #4]
  40465c:	68fb      	ldr	r3, [r7, #12]
  40465e:	615a      	str	r2, [r3, #20]
	}
}
  404660:	3714      	adds	r7, #20
  404662:	46bd      	mov	sp, r7
  404664:	f85d 7b04 	ldr.w	r7, [sp], #4
  404668:	4770      	bx	lr
  40466a:	bf00      	nop

0040466c <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40466c:	b480      	push	{r7}
  40466e:	b083      	sub	sp, #12
  404670:	af00      	add	r7, sp, #0
  404672:	6078      	str	r0, [r7, #4]
  404674:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  404676:	683a      	ldr	r2, [r7, #0]
  404678:	f240 1301 	movw	r3, #257	; 0x101
  40467c:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40467e:	687a      	ldr	r2, [r7, #4]
  404680:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  404682:	370c      	adds	r7, #12
  404684:	46bd      	mov	sp, r7
  404686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40468a:	4770      	bx	lr

0040468c <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40468c:	b480      	push	{r7}
  40468e:	b083      	sub	sp, #12
  404690:	af00      	add	r7, sp, #0
  404692:	6078      	str	r0, [r7, #4]
  404694:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  404696:	683a      	ldr	r2, [r7, #0]
  404698:	f240 2302 	movw	r3, #514	; 0x202
  40469c:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40469e:	687a      	ldr	r2, [r7, #4]
  4046a0:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  4046a2:	370c      	adds	r7, #12
  4046a4:	46bd      	mov	sp, r7
  4046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046aa:	4770      	bx	lr

004046ac <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4046ac:	b480      	push	{r7}
  4046ae:	b085      	sub	sp, #20
  4046b0:	af00      	add	r7, sp, #0
  4046b2:	60f8      	str	r0, [r7, #12]
  4046b4:	60b9      	str	r1, [r7, #8]
  4046b6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4046b8:	687b      	ldr	r3, [r7, #4]
  4046ba:	2b00      	cmp	r3, #0
  4046bc:	d003      	beq.n	4046c6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4046be:	68fb      	ldr	r3, [r7, #12]
  4046c0:	68ba      	ldr	r2, [r7, #8]
  4046c2:	665a      	str	r2, [r3, #100]	; 0x64
  4046c4:	e002      	b.n	4046cc <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4046c6:	68fb      	ldr	r3, [r7, #12]
  4046c8:	68ba      	ldr	r2, [r7, #8]
  4046ca:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4046cc:	3714      	adds	r7, #20
  4046ce:	46bd      	mov	sp, r7
  4046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046d4:	4770      	bx	lr
  4046d6:	bf00      	nop

004046d8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4046d8:	b480      	push	{r7}
  4046da:	b087      	sub	sp, #28
  4046dc:	af00      	add	r7, sp, #0
  4046de:	60f8      	str	r0, [r7, #12]
  4046e0:	60b9      	str	r1, [r7, #8]
  4046e2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4046e4:	68fb      	ldr	r3, [r7, #12]
  4046e6:	687a      	ldr	r2, [r7, #4]
  4046e8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4046ea:	68bb      	ldr	r3, [r7, #8]
  4046ec:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4046f0:	d04a      	beq.n	404788 <pio_set_peripheral+0xb0>
  4046f2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4046f6:	d808      	bhi.n	40470a <pio_set_peripheral+0x32>
  4046f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4046fc:	d016      	beq.n	40472c <pio_set_peripheral+0x54>
  4046fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404702:	d02c      	beq.n	40475e <pio_set_peripheral+0x86>
  404704:	2b00      	cmp	r3, #0
  404706:	d069      	beq.n	4047dc <pio_set_peripheral+0x104>
  404708:	e064      	b.n	4047d4 <pio_set_peripheral+0xfc>
  40470a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40470e:	d065      	beq.n	4047dc <pio_set_peripheral+0x104>
  404710:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404714:	d803      	bhi.n	40471e <pio_set_peripheral+0x46>
  404716:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40471a:	d04a      	beq.n	4047b2 <pio_set_peripheral+0xda>
  40471c:	e05a      	b.n	4047d4 <pio_set_peripheral+0xfc>
  40471e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404722:	d05b      	beq.n	4047dc <pio_set_peripheral+0x104>
  404724:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404728:	d058      	beq.n	4047dc <pio_set_peripheral+0x104>
  40472a:	e053      	b.n	4047d4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40472c:	68fb      	ldr	r3, [r7, #12]
  40472e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404730:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404732:	68fb      	ldr	r3, [r7, #12]
  404734:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404736:	687b      	ldr	r3, [r7, #4]
  404738:	43d9      	mvns	r1, r3
  40473a:	697b      	ldr	r3, [r7, #20]
  40473c:	400b      	ands	r3, r1
  40473e:	401a      	ands	r2, r3
  404740:	68fb      	ldr	r3, [r7, #12]
  404742:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404744:	68fb      	ldr	r3, [r7, #12]
  404746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404748:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40474a:	68fb      	ldr	r3, [r7, #12]
  40474c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40474e:	687b      	ldr	r3, [r7, #4]
  404750:	43d9      	mvns	r1, r3
  404752:	697b      	ldr	r3, [r7, #20]
  404754:	400b      	ands	r3, r1
  404756:	401a      	ands	r2, r3
  404758:	68fb      	ldr	r3, [r7, #12]
  40475a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40475c:	e03a      	b.n	4047d4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40475e:	68fb      	ldr	r3, [r7, #12]
  404760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404762:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404764:	687a      	ldr	r2, [r7, #4]
  404766:	697b      	ldr	r3, [r7, #20]
  404768:	431a      	orrs	r2, r3
  40476a:	68fb      	ldr	r3, [r7, #12]
  40476c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40476e:	68fb      	ldr	r3, [r7, #12]
  404770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404772:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404774:	68fb      	ldr	r3, [r7, #12]
  404776:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404778:	687b      	ldr	r3, [r7, #4]
  40477a:	43d9      	mvns	r1, r3
  40477c:	697b      	ldr	r3, [r7, #20]
  40477e:	400b      	ands	r3, r1
  404780:	401a      	ands	r2, r3
  404782:	68fb      	ldr	r3, [r7, #12]
  404784:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404786:	e025      	b.n	4047d4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404788:	68fb      	ldr	r3, [r7, #12]
  40478a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40478c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40478e:	68fb      	ldr	r3, [r7, #12]
  404790:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404792:	687b      	ldr	r3, [r7, #4]
  404794:	43d9      	mvns	r1, r3
  404796:	697b      	ldr	r3, [r7, #20]
  404798:	400b      	ands	r3, r1
  40479a:	401a      	ands	r2, r3
  40479c:	68fb      	ldr	r3, [r7, #12]
  40479e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4047a0:	68fb      	ldr	r3, [r7, #12]
  4047a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4047a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4047a6:	687a      	ldr	r2, [r7, #4]
  4047a8:	697b      	ldr	r3, [r7, #20]
  4047aa:	431a      	orrs	r2, r3
  4047ac:	68fb      	ldr	r3, [r7, #12]
  4047ae:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4047b0:	e010      	b.n	4047d4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4047b2:	68fb      	ldr	r3, [r7, #12]
  4047b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4047b6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4047b8:	687a      	ldr	r2, [r7, #4]
  4047ba:	697b      	ldr	r3, [r7, #20]
  4047bc:	431a      	orrs	r2, r3
  4047be:	68fb      	ldr	r3, [r7, #12]
  4047c0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4047c2:	68fb      	ldr	r3, [r7, #12]
  4047c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4047c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4047c8:	687a      	ldr	r2, [r7, #4]
  4047ca:	697b      	ldr	r3, [r7, #20]
  4047cc:	431a      	orrs	r2, r3
  4047ce:	68fb      	ldr	r3, [r7, #12]
  4047d0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4047d2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4047d4:	68fb      	ldr	r3, [r7, #12]
  4047d6:	687a      	ldr	r2, [r7, #4]
  4047d8:	605a      	str	r2, [r3, #4]
  4047da:	e000      	b.n	4047de <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4047dc:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4047de:	371c      	adds	r7, #28
  4047e0:	46bd      	mov	sp, r7
  4047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047e6:	4770      	bx	lr

004047e8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4047e8:	b580      	push	{r7, lr}
  4047ea:	b084      	sub	sp, #16
  4047ec:	af00      	add	r7, sp, #0
  4047ee:	60f8      	str	r0, [r7, #12]
  4047f0:	60b9      	str	r1, [r7, #8]
  4047f2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4047f4:	68f8      	ldr	r0, [r7, #12]
  4047f6:	68b9      	ldr	r1, [r7, #8]
  4047f8:	4b18      	ldr	r3, [pc, #96]	; (40485c <pio_set_input+0x74>)
  4047fa:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4047fc:	687b      	ldr	r3, [r7, #4]
  4047fe:	f003 0301 	and.w	r3, r3, #1
  404802:	68f8      	ldr	r0, [r7, #12]
  404804:	68b9      	ldr	r1, [r7, #8]
  404806:	461a      	mov	r2, r3
  404808:	4b15      	ldr	r3, [pc, #84]	; (404860 <pio_set_input+0x78>)
  40480a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40480c:	687b      	ldr	r3, [r7, #4]
  40480e:	f003 030a 	and.w	r3, r3, #10
  404812:	2b00      	cmp	r3, #0
  404814:	d003      	beq.n	40481e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  404816:	68fb      	ldr	r3, [r7, #12]
  404818:	68ba      	ldr	r2, [r7, #8]
  40481a:	621a      	str	r2, [r3, #32]
  40481c:	e002      	b.n	404824 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40481e:	68fb      	ldr	r3, [r7, #12]
  404820:	68ba      	ldr	r2, [r7, #8]
  404822:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  404824:	687b      	ldr	r3, [r7, #4]
  404826:	f003 0302 	and.w	r3, r3, #2
  40482a:	2b00      	cmp	r3, #0
  40482c:	d004      	beq.n	404838 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40482e:	68fb      	ldr	r3, [r7, #12]
  404830:	68ba      	ldr	r2, [r7, #8]
  404832:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  404836:	e008      	b.n	40484a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  404838:	687b      	ldr	r3, [r7, #4]
  40483a:	f003 0308 	and.w	r3, r3, #8
  40483e:	2b00      	cmp	r3, #0
  404840:	d003      	beq.n	40484a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  404842:	68fb      	ldr	r3, [r7, #12]
  404844:	68ba      	ldr	r2, [r7, #8]
  404846:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40484a:	68fb      	ldr	r3, [r7, #12]
  40484c:	68ba      	ldr	r2, [r7, #8]
  40484e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  404850:	68fb      	ldr	r3, [r7, #12]
  404852:	68ba      	ldr	r2, [r7, #8]
  404854:	601a      	str	r2, [r3, #0]
}
  404856:	3710      	adds	r7, #16
  404858:	46bd      	mov	sp, r7
  40485a:	bd80      	pop	{r7, pc}
  40485c:	00404955 	.word	0x00404955
  404860:	004046ad 	.word	0x004046ad

00404864 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  404864:	b580      	push	{r7, lr}
  404866:	b084      	sub	sp, #16
  404868:	af00      	add	r7, sp, #0
  40486a:	60f8      	str	r0, [r7, #12]
  40486c:	60b9      	str	r1, [r7, #8]
  40486e:	607a      	str	r2, [r7, #4]
  404870:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  404872:	68f8      	ldr	r0, [r7, #12]
  404874:	68b9      	ldr	r1, [r7, #8]
  404876:	4b12      	ldr	r3, [pc, #72]	; (4048c0 <pio_set_output+0x5c>)
  404878:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40487a:	68f8      	ldr	r0, [r7, #12]
  40487c:	68b9      	ldr	r1, [r7, #8]
  40487e:	69ba      	ldr	r2, [r7, #24]
  404880:	4b10      	ldr	r3, [pc, #64]	; (4048c4 <pio_set_output+0x60>)
  404882:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  404884:	683b      	ldr	r3, [r7, #0]
  404886:	2b00      	cmp	r3, #0
  404888:	d003      	beq.n	404892 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40488a:	68fb      	ldr	r3, [r7, #12]
  40488c:	68ba      	ldr	r2, [r7, #8]
  40488e:	651a      	str	r2, [r3, #80]	; 0x50
  404890:	e002      	b.n	404898 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  404892:	68fb      	ldr	r3, [r7, #12]
  404894:	68ba      	ldr	r2, [r7, #8]
  404896:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404898:	687b      	ldr	r3, [r7, #4]
  40489a:	2b00      	cmp	r3, #0
  40489c:	d003      	beq.n	4048a6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40489e:	68fb      	ldr	r3, [r7, #12]
  4048a0:	68ba      	ldr	r2, [r7, #8]
  4048a2:	631a      	str	r2, [r3, #48]	; 0x30
  4048a4:	e002      	b.n	4048ac <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4048a6:	68fb      	ldr	r3, [r7, #12]
  4048a8:	68ba      	ldr	r2, [r7, #8]
  4048aa:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4048ac:	68fb      	ldr	r3, [r7, #12]
  4048ae:	68ba      	ldr	r2, [r7, #8]
  4048b0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4048b2:	68fb      	ldr	r3, [r7, #12]
  4048b4:	68ba      	ldr	r2, [r7, #8]
  4048b6:	601a      	str	r2, [r3, #0]
}
  4048b8:	3710      	adds	r7, #16
  4048ba:	46bd      	mov	sp, r7
  4048bc:	bd80      	pop	{r7, pc}
  4048be:	bf00      	nop
  4048c0:	00404955 	.word	0x00404955
  4048c4:	004046ad 	.word	0x004046ad

004048c8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4048c8:	b480      	push	{r7}
  4048ca:	b085      	sub	sp, #20
  4048cc:	af00      	add	r7, sp, #0
  4048ce:	60f8      	str	r0, [r7, #12]
  4048d0:	60b9      	str	r1, [r7, #8]
  4048d2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4048d4:	687b      	ldr	r3, [r7, #4]
  4048d6:	f003 0310 	and.w	r3, r3, #16
  4048da:	2b00      	cmp	r3, #0
  4048dc:	d020      	beq.n	404920 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4048de:	68fb      	ldr	r3, [r7, #12]
  4048e0:	68ba      	ldr	r2, [r7, #8]
  4048e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4048e6:	687b      	ldr	r3, [r7, #4]
  4048e8:	f003 0320 	and.w	r3, r3, #32
  4048ec:	2b00      	cmp	r3, #0
  4048ee:	d004      	beq.n	4048fa <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4048f0:	68fb      	ldr	r3, [r7, #12]
  4048f2:	68ba      	ldr	r2, [r7, #8]
  4048f4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4048f8:	e003      	b.n	404902 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4048fa:	68fb      	ldr	r3, [r7, #12]
  4048fc:	68ba      	ldr	r2, [r7, #8]
  4048fe:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  404902:	687b      	ldr	r3, [r7, #4]
  404904:	f003 0340 	and.w	r3, r3, #64	; 0x40
  404908:	2b00      	cmp	r3, #0
  40490a:	d004      	beq.n	404916 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40490c:	68fb      	ldr	r3, [r7, #12]
  40490e:	68ba      	ldr	r2, [r7, #8]
  404910:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  404914:	e008      	b.n	404928 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  404916:	68fb      	ldr	r3, [r7, #12]
  404918:	68ba      	ldr	r2, [r7, #8]
  40491a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  40491e:	e003      	b.n	404928 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  404920:	68fb      	ldr	r3, [r7, #12]
  404922:	68ba      	ldr	r2, [r7, #8]
  404924:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  404928:	3714      	adds	r7, #20
  40492a:	46bd      	mov	sp, r7
  40492c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404930:	4770      	bx	lr
  404932:	bf00      	nop

00404934 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  404934:	b480      	push	{r7}
  404936:	b083      	sub	sp, #12
  404938:	af00      	add	r7, sp, #0
  40493a:	6078      	str	r0, [r7, #4]
  40493c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  40493e:	687b      	ldr	r3, [r7, #4]
  404940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  404942:	687b      	ldr	r3, [r7, #4]
  404944:	683a      	ldr	r2, [r7, #0]
  404946:	641a      	str	r2, [r3, #64]	; 0x40
}
  404948:	370c      	adds	r7, #12
  40494a:	46bd      	mov	sp, r7
  40494c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404950:	4770      	bx	lr
  404952:	bf00      	nop

00404954 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  404954:	b480      	push	{r7}
  404956:	b083      	sub	sp, #12
  404958:	af00      	add	r7, sp, #0
  40495a:	6078      	str	r0, [r7, #4]
  40495c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40495e:	687b      	ldr	r3, [r7, #4]
  404960:	683a      	ldr	r2, [r7, #0]
  404962:	645a      	str	r2, [r3, #68]	; 0x44
}
  404964:	370c      	adds	r7, #12
  404966:	46bd      	mov	sp, r7
  404968:	f85d 7b04 	ldr.w	r7, [sp], #4
  40496c:	4770      	bx	lr
  40496e:	bf00      	nop

00404970 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  404970:	b480      	push	{r7}
  404972:	b083      	sub	sp, #12
  404974:	af00      	add	r7, sp, #0
  404976:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  404978:	687b      	ldr	r3, [r7, #4]
  40497a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40497c:	4618      	mov	r0, r3
  40497e:	370c      	adds	r7, #12
  404980:	46bd      	mov	sp, r7
  404982:	f85d 7b04 	ldr.w	r7, [sp], #4
  404986:	4770      	bx	lr

00404988 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  404988:	b480      	push	{r7}
  40498a:	b083      	sub	sp, #12
  40498c:	af00      	add	r7, sp, #0
  40498e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  404990:	687b      	ldr	r3, [r7, #4]
  404992:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  404994:	4618      	mov	r0, r3
  404996:	370c      	adds	r7, #12
  404998:	46bd      	mov	sp, r7
  40499a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40499e:	4770      	bx	lr

004049a0 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  4049a0:	b580      	push	{r7, lr}
  4049a2:	b084      	sub	sp, #16
  4049a4:	af00      	add	r7, sp, #0
  4049a6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4049a8:	6878      	ldr	r0, [r7, #4]
  4049aa:	4b07      	ldr	r3, [pc, #28]	; (4049c8 <pio_set_pin_high+0x28>)
  4049ac:	4798      	blx	r3
  4049ae:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4049b0:	687b      	ldr	r3, [r7, #4]
  4049b2:	f003 031f 	and.w	r3, r3, #31
  4049b6:	2201      	movs	r2, #1
  4049b8:	fa02 f303 	lsl.w	r3, r2, r3
  4049bc:	461a      	mov	r2, r3
  4049be:	68fb      	ldr	r3, [r7, #12]
  4049c0:	631a      	str	r2, [r3, #48]	; 0x30
}
  4049c2:	3710      	adds	r7, #16
  4049c4:	46bd      	mov	sp, r7
  4049c6:	bd80      	pop	{r7, pc}
  4049c8:	00404d2d 	.word	0x00404d2d

004049cc <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  4049cc:	b580      	push	{r7, lr}
  4049ce:	b084      	sub	sp, #16
  4049d0:	af00      	add	r7, sp, #0
  4049d2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4049d4:	6878      	ldr	r0, [r7, #4]
  4049d6:	4b07      	ldr	r3, [pc, #28]	; (4049f4 <pio_set_pin_low+0x28>)
  4049d8:	4798      	blx	r3
  4049da:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4049dc:	687b      	ldr	r3, [r7, #4]
  4049de:	f003 031f 	and.w	r3, r3, #31
  4049e2:	2201      	movs	r2, #1
  4049e4:	fa02 f303 	lsl.w	r3, r2, r3
  4049e8:	461a      	mov	r2, r3
  4049ea:	68fb      	ldr	r3, [r7, #12]
  4049ec:	635a      	str	r2, [r3, #52]	; 0x34
}
  4049ee:	3710      	adds	r7, #16
  4049f0:	46bd      	mov	sp, r7
  4049f2:	bd80      	pop	{r7, pc}
  4049f4:	00404d2d 	.word	0x00404d2d

004049f8 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  4049f8:	b580      	push	{r7, lr}
  4049fa:	b084      	sub	sp, #16
  4049fc:	af00      	add	r7, sp, #0
  4049fe:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404a00:	6878      	ldr	r0, [r7, #4]
  404a02:	4b12      	ldr	r3, [pc, #72]	; (404a4c <pio_toggle_pin+0x54>)
  404a04:	4798      	blx	r3
  404a06:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  404a08:	68fb      	ldr	r3, [r7, #12]
  404a0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404a0c:	687b      	ldr	r3, [r7, #4]
  404a0e:	f003 031f 	and.w	r3, r3, #31
  404a12:	2101      	movs	r1, #1
  404a14:	fa01 f303 	lsl.w	r3, r1, r3
  404a18:	4013      	ands	r3, r2
  404a1a:	2b00      	cmp	r3, #0
  404a1c:	d009      	beq.n	404a32 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404a1e:	687b      	ldr	r3, [r7, #4]
  404a20:	f003 031f 	and.w	r3, r3, #31
  404a24:	2201      	movs	r2, #1
  404a26:	fa02 f303 	lsl.w	r3, r2, r3
  404a2a:	461a      	mov	r2, r3
  404a2c:	68fb      	ldr	r3, [r7, #12]
  404a2e:	635a      	str	r2, [r3, #52]	; 0x34
  404a30:	e008      	b.n	404a44 <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404a32:	687b      	ldr	r3, [r7, #4]
  404a34:	f003 031f 	and.w	r3, r3, #31
  404a38:	2201      	movs	r2, #1
  404a3a:	fa02 f303 	lsl.w	r3, r2, r3
  404a3e:	461a      	mov	r2, r3
  404a40:	68fb      	ldr	r3, [r7, #12]
  404a42:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  404a44:	3710      	adds	r7, #16
  404a46:	46bd      	mov	sp, r7
  404a48:	bd80      	pop	{r7, pc}
  404a4a:	bf00      	nop
  404a4c:	00404d2d 	.word	0x00404d2d

00404a50 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  404a50:	b590      	push	{r4, r7, lr}
  404a52:	b087      	sub	sp, #28
  404a54:	af02      	add	r7, sp, #8
  404a56:	6078      	str	r0, [r7, #4]
  404a58:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404a5a:	6878      	ldr	r0, [r7, #4]
  404a5c:	4b64      	ldr	r3, [pc, #400]	; (404bf0 <pio_configure_pin+0x1a0>)
  404a5e:	4798      	blx	r3
  404a60:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404a62:	683b      	ldr	r3, [r7, #0]
  404a64:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404a68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404a6c:	d06b      	beq.n	404b46 <pio_configure_pin+0xf6>
  404a6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404a72:	d809      	bhi.n	404a88 <pio_configure_pin+0x38>
  404a74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404a78:	d02d      	beq.n	404ad6 <pio_configure_pin+0x86>
  404a7a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404a7e:	d046      	beq.n	404b0e <pio_configure_pin+0xbe>
  404a80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404a84:	d00b      	beq.n	404a9e <pio_configure_pin+0x4e>
  404a86:	e0ac      	b.n	404be2 <pio_configure_pin+0x192>
  404a88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404a8c:	f000 8083 	beq.w	404b96 <pio_configure_pin+0x146>
  404a90:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404a94:	d07f      	beq.n	404b96 <pio_configure_pin+0x146>
  404a96:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404a9a:	d070      	beq.n	404b7e <pio_configure_pin+0x12e>
  404a9c:	e0a1      	b.n	404be2 <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  404a9e:	687b      	ldr	r3, [r7, #4]
  404aa0:	f003 031f 	and.w	r3, r3, #31
  404aa4:	2201      	movs	r2, #1
  404aa6:	fa02 f303 	lsl.w	r3, r2, r3
  404aaa:	68f8      	ldr	r0, [r7, #12]
  404aac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404ab0:	461a      	mov	r2, r3
  404ab2:	4b50      	ldr	r3, [pc, #320]	; (404bf4 <pio_configure_pin+0x1a4>)
  404ab4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404ab6:	687b      	ldr	r3, [r7, #4]
  404ab8:	f003 031f 	and.w	r3, r3, #31
  404abc:	2201      	movs	r2, #1
  404abe:	fa02 f303 	lsl.w	r3, r2, r3
  404ac2:	461a      	mov	r2, r3
  404ac4:	683b      	ldr	r3, [r7, #0]
  404ac6:	f003 0301 	and.w	r3, r3, #1
  404aca:	68f8      	ldr	r0, [r7, #12]
  404acc:	4611      	mov	r1, r2
  404ace:	461a      	mov	r2, r3
  404ad0:	4b49      	ldr	r3, [pc, #292]	; (404bf8 <pio_configure_pin+0x1a8>)
  404ad2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404ad4:	e087      	b.n	404be6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  404ad6:	687b      	ldr	r3, [r7, #4]
  404ad8:	f003 031f 	and.w	r3, r3, #31
  404adc:	2201      	movs	r2, #1
  404ade:	fa02 f303 	lsl.w	r3, r2, r3
  404ae2:	68f8      	ldr	r0, [r7, #12]
  404ae4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404ae8:	461a      	mov	r2, r3
  404aea:	4b42      	ldr	r3, [pc, #264]	; (404bf4 <pio_configure_pin+0x1a4>)
  404aec:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404aee:	687b      	ldr	r3, [r7, #4]
  404af0:	f003 031f 	and.w	r3, r3, #31
  404af4:	2201      	movs	r2, #1
  404af6:	fa02 f303 	lsl.w	r3, r2, r3
  404afa:	461a      	mov	r2, r3
  404afc:	683b      	ldr	r3, [r7, #0]
  404afe:	f003 0301 	and.w	r3, r3, #1
  404b02:	68f8      	ldr	r0, [r7, #12]
  404b04:	4611      	mov	r1, r2
  404b06:	461a      	mov	r2, r3
  404b08:	4b3b      	ldr	r3, [pc, #236]	; (404bf8 <pio_configure_pin+0x1a8>)
  404b0a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404b0c:	e06b      	b.n	404be6 <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  404b0e:	687b      	ldr	r3, [r7, #4]
  404b10:	f003 031f 	and.w	r3, r3, #31
  404b14:	2201      	movs	r2, #1
  404b16:	fa02 f303 	lsl.w	r3, r2, r3
  404b1a:	68f8      	ldr	r0, [r7, #12]
  404b1c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404b20:	461a      	mov	r2, r3
  404b22:	4b34      	ldr	r3, [pc, #208]	; (404bf4 <pio_configure_pin+0x1a4>)
  404b24:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404b26:	687b      	ldr	r3, [r7, #4]
  404b28:	f003 031f 	and.w	r3, r3, #31
  404b2c:	2201      	movs	r2, #1
  404b2e:	fa02 f303 	lsl.w	r3, r2, r3
  404b32:	461a      	mov	r2, r3
  404b34:	683b      	ldr	r3, [r7, #0]
  404b36:	f003 0301 	and.w	r3, r3, #1
  404b3a:	68f8      	ldr	r0, [r7, #12]
  404b3c:	4611      	mov	r1, r2
  404b3e:	461a      	mov	r2, r3
  404b40:	4b2d      	ldr	r3, [pc, #180]	; (404bf8 <pio_configure_pin+0x1a8>)
  404b42:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404b44:	e04f      	b.n	404be6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  404b46:	687b      	ldr	r3, [r7, #4]
  404b48:	f003 031f 	and.w	r3, r3, #31
  404b4c:	2201      	movs	r2, #1
  404b4e:	fa02 f303 	lsl.w	r3, r2, r3
  404b52:	68f8      	ldr	r0, [r7, #12]
  404b54:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404b58:	461a      	mov	r2, r3
  404b5a:	4b26      	ldr	r3, [pc, #152]	; (404bf4 <pio_configure_pin+0x1a4>)
  404b5c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404b5e:	687b      	ldr	r3, [r7, #4]
  404b60:	f003 031f 	and.w	r3, r3, #31
  404b64:	2201      	movs	r2, #1
  404b66:	fa02 f303 	lsl.w	r3, r2, r3
  404b6a:	461a      	mov	r2, r3
  404b6c:	683b      	ldr	r3, [r7, #0]
  404b6e:	f003 0301 	and.w	r3, r3, #1
  404b72:	68f8      	ldr	r0, [r7, #12]
  404b74:	4611      	mov	r1, r2
  404b76:	461a      	mov	r2, r3
  404b78:	4b1f      	ldr	r3, [pc, #124]	; (404bf8 <pio_configure_pin+0x1a8>)
  404b7a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404b7c:	e033      	b.n	404be6 <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  404b7e:	687b      	ldr	r3, [r7, #4]
  404b80:	f003 031f 	and.w	r3, r3, #31
  404b84:	2201      	movs	r2, #1
  404b86:	fa02 f303 	lsl.w	r3, r2, r3
  404b8a:	68f8      	ldr	r0, [r7, #12]
  404b8c:	4619      	mov	r1, r3
  404b8e:	683a      	ldr	r2, [r7, #0]
  404b90:	4b1a      	ldr	r3, [pc, #104]	; (404bfc <pio_configure_pin+0x1ac>)
  404b92:	4798      	blx	r3
		break;
  404b94:	e027      	b.n	404be6 <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404b96:	687b      	ldr	r3, [r7, #4]
  404b98:	f003 031f 	and.w	r3, r3, #31
  404b9c:	2201      	movs	r2, #1
  404b9e:	fa02 f303 	lsl.w	r3, r2, r3
  404ba2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404ba4:	683b      	ldr	r3, [r7, #0]
  404ba6:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404baa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404bae:	bf14      	ite	ne
  404bb0:	2300      	movne	r3, #0
  404bb2:	2301      	moveq	r3, #1
  404bb4:	b2db      	uxtb	r3, r3
  404bb6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404bb8:	683b      	ldr	r3, [r7, #0]
  404bba:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404bbe:	2b00      	cmp	r3, #0
  404bc0:	bf0c      	ite	eq
  404bc2:	2300      	moveq	r3, #0
  404bc4:	2301      	movne	r3, #1
  404bc6:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  404bc8:	6838      	ldr	r0, [r7, #0]
  404bca:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404bce:	2800      	cmp	r0, #0
  404bd0:	bf0c      	ite	eq
  404bd2:	2000      	moveq	r0, #0
  404bd4:	2001      	movne	r0, #1
  404bd6:	b2c0      	uxtb	r0, r0
  404bd8:	9000      	str	r0, [sp, #0]
  404bda:	68f8      	ldr	r0, [r7, #12]
  404bdc:	4c08      	ldr	r4, [pc, #32]	; (404c00 <pio_configure_pin+0x1b0>)
  404bde:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404be0:	e001      	b.n	404be6 <pio_configure_pin+0x196>

	default:
		return 0;
  404be2:	2300      	movs	r3, #0
  404be4:	e000      	b.n	404be8 <pio_configure_pin+0x198>
	}

	return 1;
  404be6:	2301      	movs	r3, #1
}
  404be8:	4618      	mov	r0, r3
  404bea:	3714      	adds	r7, #20
  404bec:	46bd      	mov	sp, r7
  404bee:	bd90      	pop	{r4, r7, pc}
  404bf0:	00404d2d 	.word	0x00404d2d
  404bf4:	004046d9 	.word	0x004046d9
  404bf8:	004046ad 	.word	0x004046ad
  404bfc:	004047e9 	.word	0x004047e9
  404c00:	00404865 	.word	0x00404865

00404c04 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  404c04:	b590      	push	{r4, r7, lr}
  404c06:	b087      	sub	sp, #28
  404c08:	af02      	add	r7, sp, #8
  404c0a:	60f8      	str	r0, [r7, #12]
  404c0c:	60b9      	str	r1, [r7, #8]
  404c0e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404c10:	687b      	ldr	r3, [r7, #4]
  404c12:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404c16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404c1a:	d043      	beq.n	404ca4 <pio_configure_pin_group+0xa0>
  404c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404c20:	d809      	bhi.n	404c36 <pio_configure_pin_group+0x32>
  404c22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404c26:	d01f      	beq.n	404c68 <pio_configure_pin_group+0x64>
  404c28:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404c2c:	d02b      	beq.n	404c86 <pio_configure_pin_group+0x82>
  404c2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404c32:	d00a      	beq.n	404c4a <pio_configure_pin_group+0x46>
  404c34:	e06b      	b.n	404d0e <pio_configure_pin_group+0x10a>
  404c36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404c3a:	d048      	beq.n	404cce <pio_configure_pin_group+0xca>
  404c3c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404c40:	d045      	beq.n	404cce <pio_configure_pin_group+0xca>
  404c42:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404c46:	d03c      	beq.n	404cc2 <pio_configure_pin_group+0xbe>
  404c48:	e061      	b.n	404d0e <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  404c4a:	68f8      	ldr	r0, [r7, #12]
  404c4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404c50:	68ba      	ldr	r2, [r7, #8]
  404c52:	4b32      	ldr	r3, [pc, #200]	; (404d1c <pio_configure_pin_group+0x118>)
  404c54:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c56:	687b      	ldr	r3, [r7, #4]
  404c58:	f003 0301 	and.w	r3, r3, #1
  404c5c:	68f8      	ldr	r0, [r7, #12]
  404c5e:	68b9      	ldr	r1, [r7, #8]
  404c60:	461a      	mov	r2, r3
  404c62:	4b2f      	ldr	r3, [pc, #188]	; (404d20 <pio_configure_pin_group+0x11c>)
  404c64:	4798      	blx	r3
		break;
  404c66:	e054      	b.n	404d12 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  404c68:	68f8      	ldr	r0, [r7, #12]
  404c6a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404c6e:	68ba      	ldr	r2, [r7, #8]
  404c70:	4b2a      	ldr	r3, [pc, #168]	; (404d1c <pio_configure_pin_group+0x118>)
  404c72:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c74:	687b      	ldr	r3, [r7, #4]
  404c76:	f003 0301 	and.w	r3, r3, #1
  404c7a:	68f8      	ldr	r0, [r7, #12]
  404c7c:	68b9      	ldr	r1, [r7, #8]
  404c7e:	461a      	mov	r2, r3
  404c80:	4b27      	ldr	r3, [pc, #156]	; (404d20 <pio_configure_pin_group+0x11c>)
  404c82:	4798      	blx	r3
		break;
  404c84:	e045      	b.n	404d12 <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  404c86:	68f8      	ldr	r0, [r7, #12]
  404c88:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404c8c:	68ba      	ldr	r2, [r7, #8]
  404c8e:	4b23      	ldr	r3, [pc, #140]	; (404d1c <pio_configure_pin_group+0x118>)
  404c90:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404c92:	687b      	ldr	r3, [r7, #4]
  404c94:	f003 0301 	and.w	r3, r3, #1
  404c98:	68f8      	ldr	r0, [r7, #12]
  404c9a:	68b9      	ldr	r1, [r7, #8]
  404c9c:	461a      	mov	r2, r3
  404c9e:	4b20      	ldr	r3, [pc, #128]	; (404d20 <pio_configure_pin_group+0x11c>)
  404ca0:	4798      	blx	r3
		break;
  404ca2:	e036      	b.n	404d12 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  404ca4:	68f8      	ldr	r0, [r7, #12]
  404ca6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404caa:	68ba      	ldr	r2, [r7, #8]
  404cac:	4b1b      	ldr	r3, [pc, #108]	; (404d1c <pio_configure_pin_group+0x118>)
  404cae:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  404cb0:	687b      	ldr	r3, [r7, #4]
  404cb2:	f003 0301 	and.w	r3, r3, #1
  404cb6:	68f8      	ldr	r0, [r7, #12]
  404cb8:	68b9      	ldr	r1, [r7, #8]
  404cba:	461a      	mov	r2, r3
  404cbc:	4b18      	ldr	r3, [pc, #96]	; (404d20 <pio_configure_pin_group+0x11c>)
  404cbe:	4798      	blx	r3
		break;
  404cc0:	e027      	b.n	404d12 <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  404cc2:	68f8      	ldr	r0, [r7, #12]
  404cc4:	68b9      	ldr	r1, [r7, #8]
  404cc6:	687a      	ldr	r2, [r7, #4]
  404cc8:	4b16      	ldr	r3, [pc, #88]	; (404d24 <pio_configure_pin_group+0x120>)
  404cca:	4798      	blx	r3
		break;
  404ccc:	e021      	b.n	404d12 <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404cce:	687b      	ldr	r3, [r7, #4]
  404cd0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404cd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404cd8:	bf14      	ite	ne
  404cda:	2300      	movne	r3, #0
  404cdc:	2301      	moveq	r3, #1
  404cde:	b2db      	uxtb	r3, r3
  404ce0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404ce2:	687b      	ldr	r3, [r7, #4]
  404ce4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404ce8:	2b00      	cmp	r3, #0
  404cea:	bf0c      	ite	eq
  404cec:	2300      	moveq	r3, #0
  404cee:	2301      	movne	r3, #1
  404cf0:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  404cf2:	6879      	ldr	r1, [r7, #4]
  404cf4:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404cf8:	2900      	cmp	r1, #0
  404cfa:	bf0c      	ite	eq
  404cfc:	2100      	moveq	r1, #0
  404cfe:	2101      	movne	r1, #1
  404d00:	b2c9      	uxtb	r1, r1
  404d02:	9100      	str	r1, [sp, #0]
  404d04:	68f8      	ldr	r0, [r7, #12]
  404d06:	68b9      	ldr	r1, [r7, #8]
  404d08:	4c07      	ldr	r4, [pc, #28]	; (404d28 <pio_configure_pin_group+0x124>)
  404d0a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404d0c:	e001      	b.n	404d12 <pio_configure_pin_group+0x10e>

	default:
		return 0;
  404d0e:	2300      	movs	r3, #0
  404d10:	e000      	b.n	404d14 <pio_configure_pin_group+0x110>
	}

	return 1;
  404d12:	2301      	movs	r3, #1
}
  404d14:	4618      	mov	r0, r3
  404d16:	3714      	adds	r7, #20
  404d18:	46bd      	mov	sp, r7
  404d1a:	bd90      	pop	{r4, r7, pc}
  404d1c:	004046d9 	.word	0x004046d9
  404d20:	004046ad 	.word	0x004046ad
  404d24:	004047e9 	.word	0x004047e9
  404d28:	00404865 	.word	0x00404865

00404d2c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  404d2c:	b480      	push	{r7}
  404d2e:	b085      	sub	sp, #20
  404d30:	af00      	add	r7, sp, #0
  404d32:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  404d34:	687b      	ldr	r3, [r7, #4]
  404d36:	095b      	lsrs	r3, r3, #5
  404d38:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404d3c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404d40:	025b      	lsls	r3, r3, #9
  404d42:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  404d44:	68fb      	ldr	r3, [r7, #12]
}
  404d46:	4618      	mov	r0, r3
  404d48:	3714      	adds	r7, #20
  404d4a:	46bd      	mov	sp, r7
  404d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d50:	4770      	bx	lr
  404d52:	bf00      	nop

00404d54 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  404d54:	b580      	push	{r7, lr}
  404d56:	b084      	sub	sp, #16
  404d58:	af00      	add	r7, sp, #0
  404d5a:	6078      	str	r0, [r7, #4]
  404d5c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  404d5e:	6878      	ldr	r0, [r7, #4]
  404d60:	4b24      	ldr	r3, [pc, #144]	; (404df4 <pio_handler_process+0xa0>)
  404d62:	4798      	blx	r3
  404d64:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  404d66:	6878      	ldr	r0, [r7, #4]
  404d68:	4b23      	ldr	r3, [pc, #140]	; (404df8 <pio_handler_process+0xa4>)
  404d6a:	4798      	blx	r3
  404d6c:	4603      	mov	r3, r0
  404d6e:	68fa      	ldr	r2, [r7, #12]
  404d70:	4013      	ands	r3, r2
  404d72:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  404d74:	68fb      	ldr	r3, [r7, #12]
  404d76:	2b00      	cmp	r3, #0
  404d78:	d039      	beq.n	404dee <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  404d7a:	2300      	movs	r3, #0
  404d7c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  404d7e:	e033      	b.n	404de8 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  404d80:	4a1e      	ldr	r2, [pc, #120]	; (404dfc <pio_handler_process+0xa8>)
  404d82:	68bb      	ldr	r3, [r7, #8]
  404d84:	011b      	lsls	r3, r3, #4
  404d86:	4413      	add	r3, r2
  404d88:	681a      	ldr	r2, [r3, #0]
  404d8a:	683b      	ldr	r3, [r7, #0]
  404d8c:	429a      	cmp	r2, r3
  404d8e:	d124      	bne.n	404dda <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  404d90:	4a1a      	ldr	r2, [pc, #104]	; (404dfc <pio_handler_process+0xa8>)
  404d92:	68bb      	ldr	r3, [r7, #8]
  404d94:	011b      	lsls	r3, r3, #4
  404d96:	4413      	add	r3, r2
  404d98:	685a      	ldr	r2, [r3, #4]
  404d9a:	68fb      	ldr	r3, [r7, #12]
  404d9c:	4013      	ands	r3, r2
  404d9e:	2b00      	cmp	r3, #0
  404da0:	d01b      	beq.n	404dda <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  404da2:	4a16      	ldr	r2, [pc, #88]	; (404dfc <pio_handler_process+0xa8>)
  404da4:	68bb      	ldr	r3, [r7, #8]
  404da6:	011b      	lsls	r3, r3, #4
  404da8:	4413      	add	r3, r2
  404daa:	3308      	adds	r3, #8
  404dac:	685b      	ldr	r3, [r3, #4]
  404dae:	4913      	ldr	r1, [pc, #76]	; (404dfc <pio_handler_process+0xa8>)
  404db0:	68ba      	ldr	r2, [r7, #8]
  404db2:	0112      	lsls	r2, r2, #4
  404db4:	440a      	add	r2, r1
  404db6:	6811      	ldr	r1, [r2, #0]
  404db8:	4810      	ldr	r0, [pc, #64]	; (404dfc <pio_handler_process+0xa8>)
  404dba:	68ba      	ldr	r2, [r7, #8]
  404dbc:	0112      	lsls	r2, r2, #4
  404dbe:	4402      	add	r2, r0
  404dc0:	6852      	ldr	r2, [r2, #4]
  404dc2:	4608      	mov	r0, r1
  404dc4:	4611      	mov	r1, r2
  404dc6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  404dc8:	4a0c      	ldr	r2, [pc, #48]	; (404dfc <pio_handler_process+0xa8>)
  404dca:	68bb      	ldr	r3, [r7, #8]
  404dcc:	011b      	lsls	r3, r3, #4
  404dce:	4413      	add	r3, r2
  404dd0:	685b      	ldr	r3, [r3, #4]
  404dd2:	43db      	mvns	r3, r3
  404dd4:	68fa      	ldr	r2, [r7, #12]
  404dd6:	4013      	ands	r3, r2
  404dd8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  404dda:	68bb      	ldr	r3, [r7, #8]
  404ddc:	3301      	adds	r3, #1
  404dde:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  404de0:	68bb      	ldr	r3, [r7, #8]
  404de2:	2b06      	cmp	r3, #6
  404de4:	d900      	bls.n	404de8 <pio_handler_process+0x94>
				break;
  404de6:	e002      	b.n	404dee <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  404de8:	68fb      	ldr	r3, [r7, #12]
  404dea:	2b00      	cmp	r3, #0
  404dec:	d1c8      	bne.n	404d80 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  404dee:	3710      	adds	r7, #16
  404df0:	46bd      	mov	sp, r7
  404df2:	bd80      	pop	{r7, pc}
  404df4:	00404971 	.word	0x00404971
  404df8:	00404989 	.word	0x00404989
  404dfc:	20000c00 	.word	0x20000c00

00404e00 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  404e00:	b580      	push	{r7, lr}
  404e02:	b086      	sub	sp, #24
  404e04:	af00      	add	r7, sp, #0
  404e06:	60f8      	str	r0, [r7, #12]
  404e08:	60b9      	str	r1, [r7, #8]
  404e0a:	607a      	str	r2, [r7, #4]
  404e0c:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  404e0e:	4b13      	ldr	r3, [pc, #76]	; (404e5c <pio_handler_set+0x5c>)
  404e10:	681b      	ldr	r3, [r3, #0]
  404e12:	2b06      	cmp	r3, #6
  404e14:	d901      	bls.n	404e1a <pio_handler_set+0x1a>
		return 1;
  404e16:	2301      	movs	r3, #1
  404e18:	e01c      	b.n	404e54 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  404e1a:	4b10      	ldr	r3, [pc, #64]	; (404e5c <pio_handler_set+0x5c>)
  404e1c:	681b      	ldr	r3, [r3, #0]
  404e1e:	011a      	lsls	r2, r3, #4
  404e20:	4b0f      	ldr	r3, [pc, #60]	; (404e60 <pio_handler_set+0x60>)
  404e22:	4413      	add	r3, r2
  404e24:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  404e26:	697b      	ldr	r3, [r7, #20]
  404e28:	68ba      	ldr	r2, [r7, #8]
  404e2a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  404e2c:	697b      	ldr	r3, [r7, #20]
  404e2e:	687a      	ldr	r2, [r7, #4]
  404e30:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  404e32:	697b      	ldr	r3, [r7, #20]
  404e34:	683a      	ldr	r2, [r7, #0]
  404e36:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  404e38:	697b      	ldr	r3, [r7, #20]
  404e3a:	6a3a      	ldr	r2, [r7, #32]
  404e3c:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  404e3e:	4b07      	ldr	r3, [pc, #28]	; (404e5c <pio_handler_set+0x5c>)
  404e40:	681b      	ldr	r3, [r3, #0]
  404e42:	1c5a      	adds	r2, r3, #1
  404e44:	4b05      	ldr	r3, [pc, #20]	; (404e5c <pio_handler_set+0x5c>)
  404e46:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  404e48:	68f8      	ldr	r0, [r7, #12]
  404e4a:	6879      	ldr	r1, [r7, #4]
  404e4c:	683a      	ldr	r2, [r7, #0]
  404e4e:	4b05      	ldr	r3, [pc, #20]	; (404e64 <pio_handler_set+0x64>)
  404e50:	4798      	blx	r3

	return 0;
  404e52:	2300      	movs	r3, #0
}
  404e54:	4618      	mov	r0, r3
  404e56:	3718      	adds	r7, #24
  404e58:	46bd      	mov	sp, r7
  404e5a:	bd80      	pop	{r7, pc}
  404e5c:	20000c70 	.word	0x20000c70
  404e60:	20000c00 	.word	0x20000c00
  404e64:	004048c9 	.word	0x004048c9

00404e68 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  404e68:	b580      	push	{r7, lr}
  404e6a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  404e6c:	4802      	ldr	r0, [pc, #8]	; (404e78 <PIOA_Handler+0x10>)
  404e6e:	210b      	movs	r1, #11
  404e70:	4b02      	ldr	r3, [pc, #8]	; (404e7c <PIOA_Handler+0x14>)
  404e72:	4798      	blx	r3
}
  404e74:	bd80      	pop	{r7, pc}
  404e76:	bf00      	nop
  404e78:	400e0e00 	.word	0x400e0e00
  404e7c:	00404d55 	.word	0x00404d55

00404e80 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  404e80:	b580      	push	{r7, lr}
  404e82:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  404e84:	4802      	ldr	r0, [pc, #8]	; (404e90 <PIOB_Handler+0x10>)
  404e86:	210c      	movs	r1, #12
  404e88:	4b02      	ldr	r3, [pc, #8]	; (404e94 <PIOB_Handler+0x14>)
  404e8a:	4798      	blx	r3
}
  404e8c:	bd80      	pop	{r7, pc}
  404e8e:	bf00      	nop
  404e90:	400e1000 	.word	0x400e1000
  404e94:	00404d55 	.word	0x00404d55

00404e98 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  404e98:	b580      	push	{r7, lr}
  404e9a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  404e9c:	4802      	ldr	r0, [pc, #8]	; (404ea8 <PIOC_Handler+0x10>)
  404e9e:	210d      	movs	r1, #13
  404ea0:	4b02      	ldr	r3, [pc, #8]	; (404eac <PIOC_Handler+0x14>)
  404ea2:	4798      	blx	r3
}
  404ea4:	bd80      	pop	{r7, pc}
  404ea6:	bf00      	nop
  404ea8:	400e1200 	.word	0x400e1200
  404eac:	00404d55 	.word	0x00404d55

00404eb0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  404eb0:	b480      	push	{r7}
  404eb2:	b085      	sub	sp, #20
  404eb4:	af00      	add	r7, sp, #0
  404eb6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  404eb8:	4b1d      	ldr	r3, [pc, #116]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404eba:	4a1d      	ldr	r2, [pc, #116]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404ebc:	6b12      	ldr	r2, [r2, #48]	; 0x30
  404ebe:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  404ec2:	687a      	ldr	r2, [r7, #4]
  404ec4:	430a      	orrs	r2, r1
  404ec6:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404ec8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404ecc:	60fb      	str	r3, [r7, #12]
  404ece:	e007      	b.n	404ee0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404ed0:	68fb      	ldr	r3, [r7, #12]
  404ed2:	2b00      	cmp	r3, #0
  404ed4:	d101      	bne.n	404eda <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  404ed6:	2301      	movs	r3, #1
  404ed8:	e023      	b.n	404f22 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404eda:	68fb      	ldr	r3, [r7, #12]
  404edc:	3b01      	subs	r3, #1
  404ede:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404ee0:	4b13      	ldr	r3, [pc, #76]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404ee2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404ee4:	f003 0308 	and.w	r3, r3, #8
  404ee8:	2b00      	cmp	r3, #0
  404eea:	d0f1      	beq.n	404ed0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  404eec:	4b10      	ldr	r3, [pc, #64]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404eee:	4a10      	ldr	r2, [pc, #64]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404ef0:	6b12      	ldr	r2, [r2, #48]	; 0x30
  404ef2:	f022 0203 	bic.w	r2, r2, #3
  404ef6:	f042 0202 	orr.w	r2, r2, #2
  404efa:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404efc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404f00:	60fb      	str	r3, [r7, #12]
  404f02:	e007      	b.n	404f14 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  404f04:	68fb      	ldr	r3, [r7, #12]
  404f06:	2b00      	cmp	r3, #0
  404f08:	d101      	bne.n	404f0e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  404f0a:	2301      	movs	r3, #1
  404f0c:	e009      	b.n	404f22 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404f0e:	68fb      	ldr	r3, [r7, #12]
  404f10:	3b01      	subs	r3, #1
  404f12:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404f14:	4b06      	ldr	r3, [pc, #24]	; (404f30 <pmc_switch_mck_to_pllack+0x80>)
  404f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404f18:	f003 0308 	and.w	r3, r3, #8
  404f1c:	2b00      	cmp	r3, #0
  404f1e:	d0f1      	beq.n	404f04 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  404f20:	2300      	movs	r3, #0
}
  404f22:	4618      	mov	r0, r3
  404f24:	3714      	adds	r7, #20
  404f26:	46bd      	mov	sp, r7
  404f28:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f2c:	4770      	bx	lr
  404f2e:	bf00      	nop
  404f30:	400e0400 	.word	0x400e0400

00404f34 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  404f34:	b480      	push	{r7}
  404f36:	b083      	sub	sp, #12
  404f38:	af00      	add	r7, sp, #0
  404f3a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  404f3c:	687b      	ldr	r3, [r7, #4]
  404f3e:	2b01      	cmp	r3, #1
  404f40:	d107      	bne.n	404f52 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  404f42:	4a08      	ldr	r2, [pc, #32]	; (404f64 <pmc_switch_sclk_to_32kxtal+0x30>)
  404f44:	4b07      	ldr	r3, [pc, #28]	; (404f64 <pmc_switch_sclk_to_32kxtal+0x30>)
  404f46:	689b      	ldr	r3, [r3, #8]
  404f48:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  404f4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404f50:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  404f52:	4b04      	ldr	r3, [pc, #16]	; (404f64 <pmc_switch_sclk_to_32kxtal+0x30>)
  404f54:	4a04      	ldr	r2, [pc, #16]	; (404f68 <pmc_switch_sclk_to_32kxtal+0x34>)
  404f56:	601a      	str	r2, [r3, #0]
}
  404f58:	370c      	adds	r7, #12
  404f5a:	46bd      	mov	sp, r7
  404f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f60:	4770      	bx	lr
  404f62:	bf00      	nop
  404f64:	400e1410 	.word	0x400e1410
  404f68:	a5000008 	.word	0xa5000008

00404f6c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  404f6c:	b480      	push	{r7}
  404f6e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  404f70:	4b09      	ldr	r3, [pc, #36]	; (404f98 <pmc_osc_is_ready_32kxtal+0x2c>)
  404f72:	695b      	ldr	r3, [r3, #20]
  404f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  404f78:	2b00      	cmp	r3, #0
  404f7a:	d007      	beq.n	404f8c <pmc_osc_is_ready_32kxtal+0x20>
  404f7c:	4b07      	ldr	r3, [pc, #28]	; (404f9c <pmc_osc_is_ready_32kxtal+0x30>)
  404f7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404f84:	2b00      	cmp	r3, #0
  404f86:	d001      	beq.n	404f8c <pmc_osc_is_ready_32kxtal+0x20>
  404f88:	2301      	movs	r3, #1
  404f8a:	e000      	b.n	404f8e <pmc_osc_is_ready_32kxtal+0x22>
  404f8c:	2300      	movs	r3, #0
}
  404f8e:	4618      	mov	r0, r3
  404f90:	46bd      	mov	sp, r7
  404f92:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f96:	4770      	bx	lr
  404f98:	400e1410 	.word	0x400e1410
  404f9c:	400e0400 	.word	0x400e0400

00404fa0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  404fa0:	b480      	push	{r7}
  404fa2:	b083      	sub	sp, #12
  404fa4:	af00      	add	r7, sp, #0
  404fa6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  404fa8:	4a18      	ldr	r2, [pc, #96]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404faa:	4b18      	ldr	r3, [pc, #96]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fac:	6a1b      	ldr	r3, [r3, #32]
  404fae:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404fb2:	f043 0308 	orr.w	r3, r3, #8
  404fb6:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404fb8:	bf00      	nop
  404fba:	4b14      	ldr	r3, [pc, #80]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404fc2:	2b00      	cmp	r3, #0
  404fc4:	d0f9      	beq.n	404fba <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404fc6:	4a11      	ldr	r2, [pc, #68]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fc8:	4b10      	ldr	r3, [pc, #64]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fca:	6a1b      	ldr	r3, [r3, #32]
  404fcc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  404fd4:	6879      	ldr	r1, [r7, #4]
  404fd6:	430b      	orrs	r3, r1
  404fd8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404fdc:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404fde:	bf00      	nop
  404fe0:	4b0a      	ldr	r3, [pc, #40]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fe2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404fe8:	2b00      	cmp	r3, #0
  404fea:	d0f9      	beq.n	404fe0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  404fec:	4a07      	ldr	r2, [pc, #28]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404fee:	4b07      	ldr	r3, [pc, #28]	; (40500c <pmc_switch_mainck_to_fastrc+0x6c>)
  404ff0:	6a1b      	ldr	r3, [r3, #32]
  404ff2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  404ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  404ffa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404ffe:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  405000:	370c      	adds	r7, #12
  405002:	46bd      	mov	sp, r7
  405004:	f85d 7b04 	ldr.w	r7, [sp], #4
  405008:	4770      	bx	lr
  40500a:	bf00      	nop
  40500c:	400e0400 	.word	0x400e0400

00405010 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  405010:	b480      	push	{r7}
  405012:	b083      	sub	sp, #12
  405014:	af00      	add	r7, sp, #0
  405016:	6078      	str	r0, [r7, #4]
  405018:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40501a:	687b      	ldr	r3, [r7, #4]
  40501c:	2b00      	cmp	r3, #0
  40501e:	d008      	beq.n	405032 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405020:	4916      	ldr	r1, [pc, #88]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405022:	4b16      	ldr	r3, [pc, #88]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405024:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  405026:	4a16      	ldr	r2, [pc, #88]	; (405080 <pmc_switch_mainck_to_xtal+0x70>)
  405028:	401a      	ands	r2, r3
  40502a:	4b16      	ldr	r3, [pc, #88]	; (405084 <pmc_switch_mainck_to_xtal+0x74>)
  40502c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40502e:	620b      	str	r3, [r1, #32]
  405030:	e01e      	b.n	405070 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405032:	4a12      	ldr	r2, [pc, #72]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405034:	4b11      	ldr	r3, [pc, #68]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405036:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405038:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40503c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  405040:	6839      	ldr	r1, [r7, #0]
  405042:	0209      	lsls	r1, r1, #8
  405044:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405046:	430b      	orrs	r3, r1
  405048:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40504c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405050:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405052:	bf00      	nop
  405054:	4b09      	ldr	r3, [pc, #36]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405056:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405058:	f003 0301 	and.w	r3, r3, #1
  40505c:	2b00      	cmp	r3, #0
  40505e:	d0f9      	beq.n	405054 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  405060:	4a06      	ldr	r2, [pc, #24]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405062:	4b06      	ldr	r3, [pc, #24]	; (40507c <pmc_switch_mainck_to_xtal+0x6c>)
  405064:	6a1b      	ldr	r3, [r3, #32]
  405066:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40506a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40506e:	6213      	str	r3, [r2, #32]
	}
}
  405070:	370c      	adds	r7, #12
  405072:	46bd      	mov	sp, r7
  405074:	f85d 7b04 	ldr.w	r7, [sp], #4
  405078:	4770      	bx	lr
  40507a:	bf00      	nop
  40507c:	400e0400 	.word	0x400e0400
  405080:	fec8fffc 	.word	0xfec8fffc
  405084:	01370002 	.word	0x01370002

00405088 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  405088:	b480      	push	{r7}
  40508a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40508c:	4b04      	ldr	r3, [pc, #16]	; (4050a0 <pmc_osc_is_ready_mainck+0x18>)
  40508e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  405094:	4618      	mov	r0, r3
  405096:	46bd      	mov	sp, r7
  405098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40509c:	4770      	bx	lr
  40509e:	bf00      	nop
  4050a0:	400e0400 	.word	0x400e0400

004050a4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4050a4:	b480      	push	{r7}
  4050a6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4050a8:	4b03      	ldr	r3, [pc, #12]	; (4050b8 <pmc_disable_pllack+0x14>)
  4050aa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4050ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4050b0:	46bd      	mov	sp, r7
  4050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050b6:	4770      	bx	lr
  4050b8:	400e0400 	.word	0x400e0400

004050bc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4050bc:	b480      	push	{r7}
  4050be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4050c0:	4b04      	ldr	r3, [pc, #16]	; (4050d4 <pmc_is_locked_pllack+0x18>)
  4050c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4050c4:	f003 0302 	and.w	r3, r3, #2
}
  4050c8:	4618      	mov	r0, r3
  4050ca:	46bd      	mov	sp, r7
  4050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050d0:	4770      	bx	lr
  4050d2:	bf00      	nop
  4050d4:	400e0400 	.word	0x400e0400

004050d8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4050d8:	b480      	push	{r7}
  4050da:	b083      	sub	sp, #12
  4050dc:	af00      	add	r7, sp, #0
  4050de:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4050e0:	687b      	ldr	r3, [r7, #4]
  4050e2:	2b1f      	cmp	r3, #31
  4050e4:	d901      	bls.n	4050ea <pmc_enable_periph_clk+0x12>
		return 1;
  4050e6:	2301      	movs	r3, #1
  4050e8:	e016      	b.n	405118 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  4050ea:	687b      	ldr	r3, [r7, #4]
  4050ec:	2b1f      	cmp	r3, #31
  4050ee:	d812      	bhi.n	405116 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4050f0:	4b0c      	ldr	r3, [pc, #48]	; (405124 <pmc_enable_periph_clk+0x4c>)
  4050f2:	699a      	ldr	r2, [r3, #24]
  4050f4:	687b      	ldr	r3, [r7, #4]
  4050f6:	2101      	movs	r1, #1
  4050f8:	fa01 f303 	lsl.w	r3, r1, r3
  4050fc:	401a      	ands	r2, r3
  4050fe:	687b      	ldr	r3, [r7, #4]
  405100:	2101      	movs	r1, #1
  405102:	fa01 f303 	lsl.w	r3, r1, r3
  405106:	429a      	cmp	r2, r3
  405108:	d005      	beq.n	405116 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  40510a:	4b06      	ldr	r3, [pc, #24]	; (405124 <pmc_enable_periph_clk+0x4c>)
  40510c:	687a      	ldr	r2, [r7, #4]
  40510e:	2101      	movs	r1, #1
  405110:	fa01 f202 	lsl.w	r2, r1, r2
  405114:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  405116:	2300      	movs	r3, #0
}
  405118:	4618      	mov	r0, r3
  40511a:	370c      	adds	r7, #12
  40511c:	46bd      	mov	sp, r7
  40511e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405122:	4770      	bx	lr
  405124:	400e0400 	.word	0x400e0400

00405128 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  405128:	b480      	push	{r7}
  40512a:	b083      	sub	sp, #12
  40512c:	af00      	add	r7, sp, #0
  40512e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  405130:	687b      	ldr	r3, [r7, #4]
  405132:	685b      	ldr	r3, [r3, #4]
  405134:	f003 0302 	and.w	r3, r3, #2
  405138:	2b00      	cmp	r3, #0
  40513a:	d001      	beq.n	405140 <spi_get_peripheral_select_mode+0x18>
		return 1;
  40513c:	2301      	movs	r3, #1
  40513e:	e000      	b.n	405142 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  405140:	2300      	movs	r3, #0
	}
}
  405142:	4618      	mov	r0, r3
  405144:	370c      	adds	r7, #12
  405146:	46bd      	mov	sp, r7
  405148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40514c:	4770      	bx	lr
  40514e:	bf00      	nop

00405150 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  405150:	b580      	push	{r7, lr}
  405152:	b082      	sub	sp, #8
  405154:	af00      	add	r7, sp, #0
  405156:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405158:	6878      	ldr	r0, [r7, #4]
  40515a:	4b02      	ldr	r3, [pc, #8]	; (405164 <sysclk_enable_peripheral_clock+0x14>)
  40515c:	4798      	blx	r3
}
  40515e:	3708      	adds	r7, #8
  405160:	46bd      	mov	sp, r7
  405162:	bd80      	pop	{r7, pc}
  405164:	004050d9 	.word	0x004050d9

00405168 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  405168:	b580      	push	{r7, lr}
  40516a:	b082      	sub	sp, #8
  40516c:	af00      	add	r7, sp, #0
  40516e:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  405170:	2015      	movs	r0, #21
  405172:	4b02      	ldr	r3, [pc, #8]	; (40517c <spi_enable_clock+0x14>)
  405174:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  405176:	3708      	adds	r7, #8
  405178:	46bd      	mov	sp, r7
  40517a:	bd80      	pop	{r7, pc}
  40517c:	00405151 	.word	0x00405151

00405180 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  405180:	b480      	push	{r7}
  405182:	b083      	sub	sp, #12
  405184:	af00      	add	r7, sp, #0
  405186:	6078      	str	r0, [r7, #4]
  405188:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40518a:	687b      	ldr	r3, [r7, #4]
  40518c:	685b      	ldr	r3, [r3, #4]
  40518e:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  405192:	687b      	ldr	r3, [r7, #4]
  405194:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  405196:	687b      	ldr	r3, [r7, #4]
  405198:	685a      	ldr	r2, [r3, #4]
  40519a:	683b      	ldr	r3, [r7, #0]
  40519c:	041b      	lsls	r3, r3, #16
  40519e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4051a2:	431a      	orrs	r2, r3
  4051a4:	687b      	ldr	r3, [r7, #4]
  4051a6:	605a      	str	r2, [r3, #4]
}
  4051a8:	370c      	adds	r7, #12
  4051aa:	46bd      	mov	sp, r7
  4051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4051b0:	4770      	bx	lr
  4051b2:	bf00      	nop

004051b4 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  4051b4:	b480      	push	{r7}
  4051b6:	b083      	sub	sp, #12
  4051b8:	af00      	add	r7, sp, #0
  4051ba:	6078      	str	r0, [r7, #4]
  4051bc:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4051be:	687b      	ldr	r3, [r7, #4]
  4051c0:	685b      	ldr	r3, [r3, #4]
  4051c2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4051c6:	687b      	ldr	r3, [r7, #4]
  4051c8:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4051ca:	687b      	ldr	r3, [r7, #4]
  4051cc:	685a      	ldr	r2, [r3, #4]
  4051ce:	683b      	ldr	r3, [r7, #0]
  4051d0:	061b      	lsls	r3, r3, #24
  4051d2:	431a      	orrs	r2, r3
  4051d4:	687b      	ldr	r3, [r7, #4]
  4051d6:	605a      	str	r2, [r3, #4]
}
  4051d8:	370c      	adds	r7, #12
  4051da:	46bd      	mov	sp, r7
  4051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4051e0:	4770      	bx	lr
  4051e2:	bf00      	nop

004051e4 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4051e4:	b580      	push	{r7, lr}
  4051e6:	b084      	sub	sp, #16
  4051e8:	af00      	add	r7, sp, #0
  4051ea:	6078      	str	r0, [r7, #4]
  4051ec:	8079      	strh	r1, [r7, #2]
  4051ee:	707a      	strb	r2, [r7, #1]
  4051f0:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  4051f2:	f643 2398 	movw	r3, #15000	; 0x3a98
  4051f6:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4051f8:	e006      	b.n	405208 <spi_write+0x24>
		if (!timeout--) {
  4051fa:	68fb      	ldr	r3, [r7, #12]
  4051fc:	1e5a      	subs	r2, r3, #1
  4051fe:	60fa      	str	r2, [r7, #12]
  405200:	2b00      	cmp	r3, #0
  405202:	d101      	bne.n	405208 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  405204:	2301      	movs	r3, #1
  405206:	e020      	b.n	40524a <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405208:	687b      	ldr	r3, [r7, #4]
  40520a:	691b      	ldr	r3, [r3, #16]
  40520c:	f003 0302 	and.w	r3, r3, #2
  405210:	2b00      	cmp	r3, #0
  405212:	d0f2      	beq.n	4051fa <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  405214:	6878      	ldr	r0, [r7, #4]
  405216:	4b0f      	ldr	r3, [pc, #60]	; (405254 <spi_write+0x70>)
  405218:	4798      	blx	r3
  40521a:	4603      	mov	r3, r0
  40521c:	2b00      	cmp	r3, #0
  40521e:	d00e      	beq.n	40523e <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405220:	887a      	ldrh	r2, [r7, #2]
  405222:	787b      	ldrb	r3, [r7, #1]
  405224:	041b      	lsls	r3, r3, #16
  405226:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40522a:	4313      	orrs	r3, r2
  40522c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40522e:	783b      	ldrb	r3, [r7, #0]
  405230:	2b00      	cmp	r3, #0
  405232:	d006      	beq.n	405242 <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  405234:	68bb      	ldr	r3, [r7, #8]
  405236:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40523a:	60bb      	str	r3, [r7, #8]
  40523c:	e001      	b.n	405242 <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40523e:	887b      	ldrh	r3, [r7, #2]
  405240:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  405242:	687b      	ldr	r3, [r7, #4]
  405244:	68ba      	ldr	r2, [r7, #8]
  405246:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  405248:	2300      	movs	r3, #0
  40524a:	b25b      	sxtb	r3, r3
}
  40524c:	4618      	mov	r0, r3
  40524e:	3710      	adds	r7, #16
  405250:	46bd      	mov	sp, r7
  405252:	bd80      	pop	{r7, pc}
  405254:	00405129 	.word	0x00405129

00405258 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  405258:	b480      	push	{r7}
  40525a:	b085      	sub	sp, #20
  40525c:	af00      	add	r7, sp, #0
  40525e:	60f8      	str	r0, [r7, #12]
  405260:	60b9      	str	r1, [r7, #8]
  405262:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  405264:	687b      	ldr	r3, [r7, #4]
  405266:	2b00      	cmp	r3, #0
  405268:	d00c      	beq.n	405284 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40526a:	68fb      	ldr	r3, [r7, #12]
  40526c:	68ba      	ldr	r2, [r7, #8]
  40526e:	320c      	adds	r2, #12
  405270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405274:	f043 0101 	orr.w	r1, r3, #1
  405278:	68fb      	ldr	r3, [r7, #12]
  40527a:	68ba      	ldr	r2, [r7, #8]
  40527c:	320c      	adds	r2, #12
  40527e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405282:	e00b      	b.n	40529c <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  405284:	68fb      	ldr	r3, [r7, #12]
  405286:	68ba      	ldr	r2, [r7, #8]
  405288:	320c      	adds	r2, #12
  40528a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40528e:	f023 0101 	bic.w	r1, r3, #1
  405292:	68fb      	ldr	r3, [r7, #12]
  405294:	68ba      	ldr	r2, [r7, #8]
  405296:	320c      	adds	r2, #12
  405298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  40529c:	3714      	adds	r7, #20
  40529e:	46bd      	mov	sp, r7
  4052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052a4:	4770      	bx	lr
  4052a6:	bf00      	nop

004052a8 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4052a8:	b480      	push	{r7}
  4052aa:	b085      	sub	sp, #20
  4052ac:	af00      	add	r7, sp, #0
  4052ae:	60f8      	str	r0, [r7, #12]
  4052b0:	60b9      	str	r1, [r7, #8]
  4052b2:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4052b4:	687b      	ldr	r3, [r7, #4]
  4052b6:	2b00      	cmp	r3, #0
  4052b8:	d00c      	beq.n	4052d4 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4052ba:	68fb      	ldr	r3, [r7, #12]
  4052bc:	68ba      	ldr	r2, [r7, #8]
  4052be:	320c      	adds	r2, #12
  4052c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052c4:	f043 0102 	orr.w	r1, r3, #2
  4052c8:	68fb      	ldr	r3, [r7, #12]
  4052ca:	68ba      	ldr	r2, [r7, #8]
  4052cc:	320c      	adds	r2, #12
  4052ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4052d2:	e00b      	b.n	4052ec <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4052d4:	68fb      	ldr	r3, [r7, #12]
  4052d6:	68ba      	ldr	r2, [r7, #8]
  4052d8:	320c      	adds	r2, #12
  4052da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4052de:	f023 0102 	bic.w	r1, r3, #2
  4052e2:	68fb      	ldr	r3, [r7, #12]
  4052e4:	68ba      	ldr	r2, [r7, #8]
  4052e6:	320c      	adds	r2, #12
  4052e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4052ec:	3714      	adds	r7, #20
  4052ee:	46bd      	mov	sp, r7
  4052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052f4:	4770      	bx	lr
  4052f6:	bf00      	nop

004052f8 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  4052f8:	b480      	push	{r7}
  4052fa:	b085      	sub	sp, #20
  4052fc:	af00      	add	r7, sp, #0
  4052fe:	60f8      	str	r0, [r7, #12]
  405300:	60b9      	str	r1, [r7, #8]
  405302:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  405304:	687b      	ldr	r3, [r7, #4]
  405306:	2b04      	cmp	r3, #4
  405308:	d118      	bne.n	40533c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40530a:	68fb      	ldr	r3, [r7, #12]
  40530c:	68ba      	ldr	r2, [r7, #8]
  40530e:	320c      	adds	r2, #12
  405310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405314:	f023 0108 	bic.w	r1, r3, #8
  405318:	68fb      	ldr	r3, [r7, #12]
  40531a:	68ba      	ldr	r2, [r7, #8]
  40531c:	320c      	adds	r2, #12
  40531e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  405322:	68fb      	ldr	r3, [r7, #12]
  405324:	68ba      	ldr	r2, [r7, #8]
  405326:	320c      	adds	r2, #12
  405328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40532c:	f043 0104 	orr.w	r1, r3, #4
  405330:	68fb      	ldr	r3, [r7, #12]
  405332:	68ba      	ldr	r2, [r7, #8]
  405334:	320c      	adds	r2, #12
  405336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40533a:	e02a      	b.n	405392 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40533c:	687b      	ldr	r3, [r7, #4]
  40533e:	2b00      	cmp	r3, #0
  405340:	d118      	bne.n	405374 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405342:	68fb      	ldr	r3, [r7, #12]
  405344:	68ba      	ldr	r2, [r7, #8]
  405346:	320c      	adds	r2, #12
  405348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40534c:	f023 0108 	bic.w	r1, r3, #8
  405350:	68fb      	ldr	r3, [r7, #12]
  405352:	68ba      	ldr	r2, [r7, #8]
  405354:	320c      	adds	r2, #12
  405356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40535a:	68fb      	ldr	r3, [r7, #12]
  40535c:	68ba      	ldr	r2, [r7, #8]
  40535e:	320c      	adds	r2, #12
  405360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405364:	f023 0104 	bic.w	r1, r3, #4
  405368:	68fb      	ldr	r3, [r7, #12]
  40536a:	68ba      	ldr	r2, [r7, #8]
  40536c:	320c      	adds	r2, #12
  40536e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405372:	e00e      	b.n	405392 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  405374:	687b      	ldr	r3, [r7, #4]
  405376:	2b08      	cmp	r3, #8
  405378:	d10b      	bne.n	405392 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40537a:	68fb      	ldr	r3, [r7, #12]
  40537c:	68ba      	ldr	r2, [r7, #8]
  40537e:	320c      	adds	r2, #12
  405380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405384:	f043 0108 	orr.w	r1, r3, #8
  405388:	68fb      	ldr	r3, [r7, #12]
  40538a:	68ba      	ldr	r2, [r7, #8]
  40538c:	320c      	adds	r2, #12
  40538e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  405392:	3714      	adds	r7, #20
  405394:	46bd      	mov	sp, r7
  405396:	f85d 7b04 	ldr.w	r7, [sp], #4
  40539a:	4770      	bx	lr

0040539c <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40539c:	b480      	push	{r7}
  40539e:	b085      	sub	sp, #20
  4053a0:	af00      	add	r7, sp, #0
  4053a2:	60f8      	str	r0, [r7, #12]
  4053a4:	60b9      	str	r1, [r7, #8]
  4053a6:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4053a8:	68fb      	ldr	r3, [r7, #12]
  4053aa:	68ba      	ldr	r2, [r7, #8]
  4053ac:	320c      	adds	r2, #12
  4053ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4053b2:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4053b6:	68fb      	ldr	r3, [r7, #12]
  4053b8:	68ba      	ldr	r2, [r7, #8]
  4053ba:	320c      	adds	r2, #12
  4053bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4053c0:	68fb      	ldr	r3, [r7, #12]
  4053c2:	68ba      	ldr	r2, [r7, #8]
  4053c4:	320c      	adds	r2, #12
  4053c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4053ca:	687b      	ldr	r3, [r7, #4]
  4053cc:	ea42 0103 	orr.w	r1, r2, r3
  4053d0:	68fb      	ldr	r3, [r7, #12]
  4053d2:	68ba      	ldr	r2, [r7, #8]
  4053d4:	320c      	adds	r2, #12
  4053d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4053da:	3714      	adds	r7, #20
  4053dc:	46bd      	mov	sp, r7
  4053de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053e2:	4770      	bx	lr

004053e4 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  4053e4:	b480      	push	{r7}
  4053e6:	b085      	sub	sp, #20
  4053e8:	af00      	add	r7, sp, #0
  4053ea:	6078      	str	r0, [r7, #4]
  4053ec:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  4053ee:	683a      	ldr	r2, [r7, #0]
  4053f0:	687b      	ldr	r3, [r7, #4]
  4053f2:	4413      	add	r3, r2
  4053f4:	1e5a      	subs	r2, r3, #1
  4053f6:	687b      	ldr	r3, [r7, #4]
  4053f8:	fbb2 f3f3 	udiv	r3, r2, r3
  4053fc:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4053fe:	68fb      	ldr	r3, [r7, #12]
  405400:	2b00      	cmp	r3, #0
  405402:	dd02      	ble.n	40540a <spi_calc_baudrate_div+0x26>
  405404:	68fb      	ldr	r3, [r7, #12]
  405406:	2bff      	cmp	r3, #255	; 0xff
  405408:	dd02      	ble.n	405410 <spi_calc_baudrate_div+0x2c>
		return -1;
  40540a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40540e:	e001      	b.n	405414 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  405410:	68fb      	ldr	r3, [r7, #12]
  405412:	b29b      	uxth	r3, r3
  405414:	b21b      	sxth	r3, r3
}
  405416:	4618      	mov	r0, r3
  405418:	3714      	adds	r7, #20
  40541a:	46bd      	mov	sp, r7
  40541c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405420:	4770      	bx	lr
  405422:	bf00      	nop

00405424 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  405424:	b480      	push	{r7}
  405426:	b085      	sub	sp, #20
  405428:	af00      	add	r7, sp, #0
  40542a:	60f8      	str	r0, [r7, #12]
  40542c:	60b9      	str	r1, [r7, #8]
  40542e:	4613      	mov	r3, r2
  405430:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  405432:	68fb      	ldr	r3, [r7, #12]
  405434:	68ba      	ldr	r2, [r7, #8]
  405436:	320c      	adds	r2, #12
  405438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40543c:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  405440:	68fb      	ldr	r3, [r7, #12]
  405442:	68ba      	ldr	r2, [r7, #8]
  405444:	320c      	adds	r2, #12
  405446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40544a:	68fb      	ldr	r3, [r7, #12]
  40544c:	68ba      	ldr	r2, [r7, #8]
  40544e:	320c      	adds	r2, #12
  405450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405454:	79fb      	ldrb	r3, [r7, #7]
  405456:	021b      	lsls	r3, r3, #8
  405458:	b29b      	uxth	r3, r3
  40545a:	ea42 0103 	orr.w	r1, r2, r3
  40545e:	68fb      	ldr	r3, [r7, #12]
  405460:	68ba      	ldr	r2, [r7, #8]
  405462:	320c      	adds	r2, #12
  405464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405468:	3714      	adds	r7, #20
  40546a:	46bd      	mov	sp, r7
  40546c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405470:	4770      	bx	lr
  405472:	bf00      	nop

00405474 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  405474:	b480      	push	{r7}
  405476:	b085      	sub	sp, #20
  405478:	af00      	add	r7, sp, #0
  40547a:	60f8      	str	r0, [r7, #12]
  40547c:	60b9      	str	r1, [r7, #8]
  40547e:	71fa      	strb	r2, [r7, #7]
  405480:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  405482:	68fb      	ldr	r3, [r7, #12]
  405484:	68ba      	ldr	r2, [r7, #8]
  405486:	320c      	adds	r2, #12
  405488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40548c:	b299      	uxth	r1, r3
  40548e:	68fb      	ldr	r3, [r7, #12]
  405490:	68ba      	ldr	r2, [r7, #8]
  405492:	320c      	adds	r2, #12
  405494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405498:	68fb      	ldr	r3, [r7, #12]
  40549a:	68ba      	ldr	r2, [r7, #8]
  40549c:	320c      	adds	r2, #12
  40549e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4054a2:	79fb      	ldrb	r3, [r7, #7]
  4054a4:	041b      	lsls	r3, r3, #16
  4054a6:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  4054aa:	79bb      	ldrb	r3, [r7, #6]
  4054ac:	061b      	lsls	r3, r3, #24
  4054ae:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4054b0:	ea42 0103 	orr.w	r1, r2, r3
  4054b4:	68fb      	ldr	r3, [r7, #12]
  4054b6:	68ba      	ldr	r2, [r7, #8]
  4054b8:	320c      	adds	r2, #12
  4054ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4054be:	3714      	adds	r7, #20
  4054c0:	46bd      	mov	sp, r7
  4054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054c6:	4770      	bx	lr

004054c8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4054c8:	b480      	push	{r7}
  4054ca:	b083      	sub	sp, #12
  4054cc:	af00      	add	r7, sp, #0
  4054ce:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4054d0:	687b      	ldr	r3, [r7, #4]
  4054d2:	2208      	movs	r2, #8
  4054d4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4054d6:	687b      	ldr	r3, [r7, #4]
  4054d8:	2220      	movs	r2, #32
  4054da:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4054dc:	687b      	ldr	r3, [r7, #4]
  4054de:	2204      	movs	r2, #4
  4054e0:	601a      	str	r2, [r3, #0]
}
  4054e2:	370c      	adds	r7, #12
  4054e4:	46bd      	mov	sp, r7
  4054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054ea:	4770      	bx	lr

004054ec <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  4054ec:	b480      	push	{r7}
  4054ee:	b087      	sub	sp, #28
  4054f0:	af00      	add	r7, sp, #0
  4054f2:	60f8      	str	r0, [r7, #12]
  4054f4:	60b9      	str	r1, [r7, #8]
  4054f6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  4054f8:	2300      	movs	r3, #0
  4054fa:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4054fc:	68ba      	ldr	r2, [r7, #8]
  4054fe:	4b16      	ldr	r3, [pc, #88]	; (405558 <twi_set_speed+0x6c>)
  405500:	429a      	cmp	r2, r3
  405502:	d901      	bls.n	405508 <twi_set_speed+0x1c>
		return FAIL;
  405504:	2301      	movs	r3, #1
  405506:	e021      	b.n	40554c <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  405508:	68bb      	ldr	r3, [r7, #8]
  40550a:	005b      	lsls	r3, r3, #1
  40550c:	687a      	ldr	r2, [r7, #4]
  40550e:	fbb2 f3f3 	udiv	r3, r2, r3
  405512:	3b04      	subs	r3, #4
  405514:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405516:	e005      	b.n	405524 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  405518:	697b      	ldr	r3, [r7, #20]
  40551a:	3301      	adds	r3, #1
  40551c:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40551e:	693b      	ldr	r3, [r7, #16]
  405520:	085b      	lsrs	r3, r3, #1
  405522:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405524:	693b      	ldr	r3, [r7, #16]
  405526:	2bff      	cmp	r3, #255	; 0xff
  405528:	d902      	bls.n	405530 <twi_set_speed+0x44>
  40552a:	697b      	ldr	r3, [r7, #20]
  40552c:	2b06      	cmp	r3, #6
  40552e:	d9f3      	bls.n	405518 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405530:	693b      	ldr	r3, [r7, #16]
  405532:	b2da      	uxtb	r2, r3
  405534:	693b      	ldr	r3, [r7, #16]
  405536:	021b      	lsls	r3, r3, #8
  405538:	b29b      	uxth	r3, r3
  40553a:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  40553c:	697b      	ldr	r3, [r7, #20]
  40553e:	041b      	lsls	r3, r3, #16
  405540:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405544:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  405546:	68fb      	ldr	r3, [r7, #12]
  405548:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40554a:	2300      	movs	r3, #0
}
  40554c:	4618      	mov	r0, r3
  40554e:	371c      	adds	r7, #28
  405550:	46bd      	mov	sp, r7
  405552:	f85d 7b04 	ldr.w	r7, [sp], #4
  405556:	4770      	bx	lr
  405558:	00061a80 	.word	0x00061a80

0040555c <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  40555c:	b480      	push	{r7}
  40555e:	b083      	sub	sp, #12
  405560:	af00      	add	r7, sp, #0
  405562:	6078      	str	r0, [r7, #4]
  405564:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  405566:	687b      	ldr	r3, [r7, #4]
  405568:	683a      	ldr	r2, [r7, #0]
  40556a:	625a      	str	r2, [r3, #36]	; 0x24
}
  40556c:	370c      	adds	r7, #12
  40556e:	46bd      	mov	sp, r7
  405570:	f85d 7b04 	ldr.w	r7, [sp], #4
  405574:	4770      	bx	lr
  405576:	bf00      	nop

00405578 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  405578:	b480      	push	{r7}
  40557a:	b083      	sub	sp, #12
  40557c:	af00      	add	r7, sp, #0
  40557e:	6078      	str	r0, [r7, #4]
  405580:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  405582:	687b      	ldr	r3, [r7, #4]
  405584:	683a      	ldr	r2, [r7, #0]
  405586:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  405588:	687b      	ldr	r3, [r7, #4]
  40558a:	6a1b      	ldr	r3, [r3, #32]
}
  40558c:	370c      	adds	r7, #12
  40558e:	46bd      	mov	sp, r7
  405590:	f85d 7b04 	ldr.w	r7, [sp], #4
  405594:	4770      	bx	lr
  405596:	bf00      	nop

00405598 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  405598:	b480      	push	{r7}
  40559a:	b083      	sub	sp, #12
  40559c:	af00      	add	r7, sp, #0
  40559e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  4055a0:	687b      	ldr	r3, [r7, #4]
  4055a2:	6a1b      	ldr	r3, [r3, #32]
}
  4055a4:	4618      	mov	r0, r3
  4055a6:	370c      	adds	r7, #12
  4055a8:	46bd      	mov	sp, r7
  4055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055ae:	4770      	bx	lr

004055b0 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  4055b0:	b480      	push	{r7}
  4055b2:	b083      	sub	sp, #12
  4055b4:	af00      	add	r7, sp, #0
  4055b6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  4055b8:	687b      	ldr	r3, [r7, #4]
  4055ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4055bc:	4618      	mov	r0, r3
  4055be:	370c      	adds	r7, #12
  4055c0:	46bd      	mov	sp, r7
  4055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055c6:	4770      	bx	lr

004055c8 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  4055c8:	b480      	push	{r7}
  4055ca:	b083      	sub	sp, #12
  4055cc:	af00      	add	r7, sp, #0
  4055ce:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  4055d0:	687b      	ldr	r3, [r7, #4]
  4055d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4055d4:	b2db      	uxtb	r3, r3
}
  4055d6:	4618      	mov	r0, r3
  4055d8:	370c      	adds	r7, #12
  4055da:	46bd      	mov	sp, r7
  4055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055e0:	4770      	bx	lr
  4055e2:	bf00      	nop

004055e4 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4055e4:	b480      	push	{r7}
  4055e6:	b083      	sub	sp, #12
  4055e8:	af00      	add	r7, sp, #0
  4055ea:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4055ec:	687b      	ldr	r3, [r7, #4]
  4055ee:	2280      	movs	r2, #128	; 0x80
  4055f0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4055f2:	687b      	ldr	r3, [r7, #4]
  4055f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4055f6:	370c      	adds	r7, #12
  4055f8:	46bd      	mov	sp, r7
  4055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055fe:	4770      	bx	lr

00405600 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  405600:	b480      	push	{r7}
  405602:	b085      	sub	sp, #20
  405604:	af00      	add	r7, sp, #0
  405606:	6078      	str	r0, [r7, #4]
  405608:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40560a:	2300      	movs	r3, #0
  40560c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40560e:	687b      	ldr	r3, [r7, #4]
  405610:	22ac      	movs	r2, #172	; 0xac
  405612:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  405614:	683b      	ldr	r3, [r7, #0]
  405616:	681a      	ldr	r2, [r3, #0]
  405618:	683b      	ldr	r3, [r7, #0]
  40561a:	685b      	ldr	r3, [r3, #4]
  40561c:	fbb2 f3f3 	udiv	r3, r2, r3
  405620:	091b      	lsrs	r3, r3, #4
  405622:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  405624:	68fb      	ldr	r3, [r7, #12]
  405626:	2b00      	cmp	r3, #0
  405628:	d003      	beq.n	405632 <uart_init+0x32>
  40562a:	68fb      	ldr	r3, [r7, #12]
  40562c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  405630:	d301      	bcc.n	405636 <uart_init+0x36>
		return 1;
  405632:	2301      	movs	r3, #1
  405634:	e00f      	b.n	405656 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  405636:	687b      	ldr	r3, [r7, #4]
  405638:	68fa      	ldr	r2, [r7, #12]
  40563a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40563c:	683b      	ldr	r3, [r7, #0]
  40563e:	689a      	ldr	r2, [r3, #8]
  405640:	687b      	ldr	r3, [r7, #4]
  405642:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  405644:	687b      	ldr	r3, [r7, #4]
  405646:	f240 2202 	movw	r2, #514	; 0x202
  40564a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40564e:	687b      	ldr	r3, [r7, #4]
  405650:	2250      	movs	r2, #80	; 0x50
  405652:	601a      	str	r2, [r3, #0]

	return 0;
  405654:	2300      	movs	r3, #0
}
  405656:	4618      	mov	r0, r3
  405658:	3714      	adds	r7, #20
  40565a:	46bd      	mov	sp, r7
  40565c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405660:	4770      	bx	lr
  405662:	bf00      	nop

00405664 <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  405664:	b480      	push	{r7}
  405666:	b083      	sub	sp, #12
  405668:	af00      	add	r7, sp, #0
  40566a:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  40566c:	687b      	ldr	r3, [r7, #4]
  40566e:	2240      	movs	r2, #64	; 0x40
  405670:	601a      	str	r2, [r3, #0]
}
  405672:	370c      	adds	r7, #12
  405674:	46bd      	mov	sp, r7
  405676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40567a:	4770      	bx	lr

0040567c <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  40567c:	b480      	push	{r7}
  40567e:	b083      	sub	sp, #12
  405680:	af00      	add	r7, sp, #0
  405682:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  405684:	687b      	ldr	r3, [r7, #4]
  405686:	2280      	movs	r2, #128	; 0x80
  405688:	601a      	str	r2, [r3, #0]
}
  40568a:	370c      	adds	r7, #12
  40568c:	46bd      	mov	sp, r7
  40568e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405692:	4770      	bx	lr

00405694 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  405694:	b480      	push	{r7}
  405696:	b083      	sub	sp, #12
  405698:	af00      	add	r7, sp, #0
  40569a:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  40569c:	687b      	ldr	r3, [r7, #4]
  40569e:	2210      	movs	r2, #16
  4056a0:	601a      	str	r2, [r3, #0]
}
  4056a2:	370c      	adds	r7, #12
  4056a4:	46bd      	mov	sp, r7
  4056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056aa:	4770      	bx	lr

004056ac <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  4056ac:	b480      	push	{r7}
  4056ae:	b083      	sub	sp, #12
  4056b0:	af00      	add	r7, sp, #0
  4056b2:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  4056b4:	687b      	ldr	r3, [r7, #4]
  4056b6:	2220      	movs	r2, #32
  4056b8:	601a      	str	r2, [r3, #0]
}
  4056ba:	370c      	adds	r7, #12
  4056bc:	46bd      	mov	sp, r7
  4056be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056c2:	4770      	bx	lr

004056c4 <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4056c4:	b480      	push	{r7}
  4056c6:	b083      	sub	sp, #12
  4056c8:	af00      	add	r7, sp, #0
  4056ca:	6078      	str	r0, [r7, #4]
  4056cc:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  4056ce:	687b      	ldr	r3, [r7, #4]
  4056d0:	683a      	ldr	r2, [r7, #0]
  4056d2:	609a      	str	r2, [r3, #8]
}
  4056d4:	370c      	adds	r7, #12
  4056d6:	46bd      	mov	sp, r7
  4056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056dc:	4770      	bx	lr
  4056de:	bf00      	nop

004056e0 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4056e0:	b480      	push	{r7}
  4056e2:	b083      	sub	sp, #12
  4056e4:	af00      	add	r7, sp, #0
  4056e6:	6078      	str	r0, [r7, #4]
  4056e8:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  4056ea:	687b      	ldr	r3, [r7, #4]
  4056ec:	683a      	ldr	r2, [r7, #0]
  4056ee:	60da      	str	r2, [r3, #12]
}
  4056f0:	370c      	adds	r7, #12
  4056f2:	46bd      	mov	sp, r7
  4056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056f8:	4770      	bx	lr
  4056fa:	bf00      	nop

004056fc <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  4056fc:	b480      	push	{r7}
  4056fe:	b083      	sub	sp, #12
  405700:	af00      	add	r7, sp, #0
  405702:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  405704:	687b      	ldr	r3, [r7, #4]
  405706:	691b      	ldr	r3, [r3, #16]
}
  405708:	4618      	mov	r0, r3
  40570a:	370c      	adds	r7, #12
  40570c:	46bd      	mov	sp, r7
  40570e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405712:	4770      	bx	lr

00405714 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  405714:	b480      	push	{r7}
  405716:	b083      	sub	sp, #12
  405718:	af00      	add	r7, sp, #0
  40571a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  40571c:	687b      	ldr	r3, [r7, #4]
  40571e:	695b      	ldr	r3, [r3, #20]
}
  405720:	4618      	mov	r0, r3
  405722:	370c      	adds	r7, #12
  405724:	46bd      	mov	sp, r7
  405726:	f85d 7b04 	ldr.w	r7, [sp], #4
  40572a:	4770      	bx	lr

0040572c <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  40572c:	b480      	push	{r7}
  40572e:	b083      	sub	sp, #12
  405730:	af00      	add	r7, sp, #0
  405732:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  405734:	687b      	ldr	r3, [r7, #4]
  405736:	f44f 7280 	mov.w	r2, #256	; 0x100
  40573a:	601a      	str	r2, [r3, #0]
}
  40573c:	370c      	adds	r7, #12
  40573e:	46bd      	mov	sp, r7
  405740:	f85d 7b04 	ldr.w	r7, [sp], #4
  405744:	4770      	bx	lr
  405746:	bf00      	nop

00405748 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  405748:	b480      	push	{r7}
  40574a:	b083      	sub	sp, #12
  40574c:	af00      	add	r7, sp, #0
  40574e:	6078      	str	r0, [r7, #4]
  405750:	460b      	mov	r3, r1
  405752:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  405754:	687b      	ldr	r3, [r7, #4]
  405756:	695b      	ldr	r3, [r3, #20]
  405758:	f003 0302 	and.w	r3, r3, #2
  40575c:	2b00      	cmp	r3, #0
  40575e:	d101      	bne.n	405764 <uart_write+0x1c>
		return 1;
  405760:	2301      	movs	r3, #1
  405762:	e003      	b.n	40576c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  405764:	78fa      	ldrb	r2, [r7, #3]
  405766:	687b      	ldr	r3, [r7, #4]
  405768:	61da      	str	r2, [r3, #28]
	return 0;
  40576a:	2300      	movs	r3, #0
}
  40576c:	4618      	mov	r0, r3
  40576e:	370c      	adds	r7, #12
  405770:	46bd      	mov	sp, r7
  405772:	f85d 7b04 	ldr.w	r7, [sp], #4
  405776:	4770      	bx	lr

00405778 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  405778:	b480      	push	{r7}
  40577a:	b083      	sub	sp, #12
  40577c:	af00      	add	r7, sp, #0
  40577e:	6078      	str	r0, [r7, #4]
  405780:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  405782:	687b      	ldr	r3, [r7, #4]
  405784:	695b      	ldr	r3, [r3, #20]
  405786:	f003 0301 	and.w	r3, r3, #1
  40578a:	2b00      	cmp	r3, #0
  40578c:	d101      	bne.n	405792 <uart_read+0x1a>
		return 1;
  40578e:	2301      	movs	r3, #1
  405790:	e005      	b.n	40579e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  405792:	687b      	ldr	r3, [r7, #4]
  405794:	699b      	ldr	r3, [r3, #24]
  405796:	b2da      	uxtb	r2, r3
  405798:	683b      	ldr	r3, [r7, #0]
  40579a:	701a      	strb	r2, [r3, #0]
	return 0;
  40579c:	2300      	movs	r3, #0
}
  40579e:	4618      	mov	r0, r3
  4057a0:	370c      	adds	r7, #12
  4057a2:	46bd      	mov	sp, r7
  4057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057a8:	4770      	bx	lr
  4057aa:	bf00      	nop

004057ac <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4057ac:	b480      	push	{r7}
  4057ae:	b083      	sub	sp, #12
  4057b0:	af00      	add	r7, sp, #0
  4057b2:	6078      	str	r0, [r7, #4]
  4057b4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4057b6:	687b      	ldr	r3, [r7, #4]
  4057b8:	695b      	ldr	r3, [r3, #20]
  4057ba:	f003 0302 	and.w	r3, r3, #2
  4057be:	2b00      	cmp	r3, #0
  4057c0:	d101      	bne.n	4057c6 <usart_write+0x1a>
		return 1;
  4057c2:	2301      	movs	r3, #1
  4057c4:	e005      	b.n	4057d2 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4057c6:	683b      	ldr	r3, [r7, #0]
  4057c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4057cc:	687b      	ldr	r3, [r7, #4]
  4057ce:	61da      	str	r2, [r3, #28]
	return 0;
  4057d0:	2300      	movs	r3, #0
}
  4057d2:	4618      	mov	r0, r3
  4057d4:	370c      	adds	r7, #12
  4057d6:	46bd      	mov	sp, r7
  4057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057dc:	4770      	bx	lr
  4057de:	bf00      	nop

004057e0 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4057e0:	b480      	push	{r7}
  4057e2:	b083      	sub	sp, #12
  4057e4:	af00      	add	r7, sp, #0
  4057e6:	6078      	str	r0, [r7, #4]
  4057e8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4057ea:	687b      	ldr	r3, [r7, #4]
  4057ec:	695b      	ldr	r3, [r3, #20]
  4057ee:	f003 0301 	and.w	r3, r3, #1
  4057f2:	2b00      	cmp	r3, #0
  4057f4:	d101      	bne.n	4057fa <usart_read+0x1a>
		return 1;
  4057f6:	2301      	movs	r3, #1
  4057f8:	e006      	b.n	405808 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4057fa:	687b      	ldr	r3, [r7, #4]
  4057fc:	699b      	ldr	r3, [r3, #24]
  4057fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
  405802:	683b      	ldr	r3, [r7, #0]
  405804:	601a      	str	r2, [r3, #0]

	return 0;
  405806:	2300      	movs	r3, #0
}
  405808:	4618      	mov	r0, r3
  40580a:	370c      	adds	r7, #12
  40580c:	46bd      	mov	sp, r7
  40580e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405812:	4770      	bx	lr

00405814 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  405814:	b480      	push	{r7}
  405816:	af00      	add	r7, sp, #0
	while (1) {
	}
  405818:	e7fe      	b.n	405818 <Dummy_Handler+0x4>
  40581a:	bf00      	nop

0040581c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40581c:	b580      	push	{r7, lr}
  40581e:	b082      	sub	sp, #8
  405820:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  405822:	4b1e      	ldr	r3, [pc, #120]	; (40589c <Reset_Handler+0x80>)
  405824:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  405826:	4b1e      	ldr	r3, [pc, #120]	; (4058a0 <Reset_Handler+0x84>)
  405828:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  40582a:	687a      	ldr	r2, [r7, #4]
  40582c:	683b      	ldr	r3, [r7, #0]
  40582e:	429a      	cmp	r2, r3
  405830:	d00c      	beq.n	40584c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  405832:	e007      	b.n	405844 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  405834:	683b      	ldr	r3, [r7, #0]
  405836:	1d1a      	adds	r2, r3, #4
  405838:	603a      	str	r2, [r7, #0]
  40583a:	687a      	ldr	r2, [r7, #4]
  40583c:	1d11      	adds	r1, r2, #4
  40583e:	6079      	str	r1, [r7, #4]
  405840:	6812      	ldr	r2, [r2, #0]
  405842:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  405844:	683a      	ldr	r2, [r7, #0]
  405846:	4b17      	ldr	r3, [pc, #92]	; (4058a4 <Reset_Handler+0x88>)
  405848:	429a      	cmp	r2, r3
  40584a:	d3f3      	bcc.n	405834 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40584c:	4b16      	ldr	r3, [pc, #88]	; (4058a8 <Reset_Handler+0x8c>)
  40584e:	603b      	str	r3, [r7, #0]
  405850:	e004      	b.n	40585c <Reset_Handler+0x40>
		*pDest++ = 0;
  405852:	683b      	ldr	r3, [r7, #0]
  405854:	1d1a      	adds	r2, r3, #4
  405856:	603a      	str	r2, [r7, #0]
  405858:	2200      	movs	r2, #0
  40585a:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40585c:	683a      	ldr	r2, [r7, #0]
  40585e:	4b13      	ldr	r3, [pc, #76]	; (4058ac <Reset_Handler+0x90>)
  405860:	429a      	cmp	r2, r3
  405862:	d3f6      	bcc.n	405852 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  405864:	4b12      	ldr	r3, [pc, #72]	; (4058b0 <Reset_Handler+0x94>)
  405866:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  405868:	4a12      	ldr	r2, [pc, #72]	; (4058b4 <Reset_Handler+0x98>)
  40586a:	687b      	ldr	r3, [r7, #4]
  40586c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  405870:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  405874:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  405876:	687b      	ldr	r3, [r7, #4]
  405878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40587c:	d309      	bcc.n	405892 <Reset_Handler+0x76>
  40587e:	687a      	ldr	r2, [r7, #4]
  405880:	4b0d      	ldr	r3, [pc, #52]	; (4058b8 <Reset_Handler+0x9c>)
  405882:	429a      	cmp	r2, r3
  405884:	d805      	bhi.n	405892 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  405886:	4b0b      	ldr	r3, [pc, #44]	; (4058b4 <Reset_Handler+0x98>)
  405888:	4a0a      	ldr	r2, [pc, #40]	; (4058b4 <Reset_Handler+0x98>)
  40588a:	6892      	ldr	r2, [r2, #8]
  40588c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  405890:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  405892:	4b0a      	ldr	r3, [pc, #40]	; (4058bc <Reset_Handler+0xa0>)
  405894:	4798      	blx	r3

	/* Branch to main function */
	main();
  405896:	4b0a      	ldr	r3, [pc, #40]	; (4058c0 <Reset_Handler+0xa4>)
  405898:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40589a:	e7fe      	b.n	40589a <Reset_Handler+0x7e>
  40589c:	00413de8 	.word	0x00413de8
  4058a0:	20000000 	.word	0x20000000
  4058a4:	200009f4 	.word	0x200009f4
  4058a8:	200009f8 	.word	0x200009f8
  4058ac:	20004078 	.word	0x20004078
  4058b0:	00400000 	.word	0x00400000
  4058b4:	e000ed00 	.word	0xe000ed00
  4058b8:	20005fff 	.word	0x20005fff
  4058bc:	0040ae41 	.word	0x0040ae41
  4058c0:	00408a49 	.word	0x00408a49

004058c4 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  4058c4:	b480      	push	{r7}
  4058c6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  4058c8:	4b4e      	ldr	r3, [pc, #312]	; (405a04 <SystemCoreClockUpdate+0x140>)
  4058ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4058cc:	f003 0303 	and.w	r3, r3, #3
  4058d0:	2b01      	cmp	r3, #1
  4058d2:	d014      	beq.n	4058fe <SystemCoreClockUpdate+0x3a>
  4058d4:	2b01      	cmp	r3, #1
  4058d6:	d302      	bcc.n	4058de <SystemCoreClockUpdate+0x1a>
  4058d8:	2b02      	cmp	r3, #2
  4058da:	d038      	beq.n	40594e <SystemCoreClockUpdate+0x8a>
  4058dc:	e074      	b.n	4059c8 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4058de:	4b4a      	ldr	r3, [pc, #296]	; (405a08 <SystemCoreClockUpdate+0x144>)
  4058e0:	695b      	ldr	r3, [r3, #20]
  4058e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4058e6:	2b00      	cmp	r3, #0
  4058e8:	d004      	beq.n	4058f4 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4058ea:	4b48      	ldr	r3, [pc, #288]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4058ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4058f0:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  4058f2:	e069      	b.n	4059c8 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4058f4:	4b45      	ldr	r3, [pc, #276]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4058f6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4058fa:	601a      	str	r2, [r3, #0]
		}
		break;
  4058fc:	e064      	b.n	4059c8 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4058fe:	4b41      	ldr	r3, [pc, #260]	; (405a04 <SystemCoreClockUpdate+0x140>)
  405900:	6a1b      	ldr	r3, [r3, #32]
  405902:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  405906:	2b00      	cmp	r3, #0
  405908:	d003      	beq.n	405912 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40590a:	4b40      	ldr	r3, [pc, #256]	; (405a0c <SystemCoreClockUpdate+0x148>)
  40590c:	4a40      	ldr	r2, [pc, #256]	; (405a10 <SystemCoreClockUpdate+0x14c>)
  40590e:	601a      	str	r2, [r3, #0]
  405910:	e01c      	b.n	40594c <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405912:	4b3e      	ldr	r3, [pc, #248]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405914:	4a3f      	ldr	r2, [pc, #252]	; (405a14 <SystemCoreClockUpdate+0x150>)
  405916:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  405918:	4b3a      	ldr	r3, [pc, #232]	; (405a04 <SystemCoreClockUpdate+0x140>)
  40591a:	6a1b      	ldr	r3, [r3, #32]
  40591c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405920:	2b10      	cmp	r3, #16
  405922:	d004      	beq.n	40592e <SystemCoreClockUpdate+0x6a>
  405924:	2b20      	cmp	r3, #32
  405926:	d008      	beq.n	40593a <SystemCoreClockUpdate+0x76>
  405928:	2b00      	cmp	r3, #0
  40592a:	d00e      	beq.n	40594a <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  40592c:	e00e      	b.n	40594c <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40592e:	4b37      	ldr	r3, [pc, #220]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405930:	681b      	ldr	r3, [r3, #0]
  405932:	005a      	lsls	r2, r3, #1
  405934:	4b35      	ldr	r3, [pc, #212]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405936:	601a      	str	r2, [r3, #0]
				break;
  405938:	e008      	b.n	40594c <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40593a:	4b34      	ldr	r3, [pc, #208]	; (405a0c <SystemCoreClockUpdate+0x148>)
  40593c:	681a      	ldr	r2, [r3, #0]
  40593e:	4613      	mov	r3, r2
  405940:	005b      	lsls	r3, r3, #1
  405942:	441a      	add	r2, r3
  405944:	4b31      	ldr	r3, [pc, #196]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405946:	601a      	str	r2, [r3, #0]
				break;
  405948:	e000      	b.n	40594c <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  40594a:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  40594c:	e03c      	b.n	4059c8 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40594e:	4b2d      	ldr	r3, [pc, #180]	; (405a04 <SystemCoreClockUpdate+0x140>)
  405950:	6a1b      	ldr	r3, [r3, #32]
  405952:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  405956:	2b00      	cmp	r3, #0
  405958:	d003      	beq.n	405962 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40595a:	4b2c      	ldr	r3, [pc, #176]	; (405a0c <SystemCoreClockUpdate+0x148>)
  40595c:	4a2c      	ldr	r2, [pc, #176]	; (405a10 <SystemCoreClockUpdate+0x14c>)
  40595e:	601a      	str	r2, [r3, #0]
  405960:	e01c      	b.n	40599c <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405962:	4b2a      	ldr	r3, [pc, #168]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405964:	4a2b      	ldr	r2, [pc, #172]	; (405a14 <SystemCoreClockUpdate+0x150>)
  405966:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  405968:	4b26      	ldr	r3, [pc, #152]	; (405a04 <SystemCoreClockUpdate+0x140>)
  40596a:	6a1b      	ldr	r3, [r3, #32]
  40596c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405970:	2b10      	cmp	r3, #16
  405972:	d004      	beq.n	40597e <SystemCoreClockUpdate+0xba>
  405974:	2b20      	cmp	r3, #32
  405976:	d008      	beq.n	40598a <SystemCoreClockUpdate+0xc6>
  405978:	2b00      	cmp	r3, #0
  40597a:	d00e      	beq.n	40599a <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  40597c:	e00e      	b.n	40599c <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40597e:	4b23      	ldr	r3, [pc, #140]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405980:	681b      	ldr	r3, [r3, #0]
  405982:	005a      	lsls	r2, r3, #1
  405984:	4b21      	ldr	r3, [pc, #132]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405986:	601a      	str	r2, [r3, #0]
				break;
  405988:	e008      	b.n	40599c <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40598a:	4b20      	ldr	r3, [pc, #128]	; (405a0c <SystemCoreClockUpdate+0x148>)
  40598c:	681a      	ldr	r2, [r3, #0]
  40598e:	4613      	mov	r3, r2
  405990:	005b      	lsls	r3, r3, #1
  405992:	441a      	add	r2, r3
  405994:	4b1d      	ldr	r3, [pc, #116]	; (405a0c <SystemCoreClockUpdate+0x148>)
  405996:	601a      	str	r2, [r3, #0]
				break;
  405998:	e000      	b.n	40599c <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  40599a:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40599c:	4b19      	ldr	r3, [pc, #100]	; (405a04 <SystemCoreClockUpdate+0x140>)
  40599e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4059a0:	4b1d      	ldr	r3, [pc, #116]	; (405a18 <SystemCoreClockUpdate+0x154>)
  4059a2:	4013      	ands	r3, r2
  4059a4:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  4059a6:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4059a8:	4a18      	ldr	r2, [pc, #96]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059aa:	6812      	ldr	r2, [r2, #0]
  4059ac:	fb02 f203 	mul.w	r2, r2, r3
  4059b0:	4b16      	ldr	r3, [pc, #88]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059b2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4059b4:	4b15      	ldr	r3, [pc, #84]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059b6:	681a      	ldr	r2, [r3, #0]
  4059b8:	4b12      	ldr	r3, [pc, #72]	; (405a04 <SystemCoreClockUpdate+0x140>)
  4059ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4059bc:	b2db      	uxtb	r3, r3
  4059be:	fbb2 f2f3 	udiv	r2, r2, r3
  4059c2:	4b12      	ldr	r3, [pc, #72]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059c4:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  4059c6:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4059c8:	4b0e      	ldr	r3, [pc, #56]	; (405a04 <SystemCoreClockUpdate+0x140>)
  4059ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4059cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4059d0:	2b70      	cmp	r3, #112	; 0x70
  4059d2:	d108      	bne.n	4059e6 <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  4059d4:	4b0d      	ldr	r3, [pc, #52]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059d6:	681a      	ldr	r2, [r3, #0]
  4059d8:	4b10      	ldr	r3, [pc, #64]	; (405a1c <SystemCoreClockUpdate+0x158>)
  4059da:	fba3 1302 	umull	r1, r3, r3, r2
  4059de:	085a      	lsrs	r2, r3, #1
  4059e0:	4b0a      	ldr	r3, [pc, #40]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059e2:	601a      	str	r2, [r3, #0]
  4059e4:	e009      	b.n	4059fa <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4059e6:	4b09      	ldr	r3, [pc, #36]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059e8:	681a      	ldr	r2, [r3, #0]
  4059ea:	4b06      	ldr	r3, [pc, #24]	; (405a04 <SystemCoreClockUpdate+0x140>)
  4059ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4059ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4059f2:	091b      	lsrs	r3, r3, #4
  4059f4:	40da      	lsrs	r2, r3
  4059f6:	4b05      	ldr	r3, [pc, #20]	; (405a0c <SystemCoreClockUpdate+0x148>)
  4059f8:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  4059fa:	46bd      	mov	sp, r7
  4059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a00:	4770      	bx	lr
  405a02:	bf00      	nop
  405a04:	400e0400 	.word	0x400e0400
  405a08:	400e1410 	.word	0x400e1410
  405a0c:	20000138 	.word	0x20000138
  405a10:	00b71b00 	.word	0x00b71b00
  405a14:	003d0900 	.word	0x003d0900
  405a18:	07ff0000 	.word	0x07ff0000
  405a1c:	aaaaaaab 	.word	0xaaaaaaab

00405a20 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  405a20:	b480      	push	{r7}
  405a22:	b085      	sub	sp, #20
  405a24:	af00      	add	r7, sp, #0
  405a26:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  405a28:	4b10      	ldr	r3, [pc, #64]	; (405a6c <_sbrk+0x4c>)
  405a2a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  405a2c:	4b10      	ldr	r3, [pc, #64]	; (405a70 <_sbrk+0x50>)
  405a2e:	681b      	ldr	r3, [r3, #0]
  405a30:	2b00      	cmp	r3, #0
  405a32:	d102      	bne.n	405a3a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  405a34:	4b0e      	ldr	r3, [pc, #56]	; (405a70 <_sbrk+0x50>)
  405a36:	4a0f      	ldr	r2, [pc, #60]	; (405a74 <_sbrk+0x54>)
  405a38:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  405a3a:	4b0d      	ldr	r3, [pc, #52]	; (405a70 <_sbrk+0x50>)
  405a3c:	681b      	ldr	r3, [r3, #0]
  405a3e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  405a40:	68ba      	ldr	r2, [r7, #8]
  405a42:	687b      	ldr	r3, [r7, #4]
  405a44:	441a      	add	r2, r3
  405a46:	68fb      	ldr	r3, [r7, #12]
  405a48:	429a      	cmp	r2, r3
  405a4a:	dd02      	ble.n	405a52 <_sbrk+0x32>
		return (caddr_t) -1;	
  405a4c:	f04f 33ff 	mov.w	r3, #4294967295
  405a50:	e006      	b.n	405a60 <_sbrk+0x40>
	}

	heap += incr;
  405a52:	4b07      	ldr	r3, [pc, #28]	; (405a70 <_sbrk+0x50>)
  405a54:	681a      	ldr	r2, [r3, #0]
  405a56:	687b      	ldr	r3, [r7, #4]
  405a58:	441a      	add	r2, r3
  405a5a:	4b05      	ldr	r3, [pc, #20]	; (405a70 <_sbrk+0x50>)
  405a5c:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  405a5e:	68bb      	ldr	r3, [r7, #8]
}
  405a60:	4618      	mov	r0, r3
  405a62:	3714      	adds	r7, #20
  405a64:	46bd      	mov	sp, r7
  405a66:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a6a:	4770      	bx	lr
  405a6c:	20005ffc 	.word	0x20005ffc
  405a70:	20000c74 	.word	0x20000c74
  405a74:	20004878 	.word	0x20004878

00405a78 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  405a78:	b480      	push	{r7}
  405a7a:	b083      	sub	sp, #12
  405a7c:	af00      	add	r7, sp, #0
  405a7e:	6078      	str	r0, [r7, #4]
	return -1;
  405a80:	f04f 33ff 	mov.w	r3, #4294967295
}
  405a84:	4618      	mov	r0, r3
  405a86:	370c      	adds	r7, #12
  405a88:	46bd      	mov	sp, r7
  405a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a8e:	4770      	bx	lr

00405a90 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  405a90:	b480      	push	{r7}
  405a92:	b083      	sub	sp, #12
  405a94:	af00      	add	r7, sp, #0
  405a96:	6078      	str	r0, [r7, #4]
  405a98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  405a9a:	683b      	ldr	r3, [r7, #0]
  405a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  405aa0:	605a      	str	r2, [r3, #4]

	return 0;
  405aa2:	2300      	movs	r3, #0
}
  405aa4:	4618      	mov	r0, r3
  405aa6:	370c      	adds	r7, #12
  405aa8:	46bd      	mov	sp, r7
  405aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  405aae:	4770      	bx	lr

00405ab0 <_isatty>:

extern int _isatty(int file)
{
  405ab0:	b480      	push	{r7}
  405ab2:	b083      	sub	sp, #12
  405ab4:	af00      	add	r7, sp, #0
  405ab6:	6078      	str	r0, [r7, #4]
	return 1;
  405ab8:	2301      	movs	r3, #1
}
  405aba:	4618      	mov	r0, r3
  405abc:	370c      	adds	r7, #12
  405abe:	46bd      	mov	sp, r7
  405ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ac4:	4770      	bx	lr
  405ac6:	bf00      	nop

00405ac8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  405ac8:	b480      	push	{r7}
  405aca:	b085      	sub	sp, #20
  405acc:	af00      	add	r7, sp, #0
  405ace:	60f8      	str	r0, [r7, #12]
  405ad0:	60b9      	str	r1, [r7, #8]
  405ad2:	607a      	str	r2, [r7, #4]
	return 0;
  405ad4:	2300      	movs	r3, #0
}
  405ad6:	4618      	mov	r0, r3
  405ad8:	3714      	adds	r7, #20
  405ada:	46bd      	mov	sp, r7
  405adc:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ae0:	4770      	bx	lr
  405ae2:	bf00      	nop

00405ae4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  405ae4:	b480      	push	{r7}
  405ae6:	b083      	sub	sp, #12
  405ae8:	af00      	add	r7, sp, #0
  405aea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  405aec:	687b      	ldr	r3, [r7, #4]
  405aee:	f103 0208 	add.w	r2, r3, #8
  405af2:	687b      	ldr	r3, [r7, #4]
  405af4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  405af6:	687b      	ldr	r3, [r7, #4]
  405af8:	f04f 32ff 	mov.w	r2, #4294967295
  405afc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  405afe:	687b      	ldr	r3, [r7, #4]
  405b00:	f103 0208 	add.w	r2, r3, #8
  405b04:	687b      	ldr	r3, [r7, #4]
  405b06:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  405b08:	687b      	ldr	r3, [r7, #4]
  405b0a:	f103 0208 	add.w	r2, r3, #8
  405b0e:	687b      	ldr	r3, [r7, #4]
  405b10:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  405b12:	687b      	ldr	r3, [r7, #4]
  405b14:	2200      	movs	r2, #0
  405b16:	601a      	str	r2, [r3, #0]
}
  405b18:	370c      	adds	r7, #12
  405b1a:	46bd      	mov	sp, r7
  405b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b20:	4770      	bx	lr
  405b22:	bf00      	nop

00405b24 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  405b24:	b480      	push	{r7}
  405b26:	b083      	sub	sp, #12
  405b28:	af00      	add	r7, sp, #0
  405b2a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  405b2c:	687b      	ldr	r3, [r7, #4]
  405b2e:	2200      	movs	r2, #0
  405b30:	611a      	str	r2, [r3, #16]
}
  405b32:	370c      	adds	r7, #12
  405b34:	46bd      	mov	sp, r7
  405b36:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b3a:	4770      	bx	lr

00405b3c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  405b3c:	b480      	push	{r7}
  405b3e:	b085      	sub	sp, #20
  405b40:	af00      	add	r7, sp, #0
  405b42:	6078      	str	r0, [r7, #4]
  405b44:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  405b46:	687b      	ldr	r3, [r7, #4]
  405b48:	685b      	ldr	r3, [r3, #4]
  405b4a:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  405b4c:	68fb      	ldr	r3, [r7, #12]
  405b4e:	685a      	ldr	r2, [r3, #4]
  405b50:	683b      	ldr	r3, [r7, #0]
  405b52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  405b54:	687b      	ldr	r3, [r7, #4]
  405b56:	685a      	ldr	r2, [r3, #4]
  405b58:	683b      	ldr	r3, [r7, #0]
  405b5a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405b5c:	68fb      	ldr	r3, [r7, #12]
  405b5e:	685b      	ldr	r3, [r3, #4]
  405b60:	683a      	ldr	r2, [r7, #0]
  405b62:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  405b64:	68fb      	ldr	r3, [r7, #12]
  405b66:	683a      	ldr	r2, [r7, #0]
  405b68:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  405b6a:	687b      	ldr	r3, [r7, #4]
  405b6c:	683a      	ldr	r2, [r7, #0]
  405b6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405b70:	683b      	ldr	r3, [r7, #0]
  405b72:	687a      	ldr	r2, [r7, #4]
  405b74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405b76:	687b      	ldr	r3, [r7, #4]
  405b78:	681b      	ldr	r3, [r3, #0]
  405b7a:	1c5a      	adds	r2, r3, #1
  405b7c:	687b      	ldr	r3, [r7, #4]
  405b7e:	601a      	str	r2, [r3, #0]
}
  405b80:	3714      	adds	r7, #20
  405b82:	46bd      	mov	sp, r7
  405b84:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b88:	4770      	bx	lr
  405b8a:	bf00      	nop

00405b8c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  405b8c:	b480      	push	{r7}
  405b8e:	b085      	sub	sp, #20
  405b90:	af00      	add	r7, sp, #0
  405b92:	6078      	str	r0, [r7, #4]
  405b94:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  405b96:	683b      	ldr	r3, [r7, #0]
  405b98:	681b      	ldr	r3, [r3, #0]
  405b9a:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  405b9c:	68bb      	ldr	r3, [r7, #8]
  405b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
  405ba2:	d103      	bne.n	405bac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  405ba4:	687b      	ldr	r3, [r7, #4]
  405ba6:	691b      	ldr	r3, [r3, #16]
  405ba8:	60fb      	str	r3, [r7, #12]
  405baa:	e00c      	b.n	405bc6 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  405bac:	687b      	ldr	r3, [r7, #4]
  405bae:	3308      	adds	r3, #8
  405bb0:	60fb      	str	r3, [r7, #12]
  405bb2:	e002      	b.n	405bba <vListInsert+0x2e>
  405bb4:	68fb      	ldr	r3, [r7, #12]
  405bb6:	685b      	ldr	r3, [r3, #4]
  405bb8:	60fb      	str	r3, [r7, #12]
  405bba:	68fb      	ldr	r3, [r7, #12]
  405bbc:	685b      	ldr	r3, [r3, #4]
  405bbe:	681a      	ldr	r2, [r3, #0]
  405bc0:	68bb      	ldr	r3, [r7, #8]
  405bc2:	429a      	cmp	r2, r3
  405bc4:	d9f6      	bls.n	405bb4 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  405bc6:	68fb      	ldr	r3, [r7, #12]
  405bc8:	685a      	ldr	r2, [r3, #4]
  405bca:	683b      	ldr	r3, [r7, #0]
  405bcc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405bce:	683b      	ldr	r3, [r7, #0]
  405bd0:	685b      	ldr	r3, [r3, #4]
  405bd2:	683a      	ldr	r2, [r7, #0]
  405bd4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  405bd6:	683b      	ldr	r3, [r7, #0]
  405bd8:	68fa      	ldr	r2, [r7, #12]
  405bda:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  405bdc:	68fb      	ldr	r3, [r7, #12]
  405bde:	683a      	ldr	r2, [r7, #0]
  405be0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405be2:	683b      	ldr	r3, [r7, #0]
  405be4:	687a      	ldr	r2, [r7, #4]
  405be6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405be8:	687b      	ldr	r3, [r7, #4]
  405bea:	681b      	ldr	r3, [r3, #0]
  405bec:	1c5a      	adds	r2, r3, #1
  405bee:	687b      	ldr	r3, [r7, #4]
  405bf0:	601a      	str	r2, [r3, #0]
}
  405bf2:	3714      	adds	r7, #20
  405bf4:	46bd      	mov	sp, r7
  405bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405bfa:	4770      	bx	lr

00405bfc <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  405bfc:	b480      	push	{r7}
  405bfe:	b085      	sub	sp, #20
  405c00:	af00      	add	r7, sp, #0
  405c02:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  405c04:	687b      	ldr	r3, [r7, #4]
  405c06:	685b      	ldr	r3, [r3, #4]
  405c08:	687a      	ldr	r2, [r7, #4]
  405c0a:	6892      	ldr	r2, [r2, #8]
  405c0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  405c0e:	687b      	ldr	r3, [r7, #4]
  405c10:	689b      	ldr	r3, [r3, #8]
  405c12:	687a      	ldr	r2, [r7, #4]
  405c14:	6852      	ldr	r2, [r2, #4]
  405c16:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  405c18:	687b      	ldr	r3, [r7, #4]
  405c1a:	691b      	ldr	r3, [r3, #16]
  405c1c:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  405c1e:	68fb      	ldr	r3, [r7, #12]
  405c20:	685a      	ldr	r2, [r3, #4]
  405c22:	687b      	ldr	r3, [r7, #4]
  405c24:	429a      	cmp	r2, r3
  405c26:	d103      	bne.n	405c30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  405c28:	687b      	ldr	r3, [r7, #4]
  405c2a:	689a      	ldr	r2, [r3, #8]
  405c2c:	68fb      	ldr	r3, [r7, #12]
  405c2e:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  405c30:	687b      	ldr	r3, [r7, #4]
  405c32:	2200      	movs	r2, #0
  405c34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  405c36:	68fb      	ldr	r3, [r7, #12]
  405c38:	681b      	ldr	r3, [r3, #0]
  405c3a:	1e5a      	subs	r2, r3, #1
  405c3c:	68fb      	ldr	r3, [r7, #12]
  405c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  405c40:	68fb      	ldr	r3, [r7, #12]
  405c42:	681b      	ldr	r3, [r3, #0]
}
  405c44:	4618      	mov	r0, r3
  405c46:	3714      	adds	r7, #20
  405c48:	46bd      	mov	sp, r7
  405c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c4e:	4770      	bx	lr

00405c50 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  405c50:	b480      	push	{r7}
  405c52:	b083      	sub	sp, #12
  405c54:	af00      	add	r7, sp, #0
  405c56:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405c58:	687b      	ldr	r3, [r7, #4]
  405c5a:	2b07      	cmp	r3, #7
  405c5c:	d825      	bhi.n	405caa <osc_get_rate+0x5a>
  405c5e:	a201      	add	r2, pc, #4	; (adr r2, 405c64 <osc_get_rate+0x14>)
  405c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405c64:	00405c85 	.word	0x00405c85
  405c68:	00405c8b 	.word	0x00405c8b
  405c6c:	00405c91 	.word	0x00405c91
  405c70:	00405c97 	.word	0x00405c97
  405c74:	00405c9b 	.word	0x00405c9b
  405c78:	00405c9f 	.word	0x00405c9f
  405c7c:	00405ca3 	.word	0x00405ca3
  405c80:	00405ca7 	.word	0x00405ca7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  405c84:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  405c88:	e010      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  405c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405c8e:	e00d      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  405c90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405c94:	e00a      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  405c96:	4b08      	ldr	r3, [pc, #32]	; (405cb8 <osc_get_rate+0x68>)
  405c98:	e008      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  405c9a:	4b08      	ldr	r3, [pc, #32]	; (405cbc <osc_get_rate+0x6c>)
  405c9c:	e006      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  405c9e:	4b08      	ldr	r3, [pc, #32]	; (405cc0 <osc_get_rate+0x70>)
  405ca0:	e004      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  405ca2:	4b07      	ldr	r3, [pc, #28]	; (405cc0 <osc_get_rate+0x70>)
  405ca4:	e002      	b.n	405cac <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  405ca6:	4b06      	ldr	r3, [pc, #24]	; (405cc0 <osc_get_rate+0x70>)
  405ca8:	e000      	b.n	405cac <osc_get_rate+0x5c>
	}

	return 0;
  405caa:	2300      	movs	r3, #0
}
  405cac:	4618      	mov	r0, r3
  405cae:	370c      	adds	r7, #12
  405cb0:	46bd      	mov	sp, r7
  405cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405cb6:	4770      	bx	lr
  405cb8:	003d0900 	.word	0x003d0900
  405cbc:	007a1200 	.word	0x007a1200
  405cc0:	00b71b00 	.word	0x00b71b00

00405cc4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  405cc4:	b580      	push	{r7, lr}
  405cc6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  405cc8:	2006      	movs	r0, #6
  405cca:	4b03      	ldr	r3, [pc, #12]	; (405cd8 <sysclk_get_main_hz+0x14>)
  405ccc:	4798      	blx	r3
  405cce:	4603      	mov	r3, r0
  405cd0:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  405cd2:	4618      	mov	r0, r3
  405cd4:	bd80      	pop	{r7, pc}
  405cd6:	bf00      	nop
  405cd8:	00405c51 	.word	0x00405c51

00405cdc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  405cdc:	b580      	push	{r7, lr}
  405cde:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  405ce0:	4b02      	ldr	r3, [pc, #8]	; (405cec <sysclk_get_cpu_hz+0x10>)
  405ce2:	4798      	blx	r3
  405ce4:	4603      	mov	r3, r0
  405ce6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  405ce8:	4618      	mov	r0, r3
  405cea:	bd80      	pop	{r7, pc}
  405cec:	00405cc5 	.word	0x00405cc5

00405cf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  405cf0:	b480      	push	{r7}
  405cf2:	b085      	sub	sp, #20
  405cf4:	af00      	add	r7, sp, #0
  405cf6:	60f8      	str	r0, [r7, #12]
  405cf8:	60b9      	str	r1, [r7, #8]
  405cfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  405cfc:	68fb      	ldr	r3, [r7, #12]
  405cfe:	3b04      	subs	r3, #4
  405d00:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  405d02:	68fb      	ldr	r3, [r7, #12]
  405d04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  405d08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  405d0a:	68fb      	ldr	r3, [r7, #12]
  405d0c:	3b04      	subs	r3, #4
  405d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  405d10:	68ba      	ldr	r2, [r7, #8]
  405d12:	68fb      	ldr	r3, [r7, #12]
  405d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  405d16:	68fb      	ldr	r3, [r7, #12]
  405d18:	3b04      	subs	r3, #4
  405d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  405d1c:	68fb      	ldr	r3, [r7, #12]
  405d1e:	2200      	movs	r2, #0
  405d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  405d22:	68fb      	ldr	r3, [r7, #12]
  405d24:	3b14      	subs	r3, #20
  405d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  405d28:	687a      	ldr	r2, [r7, #4]
  405d2a:	68fb      	ldr	r3, [r7, #12]
  405d2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  405d2e:	68fb      	ldr	r3, [r7, #12]
  405d30:	3b20      	subs	r3, #32
  405d32:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  405d34:	68fb      	ldr	r3, [r7, #12]
}
  405d36:	4618      	mov	r0, r3
  405d38:	3714      	adds	r7, #20
  405d3a:	46bd      	mov	sp, r7
  405d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405d40:	4770      	bx	lr
  405d42:	bf00      	nop

00405d44 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  405d44:	4b06      	ldr	r3, [pc, #24]	; (405d60 <pxCurrentTCBConst2>)
  405d46:	6819      	ldr	r1, [r3, #0]
  405d48:	6808      	ldr	r0, [r1, #0]
  405d4a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405d4e:	f380 8809 	msr	PSP, r0
  405d52:	f04f 0000 	mov.w	r0, #0
  405d56:	f380 8811 	msr	BASEPRI, r0
  405d5a:	f04e 0e0d 	orr.w	lr, lr, #13
  405d5e:	4770      	bx	lr

00405d60 <pxCurrentTCBConst2>:
  405d60:	20003d74 	.word	0x20003d74

00405d64 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  405d64:	4803      	ldr	r0, [pc, #12]	; (405d74 <prvPortStartFirstTask+0x10>)
  405d66:	6800      	ldr	r0, [r0, #0]
  405d68:	6800      	ldr	r0, [r0, #0]
  405d6a:	f380 8808 	msr	MSP, r0
  405d6e:	b662      	cpsie	i
  405d70:	df00      	svc	0
  405d72:	bf00      	nop
  405d74:	e000ed08 	.word	0xe000ed08

00405d78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  405d78:	b580      	push	{r7, lr}
  405d7a:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  405d7c:	4b0a      	ldr	r3, [pc, #40]	; (405da8 <xPortStartScheduler+0x30>)
  405d7e:	4a0a      	ldr	r2, [pc, #40]	; (405da8 <xPortStartScheduler+0x30>)
  405d80:	6812      	ldr	r2, [r2, #0]
  405d82:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  405d86:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  405d88:	4b07      	ldr	r3, [pc, #28]	; (405da8 <xPortStartScheduler+0x30>)
  405d8a:	4a07      	ldr	r2, [pc, #28]	; (405da8 <xPortStartScheduler+0x30>)
  405d8c:	6812      	ldr	r2, [r2, #0]
  405d8e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  405d92:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  405d94:	4b05      	ldr	r3, [pc, #20]	; (405dac <xPortStartScheduler+0x34>)
  405d96:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  405d98:	4b05      	ldr	r3, [pc, #20]	; (405db0 <xPortStartScheduler+0x38>)
  405d9a:	2200      	movs	r2, #0
  405d9c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  405d9e:	4b05      	ldr	r3, [pc, #20]	; (405db4 <xPortStartScheduler+0x3c>)
  405da0:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  405da2:	2300      	movs	r3, #0
}
  405da4:	4618      	mov	r0, r3
  405da6:	bd80      	pop	{r7, pc}
  405da8:	e000ed20 	.word	0xe000ed20
  405dac:	00405e99 	.word	0x00405e99
  405db0:	2000013c 	.word	0x2000013c
  405db4:	00405d65 	.word	0x00405d65

00405db8 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  405db8:	b480      	push	{r7}
  405dba:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405dbc:	4b03      	ldr	r3, [pc, #12]	; (405dcc <vPortYieldFromISR+0x14>)
  405dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405dc2:	601a      	str	r2, [r3, #0]
}
  405dc4:	46bd      	mov	sp, r7
  405dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405dca:	4770      	bx	lr
  405dcc:	e000ed04 	.word	0xe000ed04

00405dd0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  405dd0:	b580      	push	{r7, lr}
  405dd2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  405dd4:	4b03      	ldr	r3, [pc, #12]	; (405de4 <vPortEnterCritical+0x14>)
  405dd6:	4798      	blx	r3
	uxCriticalNesting++;
  405dd8:	4b03      	ldr	r3, [pc, #12]	; (405de8 <vPortEnterCritical+0x18>)
  405dda:	681b      	ldr	r3, [r3, #0]
  405ddc:	1c5a      	adds	r2, r3, #1
  405dde:	4b02      	ldr	r3, [pc, #8]	; (405de8 <vPortEnterCritical+0x18>)
  405de0:	601a      	str	r2, [r3, #0]
}
  405de2:	bd80      	pop	{r7, pc}
  405de4:	00405e15 	.word	0x00405e15
  405de8:	2000013c 	.word	0x2000013c

00405dec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  405dec:	b580      	push	{r7, lr}
  405dee:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  405df0:	4b06      	ldr	r3, [pc, #24]	; (405e0c <vPortExitCritical+0x20>)
  405df2:	681b      	ldr	r3, [r3, #0]
  405df4:	1e5a      	subs	r2, r3, #1
  405df6:	4b05      	ldr	r3, [pc, #20]	; (405e0c <vPortExitCritical+0x20>)
  405df8:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  405dfa:	4b04      	ldr	r3, [pc, #16]	; (405e0c <vPortExitCritical+0x20>)
  405dfc:	681b      	ldr	r3, [r3, #0]
  405dfe:	2b00      	cmp	r3, #0
  405e00:	d102      	bne.n	405e08 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  405e02:	2000      	movs	r0, #0
  405e04:	4b02      	ldr	r3, [pc, #8]	; (405e10 <vPortExitCritical+0x24>)
  405e06:	4798      	blx	r3
	}
}
  405e08:	bd80      	pop	{r7, pc}
  405e0a:	bf00      	nop
  405e0c:	2000013c 	.word	0x2000013c
  405e10:	00405e29 	.word	0x00405e29

00405e14 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  405e14:	f3ef 8011 	mrs	r0, BASEPRI
  405e18:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  405e1c:	f381 8811 	msr	BASEPRI, r1
  405e20:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  405e22:	2300      	movs	r3, #0
}
  405e24:	4618      	mov	r0, r3
  405e26:	bf00      	nop

00405e28 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  405e28:	f380 8811 	msr	BASEPRI, r0
  405e2c:	4770      	bx	lr
  405e2e:	bf00      	nop

00405e30 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  405e30:	f3ef 8009 	mrs	r0, PSP
  405e34:	4b0c      	ldr	r3, [pc, #48]	; (405e68 <pxCurrentTCBConst>)
  405e36:	681a      	ldr	r2, [r3, #0]
  405e38:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405e3c:	6010      	str	r0, [r2, #0]
  405e3e:	e92d 4008 	stmdb	sp!, {r3, lr}
  405e42:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  405e46:	f380 8811 	msr	BASEPRI, r0
  405e4a:	f001 f9dd 	bl	407208 <vTaskSwitchContext>
  405e4e:	f04f 0000 	mov.w	r0, #0
  405e52:	f380 8811 	msr	BASEPRI, r0
  405e56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  405e5a:	6819      	ldr	r1, [r3, #0]
  405e5c:	6808      	ldr	r0, [r1, #0]
  405e5e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405e62:	f380 8809 	msr	PSP, r0
  405e66:	4770      	bx	lr

00405e68 <pxCurrentTCBConst>:
  405e68:	20003d74 	.word	0x20003d74

00405e6c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  405e6c:	b580      	push	{r7, lr}
  405e6e:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405e70:	4b05      	ldr	r3, [pc, #20]	; (405e88 <SysTick_Handler+0x1c>)
  405e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  405e76:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  405e78:	4b04      	ldr	r3, [pc, #16]	; (405e8c <SysTick_Handler+0x20>)
  405e7a:	4798      	blx	r3
	{
		vTaskIncrementTick();
  405e7c:	4b04      	ldr	r3, [pc, #16]	; (405e90 <SysTick_Handler+0x24>)
  405e7e:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  405e80:	2000      	movs	r0, #0
  405e82:	4b04      	ldr	r3, [pc, #16]	; (405e94 <SysTick_Handler+0x28>)
  405e84:	4798      	blx	r3
}
  405e86:	bd80      	pop	{r7, pc}
  405e88:	e000ed04 	.word	0xe000ed04
  405e8c:	00405e15 	.word	0x00405e15
  405e90:	004070ad 	.word	0x004070ad
  405e94:	00405e29 	.word	0x00405e29

00405e98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  405e98:	b598      	push	{r3, r4, r7, lr}
  405e9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  405e9c:	4c06      	ldr	r4, [pc, #24]	; (405eb8 <vPortSetupTimerInterrupt+0x20>)
  405e9e:	4b07      	ldr	r3, [pc, #28]	; (405ebc <vPortSetupTimerInterrupt+0x24>)
  405ea0:	4798      	blx	r3
  405ea2:	4602      	mov	r2, r0
  405ea4:	4b06      	ldr	r3, [pc, #24]	; (405ec0 <vPortSetupTimerInterrupt+0x28>)
  405ea6:	fba3 1302 	umull	r1, r3, r3, r2
  405eaa:	099b      	lsrs	r3, r3, #6
  405eac:	3b01      	subs	r3, #1
  405eae:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  405eb0:	4b04      	ldr	r3, [pc, #16]	; (405ec4 <vPortSetupTimerInterrupt+0x2c>)
  405eb2:	2207      	movs	r2, #7
  405eb4:	601a      	str	r2, [r3, #0]
}
  405eb6:	bd98      	pop	{r3, r4, r7, pc}
  405eb8:	e000e014 	.word	0xe000e014
  405ebc:	00405cdd 	.word	0x00405cdd
  405ec0:	10624dd3 	.word	0x10624dd3
  405ec4:	e000e010 	.word	0xe000e010

00405ec8 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  405ec8:	b580      	push	{r7, lr}
  405eca:	b086      	sub	sp, #24
  405ecc:	af00      	add	r7, sp, #0
  405ece:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  405ed0:	2300      	movs	r3, #0
  405ed2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  405ed4:	4b36      	ldr	r3, [pc, #216]	; (405fb0 <pvPortMalloc+0xe8>)
  405ed6:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  405ed8:	4b36      	ldr	r3, [pc, #216]	; (405fb4 <pvPortMalloc+0xec>)
  405eda:	681b      	ldr	r3, [r3, #0]
  405edc:	2b00      	cmp	r3, #0
  405ede:	d101      	bne.n	405ee4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  405ee0:	4b35      	ldr	r3, [pc, #212]	; (405fb8 <pvPortMalloc+0xf0>)
  405ee2:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  405ee4:	687b      	ldr	r3, [r7, #4]
  405ee6:	2b00      	cmp	r3, #0
  405ee8:	d00d      	beq.n	405f06 <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  405eea:	2310      	movs	r3, #16
  405eec:	687a      	ldr	r2, [r7, #4]
  405eee:	4413      	add	r3, r2
  405ef0:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  405ef2:	687b      	ldr	r3, [r7, #4]
  405ef4:	f003 0307 	and.w	r3, r3, #7
  405ef8:	2b00      	cmp	r3, #0
  405efa:	d004      	beq.n	405f06 <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  405efc:	687b      	ldr	r3, [r7, #4]
  405efe:	f023 0307 	bic.w	r3, r3, #7
  405f02:	3308      	adds	r3, #8
  405f04:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  405f06:	687b      	ldr	r3, [r7, #4]
  405f08:	2b00      	cmp	r3, #0
  405f0a:	d045      	beq.n	405f98 <pvPortMalloc+0xd0>
  405f0c:	f243 03f0 	movw	r3, #12528	; 0x30f0
  405f10:	687a      	ldr	r2, [r7, #4]
  405f12:	429a      	cmp	r2, r3
  405f14:	d240      	bcs.n	405f98 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  405f16:	4b29      	ldr	r3, [pc, #164]	; (405fbc <pvPortMalloc+0xf4>)
  405f18:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  405f1a:	4b28      	ldr	r3, [pc, #160]	; (405fbc <pvPortMalloc+0xf4>)
  405f1c:	681b      	ldr	r3, [r3, #0]
  405f1e:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405f20:	e004      	b.n	405f2c <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  405f22:	697b      	ldr	r3, [r7, #20]
  405f24:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  405f26:	697b      	ldr	r3, [r7, #20]
  405f28:	681b      	ldr	r3, [r3, #0]
  405f2a:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405f2c:	697b      	ldr	r3, [r7, #20]
  405f2e:	685a      	ldr	r2, [r3, #4]
  405f30:	687b      	ldr	r3, [r7, #4]
  405f32:	429a      	cmp	r2, r3
  405f34:	d203      	bcs.n	405f3e <pvPortMalloc+0x76>
  405f36:	697b      	ldr	r3, [r7, #20]
  405f38:	681b      	ldr	r3, [r3, #0]
  405f3a:	2b00      	cmp	r3, #0
  405f3c:	d1f1      	bne.n	405f22 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  405f3e:	4b1d      	ldr	r3, [pc, #116]	; (405fb4 <pvPortMalloc+0xec>)
  405f40:	681b      	ldr	r3, [r3, #0]
  405f42:	697a      	ldr	r2, [r7, #20]
  405f44:	429a      	cmp	r2, r3
  405f46:	d027      	beq.n	405f98 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  405f48:	693b      	ldr	r3, [r7, #16]
  405f4a:	681a      	ldr	r2, [r3, #0]
  405f4c:	2310      	movs	r3, #16
  405f4e:	4413      	add	r3, r2
  405f50:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  405f52:	697b      	ldr	r3, [r7, #20]
  405f54:	681a      	ldr	r2, [r3, #0]
  405f56:	693b      	ldr	r3, [r7, #16]
  405f58:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  405f5a:	697b      	ldr	r3, [r7, #20]
  405f5c:	685a      	ldr	r2, [r3, #4]
  405f5e:	687b      	ldr	r3, [r7, #4]
  405f60:	1ad2      	subs	r2, r2, r3
  405f62:	2310      	movs	r3, #16
  405f64:	005b      	lsls	r3, r3, #1
  405f66:	429a      	cmp	r2, r3
  405f68:	d90f      	bls.n	405f8a <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  405f6a:	697a      	ldr	r2, [r7, #20]
  405f6c:	687b      	ldr	r3, [r7, #4]
  405f6e:	4413      	add	r3, r2
  405f70:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  405f72:	697b      	ldr	r3, [r7, #20]
  405f74:	685a      	ldr	r2, [r3, #4]
  405f76:	687b      	ldr	r3, [r7, #4]
  405f78:	1ad2      	subs	r2, r2, r3
  405f7a:	68bb      	ldr	r3, [r7, #8]
  405f7c:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  405f7e:	697b      	ldr	r3, [r7, #20]
  405f80:	687a      	ldr	r2, [r7, #4]
  405f82:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  405f84:	68b8      	ldr	r0, [r7, #8]
  405f86:	4b0e      	ldr	r3, [pc, #56]	; (405fc0 <pvPortMalloc+0xf8>)
  405f88:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  405f8a:	4b0e      	ldr	r3, [pc, #56]	; (405fc4 <pvPortMalloc+0xfc>)
  405f8c:	681a      	ldr	r2, [r3, #0]
  405f8e:	697b      	ldr	r3, [r7, #20]
  405f90:	685b      	ldr	r3, [r3, #4]
  405f92:	1ad2      	subs	r2, r2, r3
  405f94:	4b0b      	ldr	r3, [pc, #44]	; (405fc4 <pvPortMalloc+0xfc>)
  405f96:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  405f98:	4b0b      	ldr	r3, [pc, #44]	; (405fc8 <pvPortMalloc+0x100>)
  405f9a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  405f9c:	68fb      	ldr	r3, [r7, #12]
  405f9e:	2b00      	cmp	r3, #0
  405fa0:	d101      	bne.n	405fa6 <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  405fa2:	4b0a      	ldr	r3, [pc, #40]	; (405fcc <pvPortMalloc+0x104>)
  405fa4:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  405fa6:	68fb      	ldr	r3, [r7, #12]
}
  405fa8:	4618      	mov	r0, r3
  405faa:	3718      	adds	r7, #24
  405fac:	46bd      	mov	sp, r7
  405fae:	bd80      	pop	{r7, pc}
  405fb0:	00406f45 	.word	0x00406f45
  405fb4:	20003d70 	.word	0x20003d70
  405fb8:	00406025 	.word	0x00406025
  405fbc:	20003d68 	.word	0x20003d68
  405fc0:	004060b5 	.word	0x004060b5
  405fc4:	20000140 	.word	0x20000140
  405fc8:	00406f61 	.word	0x00406f61
  405fcc:	0040891d 	.word	0x0040891d

00405fd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  405fd0:	b580      	push	{r7, lr}
  405fd2:	b084      	sub	sp, #16
  405fd4:	af00      	add	r7, sp, #0
  405fd6:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  405fd8:	687b      	ldr	r3, [r7, #4]
  405fda:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  405fdc:	687b      	ldr	r3, [r7, #4]
  405fde:	2b00      	cmp	r3, #0
  405fe0:	d014      	beq.n	40600c <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  405fe2:	2310      	movs	r3, #16
  405fe4:	425b      	negs	r3, r3
  405fe6:	68fa      	ldr	r2, [r7, #12]
  405fe8:	4413      	add	r3, r2
  405fea:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  405fec:	68fb      	ldr	r3, [r7, #12]
  405fee:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  405ff0:	4b08      	ldr	r3, [pc, #32]	; (406014 <vPortFree+0x44>)
  405ff2:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  405ff4:	68bb      	ldr	r3, [r7, #8]
  405ff6:	685a      	ldr	r2, [r3, #4]
  405ff8:	4b07      	ldr	r3, [pc, #28]	; (406018 <vPortFree+0x48>)
  405ffa:	681b      	ldr	r3, [r3, #0]
  405ffc:	441a      	add	r2, r3
  405ffe:	4b06      	ldr	r3, [pc, #24]	; (406018 <vPortFree+0x48>)
  406000:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  406002:	68b8      	ldr	r0, [r7, #8]
  406004:	4b05      	ldr	r3, [pc, #20]	; (40601c <vPortFree+0x4c>)
  406006:	4798      	blx	r3
		}
		xTaskResumeAll();
  406008:	4b05      	ldr	r3, [pc, #20]	; (406020 <vPortFree+0x50>)
  40600a:	4798      	blx	r3
	}
}
  40600c:	3710      	adds	r7, #16
  40600e:	46bd      	mov	sp, r7
  406010:	bd80      	pop	{r7, pc}
  406012:	bf00      	nop
  406014:	00406f45 	.word	0x00406f45
  406018:	20000140 	.word	0x20000140
  40601c:	004060b5 	.word	0x004060b5
  406020:	00406f61 	.word	0x00406f61

00406024 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  406024:	b580      	push	{r7, lr}
  406026:	b082      	sub	sp, #8
  406028:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40602a:	4b1d      	ldr	r3, [pc, #116]	; (4060a0 <prvHeapInit+0x7c>)
  40602c:	4a1d      	ldr	r2, [pc, #116]	; (4060a4 <prvHeapInit+0x80>)
  40602e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  406030:	4b1b      	ldr	r3, [pc, #108]	; (4060a0 <prvHeapInit+0x7c>)
  406032:	2200      	movs	r2, #0
  406034:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  406036:	f243 02f0 	movw	r2, #12528	; 0x30f0
  40603a:	4b1a      	ldr	r3, [pc, #104]	; (4060a4 <prvHeapInit+0x80>)
  40603c:	4413      	add	r3, r2
  40603e:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  406040:	2310      	movs	r3, #16
  406042:	425b      	negs	r3, r3
  406044:	687a      	ldr	r2, [r7, #4]
  406046:	4413      	add	r3, r2
  406048:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  40604a:	4b17      	ldr	r3, [pc, #92]	; (4060a8 <prvHeapInit+0x84>)
  40604c:	687a      	ldr	r2, [r7, #4]
  40604e:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  406050:	4b15      	ldr	r3, [pc, #84]	; (4060a8 <prvHeapInit+0x84>)
  406052:	681b      	ldr	r3, [r3, #0]
  406054:	f003 0307 	and.w	r3, r3, #7
  406058:	2b00      	cmp	r3, #0
  40605a:	d003      	beq.n	406064 <prvHeapInit+0x40>
  40605c:	4b13      	ldr	r3, [pc, #76]	; (4060ac <prvHeapInit+0x88>)
  40605e:	4798      	blx	r3
  406060:	bf00      	nop
  406062:	e7fd      	b.n	406060 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  406064:	4b10      	ldr	r3, [pc, #64]	; (4060a8 <prvHeapInit+0x84>)
  406066:	681b      	ldr	r3, [r3, #0]
  406068:	2200      	movs	r2, #0
  40606a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  40606c:	4b0e      	ldr	r3, [pc, #56]	; (4060a8 <prvHeapInit+0x84>)
  40606e:	681b      	ldr	r3, [r3, #0]
  406070:	2200      	movs	r2, #0
  406072:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  406074:	4b0b      	ldr	r3, [pc, #44]	; (4060a4 <prvHeapInit+0x80>)
  406076:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  406078:	f243 02f0 	movw	r2, #12528	; 0x30f0
  40607c:	2310      	movs	r3, #16
  40607e:	1ad2      	subs	r2, r2, r3
  406080:	683b      	ldr	r3, [r7, #0]
  406082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  406084:	4b08      	ldr	r3, [pc, #32]	; (4060a8 <prvHeapInit+0x84>)
  406086:	681a      	ldr	r2, [r3, #0]
  406088:	683b      	ldr	r3, [r7, #0]
  40608a:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40608c:	4b08      	ldr	r3, [pc, #32]	; (4060b0 <prvHeapInit+0x8c>)
  40608e:	681a      	ldr	r2, [r3, #0]
  406090:	2310      	movs	r3, #16
  406092:	1ad2      	subs	r2, r2, r3
  406094:	4b06      	ldr	r3, [pc, #24]	; (4060b0 <prvHeapInit+0x8c>)
  406096:	601a      	str	r2, [r3, #0]
}
  406098:	3708      	adds	r7, #8
  40609a:	46bd      	mov	sp, r7
  40609c:	bd80      	pop	{r7, pc}
  40609e:	bf00      	nop
  4060a0:	20003d68 	.word	0x20003d68
  4060a4:	20000c78 	.word	0x20000c78
  4060a8:	20003d70 	.word	0x20003d70
  4060ac:	00405e15 	.word	0x00405e15
  4060b0:	20000140 	.word	0x20000140

004060b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4060b4:	b480      	push	{r7}
  4060b6:	b085      	sub	sp, #20
  4060b8:	af00      	add	r7, sp, #0
  4060ba:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4060bc:	4b27      	ldr	r3, [pc, #156]	; (40615c <prvInsertBlockIntoFreeList+0xa8>)
  4060be:	60fb      	str	r3, [r7, #12]
  4060c0:	e002      	b.n	4060c8 <prvInsertBlockIntoFreeList+0x14>
  4060c2:	68fb      	ldr	r3, [r7, #12]
  4060c4:	681b      	ldr	r3, [r3, #0]
  4060c6:	60fb      	str	r3, [r7, #12]
  4060c8:	68fb      	ldr	r3, [r7, #12]
  4060ca:	681a      	ldr	r2, [r3, #0]
  4060cc:	687b      	ldr	r3, [r7, #4]
  4060ce:	429a      	cmp	r2, r3
  4060d0:	d3f7      	bcc.n	4060c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  4060d2:	68fb      	ldr	r3, [r7, #12]
  4060d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4060d6:	68fb      	ldr	r3, [r7, #12]
  4060d8:	685b      	ldr	r3, [r3, #4]
  4060da:	68ba      	ldr	r2, [r7, #8]
  4060dc:	441a      	add	r2, r3
  4060de:	687b      	ldr	r3, [r7, #4]
  4060e0:	429a      	cmp	r2, r3
  4060e2:	d108      	bne.n	4060f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  4060e4:	68fb      	ldr	r3, [r7, #12]
  4060e6:	685a      	ldr	r2, [r3, #4]
  4060e8:	687b      	ldr	r3, [r7, #4]
  4060ea:	685b      	ldr	r3, [r3, #4]
  4060ec:	441a      	add	r2, r3
  4060ee:	68fb      	ldr	r3, [r7, #12]
  4060f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  4060f2:	68fb      	ldr	r3, [r7, #12]
  4060f4:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  4060f6:	687b      	ldr	r3, [r7, #4]
  4060f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  4060fa:	687b      	ldr	r3, [r7, #4]
  4060fc:	685b      	ldr	r3, [r3, #4]
  4060fe:	68ba      	ldr	r2, [r7, #8]
  406100:	441a      	add	r2, r3
  406102:	68fb      	ldr	r3, [r7, #12]
  406104:	681b      	ldr	r3, [r3, #0]
  406106:	429a      	cmp	r2, r3
  406108:	d118      	bne.n	40613c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  40610a:	68fb      	ldr	r3, [r7, #12]
  40610c:	681a      	ldr	r2, [r3, #0]
  40610e:	4b14      	ldr	r3, [pc, #80]	; (406160 <prvInsertBlockIntoFreeList+0xac>)
  406110:	681b      	ldr	r3, [r3, #0]
  406112:	429a      	cmp	r2, r3
  406114:	d00d      	beq.n	406132 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  406116:	687b      	ldr	r3, [r7, #4]
  406118:	685a      	ldr	r2, [r3, #4]
  40611a:	68fb      	ldr	r3, [r7, #12]
  40611c:	681b      	ldr	r3, [r3, #0]
  40611e:	685b      	ldr	r3, [r3, #4]
  406120:	441a      	add	r2, r3
  406122:	687b      	ldr	r3, [r7, #4]
  406124:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  406126:	68fb      	ldr	r3, [r7, #12]
  406128:	681b      	ldr	r3, [r3, #0]
  40612a:	681a      	ldr	r2, [r3, #0]
  40612c:	687b      	ldr	r3, [r7, #4]
  40612e:	601a      	str	r2, [r3, #0]
  406130:	e008      	b.n	406144 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  406132:	4b0b      	ldr	r3, [pc, #44]	; (406160 <prvInsertBlockIntoFreeList+0xac>)
  406134:	681a      	ldr	r2, [r3, #0]
  406136:	687b      	ldr	r3, [r7, #4]
  406138:	601a      	str	r2, [r3, #0]
  40613a:	e003      	b.n	406144 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  40613c:	68fb      	ldr	r3, [r7, #12]
  40613e:	681a      	ldr	r2, [r3, #0]
  406140:	687b      	ldr	r3, [r7, #4]
  406142:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  406144:	68fa      	ldr	r2, [r7, #12]
  406146:	687b      	ldr	r3, [r7, #4]
  406148:	429a      	cmp	r2, r3
  40614a:	d002      	beq.n	406152 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  40614c:	68fb      	ldr	r3, [r7, #12]
  40614e:	687a      	ldr	r2, [r7, #4]
  406150:	601a      	str	r2, [r3, #0]
	}
}
  406152:	3714      	adds	r7, #20
  406154:	46bd      	mov	sp, r7
  406156:	f85d 7b04 	ldr.w	r7, [sp], #4
  40615a:	4770      	bx	lr
  40615c:	20003d68 	.word	0x20003d68
  406160:	20003d70 	.word	0x20003d70

00406164 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  406164:	b580      	push	{r7, lr}
  406166:	b082      	sub	sp, #8
  406168:	af00      	add	r7, sp, #0
  40616a:	6078      	str	r0, [r7, #4]
  40616c:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  40616e:	687b      	ldr	r3, [r7, #4]
  406170:	2b00      	cmp	r3, #0
  406172:	d103      	bne.n	40617c <xQueueGenericReset+0x18>
  406174:	4b27      	ldr	r3, [pc, #156]	; (406214 <xQueueGenericReset+0xb0>)
  406176:	4798      	blx	r3
  406178:	bf00      	nop
  40617a:	e7fd      	b.n	406178 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  40617c:	4b26      	ldr	r3, [pc, #152]	; (406218 <xQueueGenericReset+0xb4>)
  40617e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  406180:	687b      	ldr	r3, [r7, #4]
  406182:	681a      	ldr	r2, [r3, #0]
  406184:	687b      	ldr	r3, [r7, #4]
  406186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406188:	6879      	ldr	r1, [r7, #4]
  40618a:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40618c:	fb01 f303 	mul.w	r3, r1, r3
  406190:	441a      	add	r2, r3
  406192:	687b      	ldr	r3, [r7, #4]
  406194:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  406196:	687b      	ldr	r3, [r7, #4]
  406198:	2200      	movs	r2, #0
  40619a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40619c:	687b      	ldr	r3, [r7, #4]
  40619e:	681a      	ldr	r2, [r3, #0]
  4061a0:	687b      	ldr	r3, [r7, #4]
  4061a2:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4061a4:	687b      	ldr	r3, [r7, #4]
  4061a6:	681a      	ldr	r2, [r3, #0]
  4061a8:	687b      	ldr	r3, [r7, #4]
  4061aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4061ac:	3b01      	subs	r3, #1
  4061ae:	6879      	ldr	r1, [r7, #4]
  4061b0:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4061b2:	fb01 f303 	mul.w	r3, r1, r3
  4061b6:	441a      	add	r2, r3
  4061b8:	687b      	ldr	r3, [r7, #4]
  4061ba:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4061bc:	687b      	ldr	r3, [r7, #4]
  4061be:	f04f 32ff 	mov.w	r2, #4294967295
  4061c2:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4061c4:	687b      	ldr	r3, [r7, #4]
  4061c6:	f04f 32ff 	mov.w	r2, #4294967295
  4061ca:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4061cc:	683b      	ldr	r3, [r7, #0]
  4061ce:	2b00      	cmp	r3, #0
  4061d0:	d10e      	bne.n	4061f0 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4061d2:	687b      	ldr	r3, [r7, #4]
  4061d4:	691b      	ldr	r3, [r3, #16]
  4061d6:	2b00      	cmp	r3, #0
  4061d8:	d014      	beq.n	406204 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4061da:	687b      	ldr	r3, [r7, #4]
  4061dc:	3310      	adds	r3, #16
  4061de:	4618      	mov	r0, r3
  4061e0:	4b0e      	ldr	r3, [pc, #56]	; (40621c <xQueueGenericReset+0xb8>)
  4061e2:	4798      	blx	r3
  4061e4:	4603      	mov	r3, r0
  4061e6:	2b01      	cmp	r3, #1
  4061e8:	d10c      	bne.n	406204 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  4061ea:	4b0d      	ldr	r3, [pc, #52]	; (406220 <xQueueGenericReset+0xbc>)
  4061ec:	4798      	blx	r3
  4061ee:	e009      	b.n	406204 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4061f0:	687b      	ldr	r3, [r7, #4]
  4061f2:	3310      	adds	r3, #16
  4061f4:	4618      	mov	r0, r3
  4061f6:	4b0b      	ldr	r3, [pc, #44]	; (406224 <xQueueGenericReset+0xc0>)
  4061f8:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4061fa:	687b      	ldr	r3, [r7, #4]
  4061fc:	3324      	adds	r3, #36	; 0x24
  4061fe:	4618      	mov	r0, r3
  406200:	4b08      	ldr	r3, [pc, #32]	; (406224 <xQueueGenericReset+0xc0>)
  406202:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  406204:	4b08      	ldr	r3, [pc, #32]	; (406228 <xQueueGenericReset+0xc4>)
  406206:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  406208:	2301      	movs	r3, #1
}
  40620a:	4618      	mov	r0, r3
  40620c:	3708      	adds	r7, #8
  40620e:	46bd      	mov	sp, r7
  406210:	bd80      	pop	{r7, pc}
  406212:	bf00      	nop
  406214:	00405e15 	.word	0x00405e15
  406218:	00405dd1 	.word	0x00405dd1
  40621c:	004073b5 	.word	0x004073b5
  406220:	00405db9 	.word	0x00405db9
  406224:	00405ae5 	.word	0x00405ae5
  406228:	00405ded 	.word	0x00405ded

0040622c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  40622c:	b580      	push	{r7, lr}
  40622e:	b088      	sub	sp, #32
  406230:	af00      	add	r7, sp, #0
  406232:	60f8      	str	r0, [r7, #12]
  406234:	60b9      	str	r1, [r7, #8]
  406236:	4613      	mov	r3, r2
  406238:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  40623a:	2300      	movs	r3, #0
  40623c:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  40623e:	68fb      	ldr	r3, [r7, #12]
  406240:	2b00      	cmp	r3, #0
  406242:	d02a      	beq.n	40629a <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406244:	2050      	movs	r0, #80	; 0x50
  406246:	4b1b      	ldr	r3, [pc, #108]	; (4062b4 <xQueueGenericCreate+0x88>)
  406248:	4798      	blx	r3
  40624a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  40624c:	69bb      	ldr	r3, [r7, #24]
  40624e:	2b00      	cmp	r3, #0
  406250:	d023      	beq.n	40629a <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  406252:	68fb      	ldr	r3, [r7, #12]
  406254:	68ba      	ldr	r2, [r7, #8]
  406256:	fb02 f303 	mul.w	r3, r2, r3
  40625a:	3301      	adds	r3, #1
  40625c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  40625e:	6978      	ldr	r0, [r7, #20]
  406260:	4b14      	ldr	r3, [pc, #80]	; (4062b4 <xQueueGenericCreate+0x88>)
  406262:	4798      	blx	r3
  406264:	4602      	mov	r2, r0
  406266:	69bb      	ldr	r3, [r7, #24]
  406268:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  40626a:	69bb      	ldr	r3, [r7, #24]
  40626c:	681b      	ldr	r3, [r3, #0]
  40626e:	2b00      	cmp	r3, #0
  406270:	d010      	beq.n	406294 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  406272:	69bb      	ldr	r3, [r7, #24]
  406274:	68fa      	ldr	r2, [r7, #12]
  406276:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  406278:	69bb      	ldr	r3, [r7, #24]
  40627a:	68ba      	ldr	r2, [r7, #8]
  40627c:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  40627e:	69b8      	ldr	r0, [r7, #24]
  406280:	2101      	movs	r1, #1
  406282:	4b0d      	ldr	r3, [pc, #52]	; (4062b8 <xQueueGenericCreate+0x8c>)
  406284:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  406286:	69bb      	ldr	r3, [r7, #24]
  406288:	79fa      	ldrb	r2, [r7, #7]
  40628a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  40628e:	69bb      	ldr	r3, [r7, #24]
  406290:	61fb      	str	r3, [r7, #28]
  406292:	e002      	b.n	40629a <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  406294:	69b8      	ldr	r0, [r7, #24]
  406296:	4b09      	ldr	r3, [pc, #36]	; (4062bc <xQueueGenericCreate+0x90>)
  406298:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  40629a:	69fb      	ldr	r3, [r7, #28]
  40629c:	2b00      	cmp	r3, #0
  40629e:	d103      	bne.n	4062a8 <xQueueGenericCreate+0x7c>
  4062a0:	4b07      	ldr	r3, [pc, #28]	; (4062c0 <xQueueGenericCreate+0x94>)
  4062a2:	4798      	blx	r3
  4062a4:	bf00      	nop
  4062a6:	e7fd      	b.n	4062a4 <xQueueGenericCreate+0x78>

	return xReturn;
  4062a8:	69fb      	ldr	r3, [r7, #28]
}
  4062aa:	4618      	mov	r0, r3
  4062ac:	3720      	adds	r7, #32
  4062ae:	46bd      	mov	sp, r7
  4062b0:	bd80      	pop	{r7, pc}
  4062b2:	bf00      	nop
  4062b4:	00405ec9 	.word	0x00405ec9
  4062b8:	00406165 	.word	0x00406165
  4062bc:	00405fd1 	.word	0x00405fd1
  4062c0:	00405e15 	.word	0x00405e15

004062c4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  4062c4:	b590      	push	{r4, r7, lr}
  4062c6:	b085      	sub	sp, #20
  4062c8:	af00      	add	r7, sp, #0
  4062ca:	4603      	mov	r3, r0
  4062cc:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4062ce:	2050      	movs	r0, #80	; 0x50
  4062d0:	4b21      	ldr	r3, [pc, #132]	; (406358 <xQueueCreateMutex+0x94>)
  4062d2:	4798      	blx	r3
  4062d4:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  4062d6:	68fb      	ldr	r3, [r7, #12]
  4062d8:	2b00      	cmp	r3, #0
  4062da:	d030      	beq.n	40633e <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  4062dc:	68fb      	ldr	r3, [r7, #12]
  4062de:	2200      	movs	r2, #0
  4062e0:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  4062e2:	68fb      	ldr	r3, [r7, #12]
  4062e4:	2200      	movs	r2, #0
  4062e6:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  4062e8:	68fb      	ldr	r3, [r7, #12]
  4062ea:	2200      	movs	r2, #0
  4062ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  4062ee:	68fb      	ldr	r3, [r7, #12]
  4062f0:	2200      	movs	r2, #0
  4062f2:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4062f4:	68fb      	ldr	r3, [r7, #12]
  4062f6:	2200      	movs	r2, #0
  4062f8:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  4062fa:	68fb      	ldr	r3, [r7, #12]
  4062fc:	2201      	movs	r2, #1
  4062fe:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  406300:	68fb      	ldr	r3, [r7, #12]
  406302:	2200      	movs	r2, #0
  406304:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  406306:	68fb      	ldr	r3, [r7, #12]
  406308:	f04f 32ff 	mov.w	r2, #4294967295
  40630c:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  40630e:	68fb      	ldr	r3, [r7, #12]
  406310:	f04f 32ff 	mov.w	r2, #4294967295
  406314:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  406316:	68fb      	ldr	r3, [r7, #12]
  406318:	79fa      	ldrb	r2, [r7, #7]
  40631a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  40631e:	68fb      	ldr	r3, [r7, #12]
  406320:	3310      	adds	r3, #16
  406322:	4618      	mov	r0, r3
  406324:	4b0d      	ldr	r3, [pc, #52]	; (40635c <xQueueCreateMutex+0x98>)
  406326:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  406328:	68fb      	ldr	r3, [r7, #12]
  40632a:	3324      	adds	r3, #36	; 0x24
  40632c:	4618      	mov	r0, r3
  40632e:	4b0b      	ldr	r3, [pc, #44]	; (40635c <xQueueCreateMutex+0x98>)
  406330:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  406332:	68f8      	ldr	r0, [r7, #12]
  406334:	2100      	movs	r1, #0
  406336:	2200      	movs	r2, #0
  406338:	2300      	movs	r3, #0
  40633a:	4c09      	ldr	r4, [pc, #36]	; (406360 <xQueueCreateMutex+0x9c>)
  40633c:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  40633e:	68fb      	ldr	r3, [r7, #12]
  406340:	2b00      	cmp	r3, #0
  406342:	d103      	bne.n	40634c <xQueueCreateMutex+0x88>
  406344:	4b07      	ldr	r3, [pc, #28]	; (406364 <xQueueCreateMutex+0xa0>)
  406346:	4798      	blx	r3
  406348:	bf00      	nop
  40634a:	e7fd      	b.n	406348 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  40634c:	68fb      	ldr	r3, [r7, #12]
	}
  40634e:	4618      	mov	r0, r3
  406350:	3714      	adds	r7, #20
  406352:	46bd      	mov	sp, r7
  406354:	bd90      	pop	{r4, r7, pc}
  406356:	bf00      	nop
  406358:	00405ec9 	.word	0x00405ec9
  40635c:	00405ae5 	.word	0x00405ae5
  406360:	004063ad 	.word	0x004063ad
  406364:	00405e15 	.word	0x00405e15

00406368 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  406368:	b580      	push	{r7, lr}
  40636a:	b084      	sub	sp, #16
  40636c:	af00      	add	r7, sp, #0
  40636e:	6078      	str	r0, [r7, #4]
  406370:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  406372:	6878      	ldr	r0, [r7, #4]
  406374:	2100      	movs	r1, #0
  406376:	2202      	movs	r2, #2
  406378:	4b0a      	ldr	r3, [pc, #40]	; (4063a4 <xQueueCreateCountingSemaphore+0x3c>)
  40637a:	4798      	blx	r3
  40637c:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  40637e:	68fb      	ldr	r3, [r7, #12]
  406380:	2b00      	cmp	r3, #0
  406382:	d002      	beq.n	40638a <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  406384:	68fb      	ldr	r3, [r7, #12]
  406386:	683a      	ldr	r2, [r7, #0]
  406388:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  40638a:	68fb      	ldr	r3, [r7, #12]
  40638c:	2b00      	cmp	r3, #0
  40638e:	d103      	bne.n	406398 <xQueueCreateCountingSemaphore+0x30>
  406390:	4b05      	ldr	r3, [pc, #20]	; (4063a8 <xQueueCreateCountingSemaphore+0x40>)
  406392:	4798      	blx	r3
  406394:	bf00      	nop
  406396:	e7fd      	b.n	406394 <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  406398:	68fb      	ldr	r3, [r7, #12]
	}
  40639a:	4618      	mov	r0, r3
  40639c:	3710      	adds	r7, #16
  40639e:	46bd      	mov	sp, r7
  4063a0:	bd80      	pop	{r7, pc}
  4063a2:	bf00      	nop
  4063a4:	0040622d 	.word	0x0040622d
  4063a8:	00405e15 	.word	0x00405e15

004063ac <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  4063ac:	b580      	push	{r7, lr}
  4063ae:	b088      	sub	sp, #32
  4063b0:	af00      	add	r7, sp, #0
  4063b2:	60f8      	str	r0, [r7, #12]
  4063b4:	60b9      	str	r1, [r7, #8]
  4063b6:	607a      	str	r2, [r7, #4]
  4063b8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4063ba:	2300      	movs	r3, #0
  4063bc:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  4063be:	68fb      	ldr	r3, [r7, #12]
  4063c0:	2b00      	cmp	r3, #0
  4063c2:	d103      	bne.n	4063cc <xQueueGenericSend+0x20>
  4063c4:	4b48      	ldr	r3, [pc, #288]	; (4064e8 <xQueueGenericSend+0x13c>)
  4063c6:	4798      	blx	r3
  4063c8:	bf00      	nop
  4063ca:	e7fd      	b.n	4063c8 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4063cc:	68bb      	ldr	r3, [r7, #8]
  4063ce:	2b00      	cmp	r3, #0
  4063d0:	d103      	bne.n	4063da <xQueueGenericSend+0x2e>
  4063d2:	68fb      	ldr	r3, [r7, #12]
  4063d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4063d6:	2b00      	cmp	r3, #0
  4063d8:	d101      	bne.n	4063de <xQueueGenericSend+0x32>
  4063da:	2301      	movs	r3, #1
  4063dc:	e000      	b.n	4063e0 <xQueueGenericSend+0x34>
  4063de:	2300      	movs	r3, #0
  4063e0:	2b00      	cmp	r3, #0
  4063e2:	d103      	bne.n	4063ec <xQueueGenericSend+0x40>
  4063e4:	4b40      	ldr	r3, [pc, #256]	; (4064e8 <xQueueGenericSend+0x13c>)
  4063e6:	4798      	blx	r3
  4063e8:	bf00      	nop
  4063ea:	e7fd      	b.n	4063e8 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4063ec:	4b3f      	ldr	r3, [pc, #252]	; (4064ec <xQueueGenericSend+0x140>)
  4063ee:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4063f0:	68fb      	ldr	r3, [r7, #12]
  4063f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4063f4:	68fb      	ldr	r3, [r7, #12]
  4063f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4063f8:	429a      	cmp	r2, r3
  4063fa:	d216      	bcs.n	40642a <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4063fc:	68f8      	ldr	r0, [r7, #12]
  4063fe:	68b9      	ldr	r1, [r7, #8]
  406400:	683a      	ldr	r2, [r7, #0]
  406402:	4b3b      	ldr	r3, [pc, #236]	; (4064f0 <xQueueGenericSend+0x144>)
  406404:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406406:	68fb      	ldr	r3, [r7, #12]
  406408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40640a:	2b00      	cmp	r3, #0
  40640c:	d009      	beq.n	406422 <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40640e:	68fb      	ldr	r3, [r7, #12]
  406410:	3324      	adds	r3, #36	; 0x24
  406412:	4618      	mov	r0, r3
  406414:	4b37      	ldr	r3, [pc, #220]	; (4064f4 <xQueueGenericSend+0x148>)
  406416:	4798      	blx	r3
  406418:	4603      	mov	r3, r0
  40641a:	2b01      	cmp	r3, #1
  40641c:	d101      	bne.n	406422 <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  40641e:	4b36      	ldr	r3, [pc, #216]	; (4064f8 <xQueueGenericSend+0x14c>)
  406420:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  406422:	4b36      	ldr	r3, [pc, #216]	; (4064fc <xQueueGenericSend+0x150>)
  406424:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  406426:	2301      	movs	r3, #1
  406428:	e059      	b.n	4064de <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40642a:	687b      	ldr	r3, [r7, #4]
  40642c:	2b00      	cmp	r3, #0
  40642e:	d103      	bne.n	406438 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  406430:	4b32      	ldr	r3, [pc, #200]	; (4064fc <xQueueGenericSend+0x150>)
  406432:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  406434:	2300      	movs	r3, #0
  406436:	e052      	b.n	4064de <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  406438:	69fb      	ldr	r3, [r7, #28]
  40643a:	2b00      	cmp	r3, #0
  40643c:	d106      	bne.n	40644c <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40643e:	f107 0314 	add.w	r3, r7, #20
  406442:	4618      	mov	r0, r3
  406444:	4b2e      	ldr	r3, [pc, #184]	; (406500 <xQueueGenericSend+0x154>)
  406446:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  406448:	2301      	movs	r3, #1
  40644a:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  40644c:	4b2b      	ldr	r3, [pc, #172]	; (4064fc <xQueueGenericSend+0x150>)
  40644e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  406450:	4b2c      	ldr	r3, [pc, #176]	; (406504 <xQueueGenericSend+0x158>)
  406452:	4798      	blx	r3
		prvLockQueue( pxQueue );
  406454:	4b25      	ldr	r3, [pc, #148]	; (4064ec <xQueueGenericSend+0x140>)
  406456:	4798      	blx	r3
  406458:	68fb      	ldr	r3, [r7, #12]
  40645a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40645c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406460:	d102      	bne.n	406468 <xQueueGenericSend+0xbc>
  406462:	68fb      	ldr	r3, [r7, #12]
  406464:	2200      	movs	r2, #0
  406466:	645a      	str	r2, [r3, #68]	; 0x44
  406468:	68fb      	ldr	r3, [r7, #12]
  40646a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40646c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406470:	d102      	bne.n	406478 <xQueueGenericSend+0xcc>
  406472:	68fb      	ldr	r3, [r7, #12]
  406474:	2200      	movs	r2, #0
  406476:	649a      	str	r2, [r3, #72]	; 0x48
  406478:	4b20      	ldr	r3, [pc, #128]	; (4064fc <xQueueGenericSend+0x150>)
  40647a:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40647c:	f107 0214 	add.w	r2, r7, #20
  406480:	1d3b      	adds	r3, r7, #4
  406482:	4610      	mov	r0, r2
  406484:	4619      	mov	r1, r3
  406486:	4b20      	ldr	r3, [pc, #128]	; (406508 <xQueueGenericSend+0x15c>)
  406488:	4798      	blx	r3
  40648a:	4603      	mov	r3, r0
  40648c:	2b00      	cmp	r3, #0
  40648e:	d11e      	bne.n	4064ce <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  406490:	68f8      	ldr	r0, [r7, #12]
  406492:	4b1e      	ldr	r3, [pc, #120]	; (40650c <xQueueGenericSend+0x160>)
  406494:	4798      	blx	r3
  406496:	4603      	mov	r3, r0
  406498:	2b00      	cmp	r3, #0
  40649a:	d012      	beq.n	4064c2 <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40649c:	68fb      	ldr	r3, [r7, #12]
  40649e:	f103 0210 	add.w	r2, r3, #16
  4064a2:	687b      	ldr	r3, [r7, #4]
  4064a4:	4610      	mov	r0, r2
  4064a6:	4619      	mov	r1, r3
  4064a8:	4b19      	ldr	r3, [pc, #100]	; (406510 <xQueueGenericSend+0x164>)
  4064aa:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4064ac:	68f8      	ldr	r0, [r7, #12]
  4064ae:	4b19      	ldr	r3, [pc, #100]	; (406514 <xQueueGenericSend+0x168>)
  4064b0:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4064b2:	4b19      	ldr	r3, [pc, #100]	; (406518 <xQueueGenericSend+0x16c>)
  4064b4:	4798      	blx	r3
  4064b6:	4603      	mov	r3, r0
  4064b8:	2b00      	cmp	r3, #0
  4064ba:	d10f      	bne.n	4064dc <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  4064bc:	4b0e      	ldr	r3, [pc, #56]	; (4064f8 <xQueueGenericSend+0x14c>)
  4064be:	4798      	blx	r3
  4064c0:	e00c      	b.n	4064dc <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4064c2:	68f8      	ldr	r0, [r7, #12]
  4064c4:	4b13      	ldr	r3, [pc, #76]	; (406514 <xQueueGenericSend+0x168>)
  4064c6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4064c8:	4b13      	ldr	r3, [pc, #76]	; (406518 <xQueueGenericSend+0x16c>)
  4064ca:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  4064cc:	e78e      	b.n	4063ec <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4064ce:	68f8      	ldr	r0, [r7, #12]
  4064d0:	4b10      	ldr	r3, [pc, #64]	; (406514 <xQueueGenericSend+0x168>)
  4064d2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4064d4:	4b10      	ldr	r3, [pc, #64]	; (406518 <xQueueGenericSend+0x16c>)
  4064d6:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4064d8:	2300      	movs	r3, #0
  4064da:	e000      	b.n	4064de <xQueueGenericSend+0x132>
		}
	}
  4064dc:	e786      	b.n	4063ec <xQueueGenericSend+0x40>
}
  4064de:	4618      	mov	r0, r3
  4064e0:	3720      	adds	r7, #32
  4064e2:	46bd      	mov	sp, r7
  4064e4:	bd80      	pop	{r7, pc}
  4064e6:	bf00      	nop
  4064e8:	00405e15 	.word	0x00405e15
  4064ec:	00405dd1 	.word	0x00405dd1
  4064f0:	004067b1 	.word	0x004067b1
  4064f4:	004073b5 	.word	0x004073b5
  4064f8:	00405db9 	.word	0x00405db9
  4064fc:	00405ded 	.word	0x00405ded
  406500:	00407471 	.word	0x00407471
  406504:	00406f45 	.word	0x00406f45
  406508:	004074a9 	.word	0x004074a9
  40650c:	0040699d 	.word	0x0040699d
  406510:	004072d5 	.word	0x004072d5
  406514:	004068c1 	.word	0x004068c1
  406518:	00406f61 	.word	0x00406f61

0040651c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  40651c:	b580      	push	{r7, lr}
  40651e:	b086      	sub	sp, #24
  406520:	af00      	add	r7, sp, #0
  406522:	60f8      	str	r0, [r7, #12]
  406524:	60b9      	str	r1, [r7, #8]
  406526:	607a      	str	r2, [r7, #4]
  406528:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  40652a:	68fb      	ldr	r3, [r7, #12]
  40652c:	2b00      	cmp	r3, #0
  40652e:	d103      	bne.n	406538 <xQueueGenericSendFromISR+0x1c>
  406530:	4b25      	ldr	r3, [pc, #148]	; (4065c8 <xQueueGenericSendFromISR+0xac>)
  406532:	4798      	blx	r3
  406534:	bf00      	nop
  406536:	e7fd      	b.n	406534 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406538:	68bb      	ldr	r3, [r7, #8]
  40653a:	2b00      	cmp	r3, #0
  40653c:	d103      	bne.n	406546 <xQueueGenericSendFromISR+0x2a>
  40653e:	68fb      	ldr	r3, [r7, #12]
  406540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406542:	2b00      	cmp	r3, #0
  406544:	d101      	bne.n	40654a <xQueueGenericSendFromISR+0x2e>
  406546:	2301      	movs	r3, #1
  406548:	e000      	b.n	40654c <xQueueGenericSendFromISR+0x30>
  40654a:	2300      	movs	r3, #0
  40654c:	2b00      	cmp	r3, #0
  40654e:	d103      	bne.n	406558 <xQueueGenericSendFromISR+0x3c>
  406550:	4b1d      	ldr	r3, [pc, #116]	; (4065c8 <xQueueGenericSendFromISR+0xac>)
  406552:	4798      	blx	r3
  406554:	bf00      	nop
  406556:	e7fd      	b.n	406554 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  406558:	4b1b      	ldr	r3, [pc, #108]	; (4065c8 <xQueueGenericSendFromISR+0xac>)
  40655a:	4798      	blx	r3
  40655c:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40655e:	68fb      	ldr	r3, [r7, #12]
  406560:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406562:	68fb      	ldr	r3, [r7, #12]
  406564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406566:	429a      	cmp	r2, r3
  406568:	d224      	bcs.n	4065b4 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40656a:	68f8      	ldr	r0, [r7, #12]
  40656c:	68b9      	ldr	r1, [r7, #8]
  40656e:	683a      	ldr	r2, [r7, #0]
  406570:	4b16      	ldr	r3, [pc, #88]	; (4065cc <xQueueGenericSendFromISR+0xb0>)
  406572:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  406574:	68fb      	ldr	r3, [r7, #12]
  406576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406578:	f1b3 3fff 	cmp.w	r3, #4294967295
  40657c:	d112      	bne.n	4065a4 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40657e:	68fb      	ldr	r3, [r7, #12]
  406580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406582:	2b00      	cmp	r3, #0
  406584:	d013      	beq.n	4065ae <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406586:	68fb      	ldr	r3, [r7, #12]
  406588:	3324      	adds	r3, #36	; 0x24
  40658a:	4618      	mov	r0, r3
  40658c:	4b10      	ldr	r3, [pc, #64]	; (4065d0 <xQueueGenericSendFromISR+0xb4>)
  40658e:	4798      	blx	r3
  406590:	4603      	mov	r3, r0
  406592:	2b00      	cmp	r3, #0
  406594:	d00b      	beq.n	4065ae <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  406596:	687b      	ldr	r3, [r7, #4]
  406598:	2b00      	cmp	r3, #0
  40659a:	d008      	beq.n	4065ae <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  40659c:	687b      	ldr	r3, [r7, #4]
  40659e:	2201      	movs	r2, #1
  4065a0:	601a      	str	r2, [r3, #0]
  4065a2:	e004      	b.n	4065ae <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4065a4:	68fb      	ldr	r3, [r7, #12]
  4065a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4065a8:	1c5a      	adds	r2, r3, #1
  4065aa:	68fb      	ldr	r3, [r7, #12]
  4065ac:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  4065ae:	2301      	movs	r3, #1
  4065b0:	617b      	str	r3, [r7, #20]
  4065b2:	e001      	b.n	4065b8 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4065b4:	2300      	movs	r3, #0
  4065b6:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4065b8:	6938      	ldr	r0, [r7, #16]
  4065ba:	4b06      	ldr	r3, [pc, #24]	; (4065d4 <xQueueGenericSendFromISR+0xb8>)
  4065bc:	4798      	blx	r3

	return xReturn;
  4065be:	697b      	ldr	r3, [r7, #20]
}
  4065c0:	4618      	mov	r0, r3
  4065c2:	3718      	adds	r7, #24
  4065c4:	46bd      	mov	sp, r7
  4065c6:	bd80      	pop	{r7, pc}
  4065c8:	00405e15 	.word	0x00405e15
  4065cc:	004067b1 	.word	0x004067b1
  4065d0:	004073b5 	.word	0x004073b5
  4065d4:	00405e29 	.word	0x00405e29

004065d8 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4065d8:	b580      	push	{r7, lr}
  4065da:	b088      	sub	sp, #32
  4065dc:	af00      	add	r7, sp, #0
  4065de:	60f8      	str	r0, [r7, #12]
  4065e0:	60b9      	str	r1, [r7, #8]
  4065e2:	607a      	str	r2, [r7, #4]
  4065e4:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4065e6:	2300      	movs	r3, #0
  4065e8:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  4065ea:	68fb      	ldr	r3, [r7, #12]
  4065ec:	2b00      	cmp	r3, #0
  4065ee:	d103      	bne.n	4065f8 <xQueueGenericReceive+0x20>
  4065f0:	4b60      	ldr	r3, [pc, #384]	; (406774 <xQueueGenericReceive+0x19c>)
  4065f2:	4798      	blx	r3
  4065f4:	bf00      	nop
  4065f6:	e7fd      	b.n	4065f4 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4065f8:	68bb      	ldr	r3, [r7, #8]
  4065fa:	2b00      	cmp	r3, #0
  4065fc:	d103      	bne.n	406606 <xQueueGenericReceive+0x2e>
  4065fe:	68fb      	ldr	r3, [r7, #12]
  406600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406602:	2b00      	cmp	r3, #0
  406604:	d101      	bne.n	40660a <xQueueGenericReceive+0x32>
  406606:	2301      	movs	r3, #1
  406608:	e000      	b.n	40660c <xQueueGenericReceive+0x34>
  40660a:	2300      	movs	r3, #0
  40660c:	2b00      	cmp	r3, #0
  40660e:	d103      	bne.n	406618 <xQueueGenericReceive+0x40>
  406610:	4b58      	ldr	r3, [pc, #352]	; (406774 <xQueueGenericReceive+0x19c>)
  406612:	4798      	blx	r3
  406614:	bf00      	nop
  406616:	e7fd      	b.n	406614 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  406618:	4b57      	ldr	r3, [pc, #348]	; (406778 <xQueueGenericReceive+0x1a0>)
  40661a:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  40661c:	68fb      	ldr	r3, [r7, #12]
  40661e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406620:	2b00      	cmp	r3, #0
  406622:	d03b      	beq.n	40669c <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  406624:	68fb      	ldr	r3, [r7, #12]
  406626:	68db      	ldr	r3, [r3, #12]
  406628:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40662a:	68f8      	ldr	r0, [r7, #12]
  40662c:	68b9      	ldr	r1, [r7, #8]
  40662e:	4b53      	ldr	r3, [pc, #332]	; (40677c <xQueueGenericReceive+0x1a4>)
  406630:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  406632:	683b      	ldr	r3, [r7, #0]
  406634:	2b00      	cmp	r3, #0
  406636:	d11c      	bne.n	406672 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  406638:	68fb      	ldr	r3, [r7, #12]
  40663a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40663c:	1e5a      	subs	r2, r3, #1
  40663e:	68fb      	ldr	r3, [r7, #12]
  406640:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406642:	68fb      	ldr	r3, [r7, #12]
  406644:	681b      	ldr	r3, [r3, #0]
  406646:	2b00      	cmp	r3, #0
  406648:	d104      	bne.n	406654 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  40664a:	4b4d      	ldr	r3, [pc, #308]	; (406780 <xQueueGenericReceive+0x1a8>)
  40664c:	4798      	blx	r3
  40664e:	4602      	mov	r2, r0
  406650:	68fb      	ldr	r3, [r7, #12]
  406652:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406654:	68fb      	ldr	r3, [r7, #12]
  406656:	691b      	ldr	r3, [r3, #16]
  406658:	2b00      	cmp	r3, #0
  40665a:	d01b      	beq.n	406694 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40665c:	68fb      	ldr	r3, [r7, #12]
  40665e:	3310      	adds	r3, #16
  406660:	4618      	mov	r0, r3
  406662:	4b48      	ldr	r3, [pc, #288]	; (406784 <xQueueGenericReceive+0x1ac>)
  406664:	4798      	blx	r3
  406666:	4603      	mov	r3, r0
  406668:	2b01      	cmp	r3, #1
  40666a:	d113      	bne.n	406694 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  40666c:	4b46      	ldr	r3, [pc, #280]	; (406788 <xQueueGenericReceive+0x1b0>)
  40666e:	4798      	blx	r3
  406670:	e010      	b.n	406694 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  406672:	68fb      	ldr	r3, [r7, #12]
  406674:	69ba      	ldr	r2, [r7, #24]
  406676:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406678:	68fb      	ldr	r3, [r7, #12]
  40667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40667c:	2b00      	cmp	r3, #0
  40667e:	d009      	beq.n	406694 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406680:	68fb      	ldr	r3, [r7, #12]
  406682:	3324      	adds	r3, #36	; 0x24
  406684:	4618      	mov	r0, r3
  406686:	4b3f      	ldr	r3, [pc, #252]	; (406784 <xQueueGenericReceive+0x1ac>)
  406688:	4798      	blx	r3
  40668a:	4603      	mov	r3, r0
  40668c:	2b00      	cmp	r3, #0
  40668e:	d001      	beq.n	406694 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  406690:	4b3d      	ldr	r3, [pc, #244]	; (406788 <xQueueGenericReceive+0x1b0>)
  406692:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  406694:	4b3d      	ldr	r3, [pc, #244]	; (40678c <xQueueGenericReceive+0x1b4>)
  406696:	4798      	blx	r3
				return pdPASS;
  406698:	2301      	movs	r3, #1
  40669a:	e066      	b.n	40676a <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40669c:	687b      	ldr	r3, [r7, #4]
  40669e:	2b00      	cmp	r3, #0
  4066a0:	d103      	bne.n	4066aa <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4066a2:	4b3a      	ldr	r3, [pc, #232]	; (40678c <xQueueGenericReceive+0x1b4>)
  4066a4:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4066a6:	2300      	movs	r3, #0
  4066a8:	e05f      	b.n	40676a <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  4066aa:	69fb      	ldr	r3, [r7, #28]
  4066ac:	2b00      	cmp	r3, #0
  4066ae:	d106      	bne.n	4066be <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4066b0:	f107 0310 	add.w	r3, r7, #16
  4066b4:	4618      	mov	r0, r3
  4066b6:	4b36      	ldr	r3, [pc, #216]	; (406790 <xQueueGenericReceive+0x1b8>)
  4066b8:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4066ba:	2301      	movs	r3, #1
  4066bc:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4066be:	4b33      	ldr	r3, [pc, #204]	; (40678c <xQueueGenericReceive+0x1b4>)
  4066c0:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4066c2:	4b34      	ldr	r3, [pc, #208]	; (406794 <xQueueGenericReceive+0x1bc>)
  4066c4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4066c6:	4b2c      	ldr	r3, [pc, #176]	; (406778 <xQueueGenericReceive+0x1a0>)
  4066c8:	4798      	blx	r3
  4066ca:	68fb      	ldr	r3, [r7, #12]
  4066cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4066ce:	f1b3 3fff 	cmp.w	r3, #4294967295
  4066d2:	d102      	bne.n	4066da <xQueueGenericReceive+0x102>
  4066d4:	68fb      	ldr	r3, [r7, #12]
  4066d6:	2200      	movs	r2, #0
  4066d8:	645a      	str	r2, [r3, #68]	; 0x44
  4066da:	68fb      	ldr	r3, [r7, #12]
  4066dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4066de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4066e2:	d102      	bne.n	4066ea <xQueueGenericReceive+0x112>
  4066e4:	68fb      	ldr	r3, [r7, #12]
  4066e6:	2200      	movs	r2, #0
  4066e8:	649a      	str	r2, [r3, #72]	; 0x48
  4066ea:	4b28      	ldr	r3, [pc, #160]	; (40678c <xQueueGenericReceive+0x1b4>)
  4066ec:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4066ee:	f107 0210 	add.w	r2, r7, #16
  4066f2:	1d3b      	adds	r3, r7, #4
  4066f4:	4610      	mov	r0, r2
  4066f6:	4619      	mov	r1, r3
  4066f8:	4b27      	ldr	r3, [pc, #156]	; (406798 <xQueueGenericReceive+0x1c0>)
  4066fa:	4798      	blx	r3
  4066fc:	4603      	mov	r3, r0
  4066fe:	2b00      	cmp	r3, #0
  406700:	d12b      	bne.n	40675a <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  406702:	68f8      	ldr	r0, [r7, #12]
  406704:	4b25      	ldr	r3, [pc, #148]	; (40679c <xQueueGenericReceive+0x1c4>)
  406706:	4798      	blx	r3
  406708:	4603      	mov	r3, r0
  40670a:	2b00      	cmp	r3, #0
  40670c:	d01f      	beq.n	40674e <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40670e:	68fb      	ldr	r3, [r7, #12]
  406710:	681b      	ldr	r3, [r3, #0]
  406712:	2b00      	cmp	r3, #0
  406714:	d108      	bne.n	406728 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  406716:	4b18      	ldr	r3, [pc, #96]	; (406778 <xQueueGenericReceive+0x1a0>)
  406718:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40671a:	68fb      	ldr	r3, [r7, #12]
  40671c:	685b      	ldr	r3, [r3, #4]
  40671e:	4618      	mov	r0, r3
  406720:	4b1f      	ldr	r3, [pc, #124]	; (4067a0 <xQueueGenericReceive+0x1c8>)
  406722:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  406724:	4b19      	ldr	r3, [pc, #100]	; (40678c <xQueueGenericReceive+0x1b4>)
  406726:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406728:	68fb      	ldr	r3, [r7, #12]
  40672a:	f103 0224 	add.w	r2, r3, #36	; 0x24
  40672e:	687b      	ldr	r3, [r7, #4]
  406730:	4610      	mov	r0, r2
  406732:	4619      	mov	r1, r3
  406734:	4b1b      	ldr	r3, [pc, #108]	; (4067a4 <xQueueGenericReceive+0x1cc>)
  406736:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  406738:	68f8      	ldr	r0, [r7, #12]
  40673a:	4b1b      	ldr	r3, [pc, #108]	; (4067a8 <xQueueGenericReceive+0x1d0>)
  40673c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40673e:	4b1b      	ldr	r3, [pc, #108]	; (4067ac <xQueueGenericReceive+0x1d4>)
  406740:	4798      	blx	r3
  406742:	4603      	mov	r3, r0
  406744:	2b00      	cmp	r3, #0
  406746:	d10f      	bne.n	406768 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  406748:	4b0f      	ldr	r3, [pc, #60]	; (406788 <xQueueGenericReceive+0x1b0>)
  40674a:	4798      	blx	r3
  40674c:	e00c      	b.n	406768 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40674e:	68f8      	ldr	r0, [r7, #12]
  406750:	4b15      	ldr	r3, [pc, #84]	; (4067a8 <xQueueGenericReceive+0x1d0>)
  406752:	4798      	blx	r3
				( void ) xTaskResumeAll();
  406754:	4b15      	ldr	r3, [pc, #84]	; (4067ac <xQueueGenericReceive+0x1d4>)
  406756:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  406758:	e75e      	b.n	406618 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  40675a:	68f8      	ldr	r0, [r7, #12]
  40675c:	4b12      	ldr	r3, [pc, #72]	; (4067a8 <xQueueGenericReceive+0x1d0>)
  40675e:	4798      	blx	r3
			( void ) xTaskResumeAll();
  406760:	4b12      	ldr	r3, [pc, #72]	; (4067ac <xQueueGenericReceive+0x1d4>)
  406762:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  406764:	2300      	movs	r3, #0
  406766:	e000      	b.n	40676a <xQueueGenericReceive+0x192>
		}
	}
  406768:	e756      	b.n	406618 <xQueueGenericReceive+0x40>
}
  40676a:	4618      	mov	r0, r3
  40676c:	3720      	adds	r7, #32
  40676e:	46bd      	mov	sp, r7
  406770:	bd80      	pop	{r7, pc}
  406772:	bf00      	nop
  406774:	00405e15 	.word	0x00405e15
  406778:	00405dd1 	.word	0x00405dd1
  40677c:	00406871 	.word	0x00406871
  406780:	00407829 	.word	0x00407829
  406784:	004073b5 	.word	0x004073b5
  406788:	00405db9 	.word	0x00405db9
  40678c:	00405ded 	.word	0x00405ded
  406790:	00407471 	.word	0x00407471
  406794:	00406f45 	.word	0x00406f45
  406798:	004074a9 	.word	0x004074a9
  40679c:	00406969 	.word	0x00406969
  4067a0:	00407885 	.word	0x00407885
  4067a4:	004072d5 	.word	0x004072d5
  4067a8:	004068c1 	.word	0x004068c1
  4067ac:	00406f61 	.word	0x00406f61

004067b0 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  4067b0:	b580      	push	{r7, lr}
  4067b2:	b084      	sub	sp, #16
  4067b4:	af00      	add	r7, sp, #0
  4067b6:	60f8      	str	r0, [r7, #12]
  4067b8:	60b9      	str	r1, [r7, #8]
  4067ba:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  4067bc:	68fb      	ldr	r3, [r7, #12]
  4067be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067c0:	2b00      	cmp	r3, #0
  4067c2:	d10c      	bne.n	4067de <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4067c4:	68fb      	ldr	r3, [r7, #12]
  4067c6:	681b      	ldr	r3, [r3, #0]
  4067c8:	2b00      	cmp	r3, #0
  4067ca:	d145      	bne.n	406858 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4067cc:	68fb      	ldr	r3, [r7, #12]
  4067ce:	685b      	ldr	r3, [r3, #4]
  4067d0:	4618      	mov	r0, r3
  4067d2:	4b25      	ldr	r3, [pc, #148]	; (406868 <prvCopyDataToQueue+0xb8>)
  4067d4:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4067d6:	68fb      	ldr	r3, [r7, #12]
  4067d8:	2200      	movs	r2, #0
  4067da:	605a      	str	r2, [r3, #4]
  4067dc:	e03c      	b.n	406858 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  4067de:	687b      	ldr	r3, [r7, #4]
  4067e0:	2b00      	cmp	r3, #0
  4067e2:	d11a      	bne.n	40681a <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  4067e4:	68fb      	ldr	r3, [r7, #12]
  4067e6:	689a      	ldr	r2, [r3, #8]
  4067e8:	68fb      	ldr	r3, [r7, #12]
  4067ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067ec:	4610      	mov	r0, r2
  4067ee:	68b9      	ldr	r1, [r7, #8]
  4067f0:	461a      	mov	r2, r3
  4067f2:	4b1e      	ldr	r3, [pc, #120]	; (40686c <prvCopyDataToQueue+0xbc>)
  4067f4:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4067f6:	68fb      	ldr	r3, [r7, #12]
  4067f8:	689a      	ldr	r2, [r3, #8]
  4067fa:	68fb      	ldr	r3, [r7, #12]
  4067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4067fe:	441a      	add	r2, r3
  406800:	68fb      	ldr	r3, [r7, #12]
  406802:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  406804:	68fb      	ldr	r3, [r7, #12]
  406806:	689a      	ldr	r2, [r3, #8]
  406808:	68fb      	ldr	r3, [r7, #12]
  40680a:	685b      	ldr	r3, [r3, #4]
  40680c:	429a      	cmp	r2, r3
  40680e:	d323      	bcc.n	406858 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  406810:	68fb      	ldr	r3, [r7, #12]
  406812:	681a      	ldr	r2, [r3, #0]
  406814:	68fb      	ldr	r3, [r7, #12]
  406816:	609a      	str	r2, [r3, #8]
  406818:	e01e      	b.n	406858 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40681a:	68fb      	ldr	r3, [r7, #12]
  40681c:	68da      	ldr	r2, [r3, #12]
  40681e:	68fb      	ldr	r3, [r7, #12]
  406820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406822:	4610      	mov	r0, r2
  406824:	68b9      	ldr	r1, [r7, #8]
  406826:	461a      	mov	r2, r3
  406828:	4b10      	ldr	r3, [pc, #64]	; (40686c <prvCopyDataToQueue+0xbc>)
  40682a:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  40682c:	68fb      	ldr	r3, [r7, #12]
  40682e:	68da      	ldr	r2, [r3, #12]
  406830:	68fb      	ldr	r3, [r7, #12]
  406832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406834:	425b      	negs	r3, r3
  406836:	441a      	add	r2, r3
  406838:	68fb      	ldr	r3, [r7, #12]
  40683a:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  40683c:	68fb      	ldr	r3, [r7, #12]
  40683e:	68da      	ldr	r2, [r3, #12]
  406840:	68fb      	ldr	r3, [r7, #12]
  406842:	681b      	ldr	r3, [r3, #0]
  406844:	429a      	cmp	r2, r3
  406846:	d207      	bcs.n	406858 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  406848:	68fb      	ldr	r3, [r7, #12]
  40684a:	685a      	ldr	r2, [r3, #4]
  40684c:	68fb      	ldr	r3, [r7, #12]
  40684e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406850:	425b      	negs	r3, r3
  406852:	441a      	add	r2, r3
  406854:	68fb      	ldr	r3, [r7, #12]
  406856:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  406858:	68fb      	ldr	r3, [r7, #12]
  40685a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40685c:	1c5a      	adds	r2, r3, #1
  40685e:	68fb      	ldr	r3, [r7, #12]
  406860:	639a      	str	r2, [r3, #56]	; 0x38
}
  406862:	3710      	adds	r7, #16
  406864:	46bd      	mov	sp, r7
  406866:	bd80      	pop	{r7, pc}
  406868:	00407935 	.word	0x00407935
  40686c:	0040af21 	.word	0x0040af21

00406870 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  406870:	b580      	push	{r7, lr}
  406872:	b082      	sub	sp, #8
  406874:	af00      	add	r7, sp, #0
  406876:	6078      	str	r0, [r7, #4]
  406878:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  40687a:	687b      	ldr	r3, [r7, #4]
  40687c:	681b      	ldr	r3, [r3, #0]
  40687e:	2b00      	cmp	r3, #0
  406880:	d019      	beq.n	4068b6 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  406882:	687b      	ldr	r3, [r7, #4]
  406884:	68da      	ldr	r2, [r3, #12]
  406886:	687b      	ldr	r3, [r7, #4]
  406888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40688a:	441a      	add	r2, r3
  40688c:	687b      	ldr	r3, [r7, #4]
  40688e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  406890:	687b      	ldr	r3, [r7, #4]
  406892:	68da      	ldr	r2, [r3, #12]
  406894:	687b      	ldr	r3, [r7, #4]
  406896:	685b      	ldr	r3, [r3, #4]
  406898:	429a      	cmp	r2, r3
  40689a:	d303      	bcc.n	4068a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  40689c:	687b      	ldr	r3, [r7, #4]
  40689e:	681a      	ldr	r2, [r3, #0]
  4068a0:	687b      	ldr	r3, [r7, #4]
  4068a2:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4068a4:	687b      	ldr	r3, [r7, #4]
  4068a6:	68da      	ldr	r2, [r3, #12]
  4068a8:	687b      	ldr	r3, [r7, #4]
  4068aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4068ac:	6838      	ldr	r0, [r7, #0]
  4068ae:	4611      	mov	r1, r2
  4068b0:	461a      	mov	r2, r3
  4068b2:	4b02      	ldr	r3, [pc, #8]	; (4068bc <prvCopyDataFromQueue+0x4c>)
  4068b4:	4798      	blx	r3
	}
}
  4068b6:	3708      	adds	r7, #8
  4068b8:	46bd      	mov	sp, r7
  4068ba:	bd80      	pop	{r7, pc}
  4068bc:	0040af21 	.word	0x0040af21

004068c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4068c0:	b580      	push	{r7, lr}
  4068c2:	b082      	sub	sp, #8
  4068c4:	af00      	add	r7, sp, #0
  4068c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4068c8:	4b23      	ldr	r3, [pc, #140]	; (406958 <prvUnlockQueue+0x98>)
  4068ca:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4068cc:	e014      	b.n	4068f8 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4068ce:	687b      	ldr	r3, [r7, #4]
  4068d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4068d2:	2b00      	cmp	r3, #0
  4068d4:	d00f      	beq.n	4068f6 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4068d6:	687b      	ldr	r3, [r7, #4]
  4068d8:	3324      	adds	r3, #36	; 0x24
  4068da:	4618      	mov	r0, r3
  4068dc:	4b1f      	ldr	r3, [pc, #124]	; (40695c <prvUnlockQueue+0x9c>)
  4068de:	4798      	blx	r3
  4068e0:	4603      	mov	r3, r0
  4068e2:	2b00      	cmp	r3, #0
  4068e4:	d001      	beq.n	4068ea <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4068e6:	4b1e      	ldr	r3, [pc, #120]	; (406960 <prvUnlockQueue+0xa0>)
  4068e8:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  4068ea:	687b      	ldr	r3, [r7, #4]
  4068ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4068ee:	1e5a      	subs	r2, r3, #1
  4068f0:	687b      	ldr	r3, [r7, #4]
  4068f2:	649a      	str	r2, [r3, #72]	; 0x48
  4068f4:	e000      	b.n	4068f8 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  4068f6:	e003      	b.n	406900 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4068f8:	687b      	ldr	r3, [r7, #4]
  4068fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4068fc:	2b00      	cmp	r3, #0
  4068fe:	dce6      	bgt.n	4068ce <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  406900:	687b      	ldr	r3, [r7, #4]
  406902:	f04f 32ff 	mov.w	r2, #4294967295
  406906:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  406908:	4b16      	ldr	r3, [pc, #88]	; (406964 <prvUnlockQueue+0xa4>)
  40690a:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  40690c:	4b12      	ldr	r3, [pc, #72]	; (406958 <prvUnlockQueue+0x98>)
  40690e:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  406910:	e014      	b.n	40693c <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406912:	687b      	ldr	r3, [r7, #4]
  406914:	691b      	ldr	r3, [r3, #16]
  406916:	2b00      	cmp	r3, #0
  406918:	d00f      	beq.n	40693a <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40691a:	687b      	ldr	r3, [r7, #4]
  40691c:	3310      	adds	r3, #16
  40691e:	4618      	mov	r0, r3
  406920:	4b0e      	ldr	r3, [pc, #56]	; (40695c <prvUnlockQueue+0x9c>)
  406922:	4798      	blx	r3
  406924:	4603      	mov	r3, r0
  406926:	2b00      	cmp	r3, #0
  406928:	d001      	beq.n	40692e <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  40692a:	4b0d      	ldr	r3, [pc, #52]	; (406960 <prvUnlockQueue+0xa0>)
  40692c:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  40692e:	687b      	ldr	r3, [r7, #4]
  406930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406932:	1e5a      	subs	r2, r3, #1
  406934:	687b      	ldr	r3, [r7, #4]
  406936:	645a      	str	r2, [r3, #68]	; 0x44
  406938:	e000      	b.n	40693c <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  40693a:	e003      	b.n	406944 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40693c:	687b      	ldr	r3, [r7, #4]
  40693e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406940:	2b00      	cmp	r3, #0
  406942:	dce6      	bgt.n	406912 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  406944:	687b      	ldr	r3, [r7, #4]
  406946:	f04f 32ff 	mov.w	r2, #4294967295
  40694a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  40694c:	4b05      	ldr	r3, [pc, #20]	; (406964 <prvUnlockQueue+0xa4>)
  40694e:	4798      	blx	r3
}
  406950:	3708      	adds	r7, #8
  406952:	46bd      	mov	sp, r7
  406954:	bd80      	pop	{r7, pc}
  406956:	bf00      	nop
  406958:	00405dd1 	.word	0x00405dd1
  40695c:	004073b5 	.word	0x004073b5
  406960:	0040755d 	.word	0x0040755d
  406964:	00405ded 	.word	0x00405ded

00406968 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  406968:	b580      	push	{r7, lr}
  40696a:	b084      	sub	sp, #16
  40696c:	af00      	add	r7, sp, #0
  40696e:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  406970:	4b08      	ldr	r3, [pc, #32]	; (406994 <prvIsQueueEmpty+0x2c>)
  406972:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  406974:	687b      	ldr	r3, [r7, #4]
  406976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406978:	2b00      	cmp	r3, #0
  40697a:	bf14      	ite	ne
  40697c:	2300      	movne	r3, #0
  40697e:	2301      	moveq	r3, #1
  406980:	b2db      	uxtb	r3, r3
  406982:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  406984:	4b04      	ldr	r3, [pc, #16]	; (406998 <prvIsQueueEmpty+0x30>)
  406986:	4798      	blx	r3

	return xReturn;
  406988:	68fb      	ldr	r3, [r7, #12]
}
  40698a:	4618      	mov	r0, r3
  40698c:	3710      	adds	r7, #16
  40698e:	46bd      	mov	sp, r7
  406990:	bd80      	pop	{r7, pc}
  406992:	bf00      	nop
  406994:	00405dd1 	.word	0x00405dd1
  406998:	00405ded 	.word	0x00405ded

0040699c <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  40699c:	b580      	push	{r7, lr}
  40699e:	b084      	sub	sp, #16
  4069a0:	af00      	add	r7, sp, #0
  4069a2:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4069a4:	4b09      	ldr	r3, [pc, #36]	; (4069cc <prvIsQueueFull+0x30>)
  4069a6:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  4069a8:	687b      	ldr	r3, [r7, #4]
  4069aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4069ac:	687b      	ldr	r3, [r7, #4]
  4069ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4069b0:	429a      	cmp	r2, r3
  4069b2:	bf14      	ite	ne
  4069b4:	2300      	movne	r3, #0
  4069b6:	2301      	moveq	r3, #1
  4069b8:	b2db      	uxtb	r3, r3
  4069ba:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4069bc:	4b04      	ldr	r3, [pc, #16]	; (4069d0 <prvIsQueueFull+0x34>)
  4069be:	4798      	blx	r3

	return xReturn;
  4069c0:	68fb      	ldr	r3, [r7, #12]
}
  4069c2:	4618      	mov	r0, r3
  4069c4:	3710      	adds	r7, #16
  4069c6:	46bd      	mov	sp, r7
  4069c8:	bd80      	pop	{r7, pc}
  4069ca:	bf00      	nop
  4069cc:	00405dd1 	.word	0x00405dd1
  4069d0:	00405ded 	.word	0x00405ded

004069d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4069d4:	b580      	push	{r7, lr}
  4069d6:	b082      	sub	sp, #8
  4069d8:	af00      	add	r7, sp, #0
  4069da:	6078      	str	r0, [r7, #4]
  4069dc:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4069de:	4b12      	ldr	r3, [pc, #72]	; (406a28 <vQueueWaitForMessageRestricted+0x54>)
  4069e0:	4798      	blx	r3
  4069e2:	687b      	ldr	r3, [r7, #4]
  4069e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4069e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4069ea:	d102      	bne.n	4069f2 <vQueueWaitForMessageRestricted+0x1e>
  4069ec:	687b      	ldr	r3, [r7, #4]
  4069ee:	2200      	movs	r2, #0
  4069f0:	645a      	str	r2, [r3, #68]	; 0x44
  4069f2:	687b      	ldr	r3, [r7, #4]
  4069f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4069f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4069fa:	d102      	bne.n	406a02 <vQueueWaitForMessageRestricted+0x2e>
  4069fc:	687b      	ldr	r3, [r7, #4]
  4069fe:	2200      	movs	r2, #0
  406a00:	649a      	str	r2, [r3, #72]	; 0x48
  406a02:	4b0a      	ldr	r3, [pc, #40]	; (406a2c <vQueueWaitForMessageRestricted+0x58>)
  406a04:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  406a06:	687b      	ldr	r3, [r7, #4]
  406a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406a0a:	2b00      	cmp	r3, #0
  406a0c:	d105      	bne.n	406a1a <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406a0e:	687b      	ldr	r3, [r7, #4]
  406a10:	3324      	adds	r3, #36	; 0x24
  406a12:	4618      	mov	r0, r3
  406a14:	6839      	ldr	r1, [r7, #0]
  406a16:	4b06      	ldr	r3, [pc, #24]	; (406a30 <vQueueWaitForMessageRestricted+0x5c>)
  406a18:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  406a1a:	6878      	ldr	r0, [r7, #4]
  406a1c:	4b05      	ldr	r3, [pc, #20]	; (406a34 <vQueueWaitForMessageRestricted+0x60>)
  406a1e:	4798      	blx	r3
	}
  406a20:	3708      	adds	r7, #8
  406a22:	46bd      	mov	sp, r7
  406a24:	bd80      	pop	{r7, pc}
  406a26:	bf00      	nop
  406a28:	00405dd1 	.word	0x00405dd1
  406a2c:	00405ded 	.word	0x00405ded
  406a30:	00407355 	.word	0x00407355
  406a34:	004068c1 	.word	0x004068c1

00406a38 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  406a38:	b590      	push	{r4, r7, lr}
  406a3a:	b08b      	sub	sp, #44	; 0x2c
  406a3c:	af02      	add	r7, sp, #8
  406a3e:	60f8      	str	r0, [r7, #12]
  406a40:	60b9      	str	r1, [r7, #8]
  406a42:	603b      	str	r3, [r7, #0]
  406a44:	4613      	mov	r3, r2
  406a46:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  406a48:	68fb      	ldr	r3, [r7, #12]
  406a4a:	2b00      	cmp	r3, #0
  406a4c:	d103      	bne.n	406a56 <xTaskGenericCreate+0x1e>
  406a4e:	4b5a      	ldr	r3, [pc, #360]	; (406bb8 <xTaskGenericCreate+0x180>)
  406a50:	4798      	blx	r3
  406a52:	bf00      	nop
  406a54:	e7fd      	b.n	406a52 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  406a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406a58:	2b05      	cmp	r3, #5
  406a5a:	d903      	bls.n	406a64 <xTaskGenericCreate+0x2c>
  406a5c:	4b56      	ldr	r3, [pc, #344]	; (406bb8 <xTaskGenericCreate+0x180>)
  406a5e:	4798      	blx	r3
  406a60:	bf00      	nop
  406a62:	e7fd      	b.n	406a60 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  406a64:	88fb      	ldrh	r3, [r7, #6]
  406a66:	4618      	mov	r0, r3
  406a68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  406a6a:	4b54      	ldr	r3, [pc, #336]	; (406bbc <xTaskGenericCreate+0x184>)
  406a6c:	4798      	blx	r3
  406a6e:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  406a70:	69bb      	ldr	r3, [r7, #24]
  406a72:	2b00      	cmp	r3, #0
  406a74:	f000 8088 	beq.w	406b88 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  406a78:	69bb      	ldr	r3, [r7, #24]
  406a7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406a7c:	88fb      	ldrh	r3, [r7, #6]
  406a7e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  406a82:	3b01      	subs	r3, #1
  406a84:	009b      	lsls	r3, r3, #2
  406a86:	4413      	add	r3, r2
  406a88:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  406a8a:	697b      	ldr	r3, [r7, #20]
  406a8c:	f023 0307 	bic.w	r3, r3, #7
  406a90:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406a92:	697b      	ldr	r3, [r7, #20]
  406a94:	f003 0307 	and.w	r3, r3, #7
  406a98:	2b00      	cmp	r3, #0
  406a9a:	d003      	beq.n	406aa4 <xTaskGenericCreate+0x6c>
  406a9c:	4b46      	ldr	r3, [pc, #280]	; (406bb8 <xTaskGenericCreate+0x180>)
  406a9e:	4798      	blx	r3
  406aa0:	bf00      	nop
  406aa2:	e7fd      	b.n	406aa0 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  406aa4:	88fb      	ldrh	r3, [r7, #6]
  406aa6:	9300      	str	r3, [sp, #0]
  406aa8:	69b8      	ldr	r0, [r7, #24]
  406aaa:	68b9      	ldr	r1, [r7, #8]
  406aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406aae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  406ab0:	4c43      	ldr	r4, [pc, #268]	; (406bc0 <xTaskGenericCreate+0x188>)
  406ab2:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  406ab4:	6978      	ldr	r0, [r7, #20]
  406ab6:	68f9      	ldr	r1, [r7, #12]
  406ab8:	683a      	ldr	r2, [r7, #0]
  406aba:	4b42      	ldr	r3, [pc, #264]	; (406bc4 <xTaskGenericCreate+0x18c>)
  406abc:	4798      	blx	r3
  406abe:	4602      	mov	r2, r0
  406ac0:	69bb      	ldr	r3, [r7, #24]
  406ac2:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406ac4:	69bb      	ldr	r3, [r7, #24]
  406ac6:	681b      	ldr	r3, [r3, #0]
  406ac8:	f003 0307 	and.w	r3, r3, #7
  406acc:	2b00      	cmp	r3, #0
  406ace:	d003      	beq.n	406ad8 <xTaskGenericCreate+0xa0>
  406ad0:	4b39      	ldr	r3, [pc, #228]	; (406bb8 <xTaskGenericCreate+0x180>)
  406ad2:	4798      	blx	r3
  406ad4:	bf00      	nop
  406ad6:	e7fd      	b.n	406ad4 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  406ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406ada:	2b00      	cmp	r3, #0
  406adc:	d002      	beq.n	406ae4 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  406ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406ae0:	69ba      	ldr	r2, [r7, #24]
  406ae2:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  406ae4:	4b38      	ldr	r3, [pc, #224]	; (406bc8 <xTaskGenericCreate+0x190>)
  406ae6:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406ae8:	4b38      	ldr	r3, [pc, #224]	; (406bcc <xTaskGenericCreate+0x194>)
  406aea:	681b      	ldr	r3, [r3, #0]
  406aec:	1c5a      	adds	r2, r3, #1
  406aee:	4b37      	ldr	r3, [pc, #220]	; (406bcc <xTaskGenericCreate+0x194>)
  406af0:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  406af2:	4b37      	ldr	r3, [pc, #220]	; (406bd0 <xTaskGenericCreate+0x198>)
  406af4:	681b      	ldr	r3, [r3, #0]
  406af6:	2b00      	cmp	r3, #0
  406af8:	d109      	bne.n	406b0e <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  406afa:	4b35      	ldr	r3, [pc, #212]	; (406bd0 <xTaskGenericCreate+0x198>)
  406afc:	69ba      	ldr	r2, [r7, #24]
  406afe:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  406b00:	4b32      	ldr	r3, [pc, #200]	; (406bcc <xTaskGenericCreate+0x194>)
  406b02:	681b      	ldr	r3, [r3, #0]
  406b04:	2b01      	cmp	r3, #1
  406b06:	d10f      	bne.n	406b28 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  406b08:	4b32      	ldr	r3, [pc, #200]	; (406bd4 <xTaskGenericCreate+0x19c>)
  406b0a:	4798      	blx	r3
  406b0c:	e00c      	b.n	406b28 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  406b0e:	4b32      	ldr	r3, [pc, #200]	; (406bd8 <xTaskGenericCreate+0x1a0>)
  406b10:	681b      	ldr	r3, [r3, #0]
  406b12:	2b00      	cmp	r3, #0
  406b14:	d108      	bne.n	406b28 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  406b16:	4b2e      	ldr	r3, [pc, #184]	; (406bd0 <xTaskGenericCreate+0x198>)
  406b18:	681b      	ldr	r3, [r3, #0]
  406b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406b1e:	429a      	cmp	r2, r3
  406b20:	d802      	bhi.n	406b28 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  406b22:	4b2b      	ldr	r3, [pc, #172]	; (406bd0 <xTaskGenericCreate+0x198>)
  406b24:	69ba      	ldr	r2, [r7, #24]
  406b26:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  406b28:	69bb      	ldr	r3, [r7, #24]
  406b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b2c:	4b2b      	ldr	r3, [pc, #172]	; (406bdc <xTaskGenericCreate+0x1a4>)
  406b2e:	681b      	ldr	r3, [r3, #0]
  406b30:	429a      	cmp	r2, r3
  406b32:	d903      	bls.n	406b3c <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  406b34:	69bb      	ldr	r3, [r7, #24]
  406b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b38:	4b28      	ldr	r3, [pc, #160]	; (406bdc <xTaskGenericCreate+0x1a4>)
  406b3a:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  406b3c:	4b28      	ldr	r3, [pc, #160]	; (406be0 <xTaskGenericCreate+0x1a8>)
  406b3e:	681a      	ldr	r2, [r3, #0]
  406b40:	69bb      	ldr	r3, [r7, #24]
  406b42:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  406b44:	4b26      	ldr	r3, [pc, #152]	; (406be0 <xTaskGenericCreate+0x1a8>)
  406b46:	681b      	ldr	r3, [r3, #0]
  406b48:	1c5a      	adds	r2, r3, #1
  406b4a:	4b25      	ldr	r3, [pc, #148]	; (406be0 <xTaskGenericCreate+0x1a8>)
  406b4c:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  406b4e:	69bb      	ldr	r3, [r7, #24]
  406b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b52:	4b24      	ldr	r3, [pc, #144]	; (406be4 <xTaskGenericCreate+0x1ac>)
  406b54:	681b      	ldr	r3, [r3, #0]
  406b56:	429a      	cmp	r2, r3
  406b58:	d903      	bls.n	406b62 <xTaskGenericCreate+0x12a>
  406b5a:	69bb      	ldr	r3, [r7, #24]
  406b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b5e:	4b21      	ldr	r3, [pc, #132]	; (406be4 <xTaskGenericCreate+0x1ac>)
  406b60:	601a      	str	r2, [r3, #0]
  406b62:	69bb      	ldr	r3, [r7, #24]
  406b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406b66:	4613      	mov	r3, r2
  406b68:	009b      	lsls	r3, r3, #2
  406b6a:	4413      	add	r3, r2
  406b6c:	009b      	lsls	r3, r3, #2
  406b6e:	4a1e      	ldr	r2, [pc, #120]	; (406be8 <xTaskGenericCreate+0x1b0>)
  406b70:	441a      	add	r2, r3
  406b72:	69bb      	ldr	r3, [r7, #24]
  406b74:	3304      	adds	r3, #4
  406b76:	4610      	mov	r0, r2
  406b78:	4619      	mov	r1, r3
  406b7a:	4b1c      	ldr	r3, [pc, #112]	; (406bec <xTaskGenericCreate+0x1b4>)
  406b7c:	4798      	blx	r3

			xReturn = pdPASS;
  406b7e:	2301      	movs	r3, #1
  406b80:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  406b82:	4b1b      	ldr	r3, [pc, #108]	; (406bf0 <xTaskGenericCreate+0x1b8>)
  406b84:	4798      	blx	r3
  406b86:	e002      	b.n	406b8e <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  406b88:	f04f 33ff 	mov.w	r3, #4294967295
  406b8c:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  406b8e:	69fb      	ldr	r3, [r7, #28]
  406b90:	2b01      	cmp	r3, #1
  406b92:	d10b      	bne.n	406bac <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  406b94:	4b10      	ldr	r3, [pc, #64]	; (406bd8 <xTaskGenericCreate+0x1a0>)
  406b96:	681b      	ldr	r3, [r3, #0]
  406b98:	2b00      	cmp	r3, #0
  406b9a:	d007      	beq.n	406bac <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  406b9c:	4b0c      	ldr	r3, [pc, #48]	; (406bd0 <xTaskGenericCreate+0x198>)
  406b9e:	681b      	ldr	r3, [r3, #0]
  406ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406ba4:	429a      	cmp	r2, r3
  406ba6:	d201      	bcs.n	406bac <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  406ba8:	4b12      	ldr	r3, [pc, #72]	; (406bf4 <xTaskGenericCreate+0x1bc>)
  406baa:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  406bac:	69fb      	ldr	r3, [r7, #28]
}
  406bae:	4618      	mov	r0, r3
  406bb0:	3724      	adds	r7, #36	; 0x24
  406bb2:	46bd      	mov	sp, r7
  406bb4:	bd90      	pop	{r4, r7, pc}
  406bb6:	bf00      	nop
  406bb8:	00405e15 	.word	0x00405e15
  406bbc:	00407795 	.word	0x00407795
  406bc0:	004075a5 	.word	0x004075a5
  406bc4:	00405cf1 	.word	0x00405cf1
  406bc8:	00405dd1 	.word	0x00405dd1
  406bcc:	20003e60 	.word	0x20003e60
  406bd0:	20003d74 	.word	0x20003d74
  406bd4:	00407619 	.word	0x00407619
  406bd8:	20003e70 	.word	0x20003e70
  406bdc:	20003e68 	.word	0x20003e68
  406be0:	20003e84 	.word	0x20003e84
  406be4:	20003e6c 	.word	0x20003e6c
  406be8:	20003d78 	.word	0x20003d78
  406bec:	00405b3d 	.word	0x00405b3d
  406bf0:	00405ded 	.word	0x00405ded
  406bf4:	00405db9 	.word	0x00405db9

00406bf8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  406bf8:	b580      	push	{r7, lr}
  406bfa:	b084      	sub	sp, #16
  406bfc:	af00      	add	r7, sp, #0
  406bfe:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406c00:	4b1e      	ldr	r3, [pc, #120]	; (406c7c <vTaskDelete+0x84>)
  406c02:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  406c04:	4b1e      	ldr	r3, [pc, #120]	; (406c80 <vTaskDelete+0x88>)
  406c06:	681b      	ldr	r3, [r3, #0]
  406c08:	687a      	ldr	r2, [r7, #4]
  406c0a:	429a      	cmp	r2, r3
  406c0c:	d101      	bne.n	406c12 <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  406c0e:	2300      	movs	r3, #0
  406c10:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  406c12:	687b      	ldr	r3, [r7, #4]
  406c14:	2b00      	cmp	r3, #0
  406c16:	d102      	bne.n	406c1e <vTaskDelete+0x26>
  406c18:	4b19      	ldr	r3, [pc, #100]	; (406c80 <vTaskDelete+0x88>)
  406c1a:	681b      	ldr	r3, [r3, #0]
  406c1c:	e000      	b.n	406c20 <vTaskDelete+0x28>
  406c1e:	687b      	ldr	r3, [r7, #4]
  406c20:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406c22:	68fb      	ldr	r3, [r7, #12]
  406c24:	3304      	adds	r3, #4
  406c26:	4618      	mov	r0, r3
  406c28:	4b16      	ldr	r3, [pc, #88]	; (406c84 <vTaskDelete+0x8c>)
  406c2a:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406c2c:	68fb      	ldr	r3, [r7, #12]
  406c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406c30:	2b00      	cmp	r3, #0
  406c32:	d004      	beq.n	406c3e <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  406c34:	68fb      	ldr	r3, [r7, #12]
  406c36:	3318      	adds	r3, #24
  406c38:	4618      	mov	r0, r3
  406c3a:	4b12      	ldr	r3, [pc, #72]	; (406c84 <vTaskDelete+0x8c>)
  406c3c:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  406c3e:	68fb      	ldr	r3, [r7, #12]
  406c40:	3304      	adds	r3, #4
  406c42:	4811      	ldr	r0, [pc, #68]	; (406c88 <vTaskDelete+0x90>)
  406c44:	4619      	mov	r1, r3
  406c46:	4b11      	ldr	r3, [pc, #68]	; (406c8c <vTaskDelete+0x94>)
  406c48:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  406c4a:	4b11      	ldr	r3, [pc, #68]	; (406c90 <vTaskDelete+0x98>)
  406c4c:	681b      	ldr	r3, [r3, #0]
  406c4e:	1c5a      	adds	r2, r3, #1
  406c50:	4b0f      	ldr	r3, [pc, #60]	; (406c90 <vTaskDelete+0x98>)
  406c52:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  406c54:	4b0f      	ldr	r3, [pc, #60]	; (406c94 <vTaskDelete+0x9c>)
  406c56:	681b      	ldr	r3, [r3, #0]
  406c58:	1c5a      	adds	r2, r3, #1
  406c5a:	4b0e      	ldr	r3, [pc, #56]	; (406c94 <vTaskDelete+0x9c>)
  406c5c:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  406c5e:	4b0e      	ldr	r3, [pc, #56]	; (406c98 <vTaskDelete+0xa0>)
  406c60:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  406c62:	4b0e      	ldr	r3, [pc, #56]	; (406c9c <vTaskDelete+0xa4>)
  406c64:	681b      	ldr	r3, [r3, #0]
  406c66:	2b00      	cmp	r3, #0
  406c68:	d004      	beq.n	406c74 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  406c6a:	687b      	ldr	r3, [r7, #4]
  406c6c:	2b00      	cmp	r3, #0
  406c6e:	d101      	bne.n	406c74 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  406c70:	4b0b      	ldr	r3, [pc, #44]	; (406ca0 <vTaskDelete+0xa8>)
  406c72:	4798      	blx	r3
			}
		}
	}
  406c74:	3710      	adds	r7, #16
  406c76:	46bd      	mov	sp, r7
  406c78:	bd80      	pop	{r7, pc}
  406c7a:	bf00      	nop
  406c7c:	00405dd1 	.word	0x00405dd1
  406c80:	20003d74 	.word	0x20003d74
  406c84:	00405bfd 	.word	0x00405bfd
  406c88:	20003e34 	.word	0x20003e34
  406c8c:	00405b3d 	.word	0x00405b3d
  406c90:	20003e48 	.word	0x20003e48
  406c94:	20003e84 	.word	0x20003e84
  406c98:	00405ded 	.word	0x00405ded
  406c9c:	20003e70 	.word	0x20003e70
  406ca0:	00405db9 	.word	0x00405db9

00406ca4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  406ca4:	b580      	push	{r7, lr}
  406ca6:	b084      	sub	sp, #16
  406ca8:	af00      	add	r7, sp, #0
  406caa:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406cac:	2300      	movs	r3, #0
  406cae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  406cb0:	687b      	ldr	r3, [r7, #4]
  406cb2:	2b00      	cmp	r3, #0
  406cb4:	d012      	beq.n	406cdc <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  406cb6:	4b0d      	ldr	r3, [pc, #52]	; (406cec <vTaskDelay+0x48>)
  406cb8:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  406cba:	4b0d      	ldr	r3, [pc, #52]	; (406cf0 <vTaskDelay+0x4c>)
  406cbc:	681a      	ldr	r2, [r3, #0]
  406cbe:	687b      	ldr	r3, [r7, #4]
  406cc0:	4413      	add	r3, r2
  406cc2:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  406cc4:	4b0b      	ldr	r3, [pc, #44]	; (406cf4 <vTaskDelay+0x50>)
  406cc6:	681b      	ldr	r3, [r3, #0]
  406cc8:	3304      	adds	r3, #4
  406cca:	4618      	mov	r0, r3
  406ccc:	4b0a      	ldr	r3, [pc, #40]	; (406cf8 <vTaskDelay+0x54>)
  406cce:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  406cd0:	68b8      	ldr	r0, [r7, #8]
  406cd2:	4b0a      	ldr	r3, [pc, #40]	; (406cfc <vTaskDelay+0x58>)
  406cd4:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  406cd6:	4b0a      	ldr	r3, [pc, #40]	; (406d00 <vTaskDelay+0x5c>)
  406cd8:	4798      	blx	r3
  406cda:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  406cdc:	68fb      	ldr	r3, [r7, #12]
  406cde:	2b00      	cmp	r3, #0
  406ce0:	d101      	bne.n	406ce6 <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  406ce2:	4b08      	ldr	r3, [pc, #32]	; (406d04 <vTaskDelay+0x60>)
  406ce4:	4798      	blx	r3
		}
	}
  406ce6:	3710      	adds	r7, #16
  406ce8:	46bd      	mov	sp, r7
  406cea:	bd80      	pop	{r7, pc}
  406cec:	00406f45 	.word	0x00406f45
  406cf0:	20003e64 	.word	0x20003e64
  406cf4:	20003d74 	.word	0x20003d74
  406cf8:	00405bfd 	.word	0x00405bfd
  406cfc:	00407725 	.word	0x00407725
  406d00:	00406f61 	.word	0x00406f61
  406d04:	00405db9 	.word	0x00405db9

00406d08 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  406d08:	b580      	push	{r7, lr}
  406d0a:	b084      	sub	sp, #16
  406d0c:	af00      	add	r7, sp, #0
  406d0e:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406d10:	4b1f      	ldr	r3, [pc, #124]	; (406d90 <vTaskSuspend+0x88>)
  406d12:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  406d14:	4b1f      	ldr	r3, [pc, #124]	; (406d94 <vTaskSuspend+0x8c>)
  406d16:	681b      	ldr	r3, [r3, #0]
  406d18:	687a      	ldr	r2, [r7, #4]
  406d1a:	429a      	cmp	r2, r3
  406d1c:	d101      	bne.n	406d22 <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  406d1e:	2300      	movs	r3, #0
  406d20:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  406d22:	687b      	ldr	r3, [r7, #4]
  406d24:	2b00      	cmp	r3, #0
  406d26:	d102      	bne.n	406d2e <vTaskSuspend+0x26>
  406d28:	4b1a      	ldr	r3, [pc, #104]	; (406d94 <vTaskSuspend+0x8c>)
  406d2a:	681b      	ldr	r3, [r3, #0]
  406d2c:	e000      	b.n	406d30 <vTaskSuspend+0x28>
  406d2e:	687b      	ldr	r3, [r7, #4]
  406d30:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406d32:	68fb      	ldr	r3, [r7, #12]
  406d34:	3304      	adds	r3, #4
  406d36:	4618      	mov	r0, r3
  406d38:	4b17      	ldr	r3, [pc, #92]	; (406d98 <vTaskSuspend+0x90>)
  406d3a:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406d3c:	68fb      	ldr	r3, [r7, #12]
  406d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406d40:	2b00      	cmp	r3, #0
  406d42:	d004      	beq.n	406d4e <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  406d44:	68fb      	ldr	r3, [r7, #12]
  406d46:	3318      	adds	r3, #24
  406d48:	4618      	mov	r0, r3
  406d4a:	4b13      	ldr	r3, [pc, #76]	; (406d98 <vTaskSuspend+0x90>)
  406d4c:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  406d4e:	68fb      	ldr	r3, [r7, #12]
  406d50:	3304      	adds	r3, #4
  406d52:	4812      	ldr	r0, [pc, #72]	; (406d9c <vTaskSuspend+0x94>)
  406d54:	4619      	mov	r1, r3
  406d56:	4b12      	ldr	r3, [pc, #72]	; (406da0 <vTaskSuspend+0x98>)
  406d58:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  406d5a:	4b12      	ldr	r3, [pc, #72]	; (406da4 <vTaskSuspend+0x9c>)
  406d5c:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  406d5e:	687b      	ldr	r3, [r7, #4]
  406d60:	2b00      	cmp	r3, #0
  406d62:	d112      	bne.n	406d8a <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  406d64:	4b10      	ldr	r3, [pc, #64]	; (406da8 <vTaskSuspend+0xa0>)
  406d66:	681b      	ldr	r3, [r3, #0]
  406d68:	2b00      	cmp	r3, #0
  406d6a:	d002      	beq.n	406d72 <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  406d6c:	4b0f      	ldr	r3, [pc, #60]	; (406dac <vTaskSuspend+0xa4>)
  406d6e:	4798      	blx	r3
  406d70:	e00b      	b.n	406d8a <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  406d72:	4b0a      	ldr	r3, [pc, #40]	; (406d9c <vTaskSuspend+0x94>)
  406d74:	681a      	ldr	r2, [r3, #0]
  406d76:	4b0e      	ldr	r3, [pc, #56]	; (406db0 <vTaskSuspend+0xa8>)
  406d78:	681b      	ldr	r3, [r3, #0]
  406d7a:	429a      	cmp	r2, r3
  406d7c:	d103      	bne.n	406d86 <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  406d7e:	4b05      	ldr	r3, [pc, #20]	; (406d94 <vTaskSuspend+0x8c>)
  406d80:	2200      	movs	r2, #0
  406d82:	601a      	str	r2, [r3, #0]
  406d84:	e001      	b.n	406d8a <vTaskSuspend+0x82>
				}
				else
				{
					vTaskSwitchContext();
  406d86:	4b0b      	ldr	r3, [pc, #44]	; (406db4 <vTaskSuspend+0xac>)
  406d88:	4798      	blx	r3
				}
			}
		}
	}
  406d8a:	3710      	adds	r7, #16
  406d8c:	46bd      	mov	sp, r7
  406d8e:	bd80      	pop	{r7, pc}
  406d90:	00405dd1 	.word	0x00405dd1
  406d94:	20003d74 	.word	0x20003d74
  406d98:	00405bfd 	.word	0x00405bfd
  406d9c:	20003e4c 	.word	0x20003e4c
  406da0:	00405b3d 	.word	0x00405b3d
  406da4:	00405ded 	.word	0x00405ded
  406da8:	20003e70 	.word	0x20003e70
  406dac:	00405db9 	.word	0x00405db9
  406db0:	20003e60 	.word	0x20003e60
  406db4:	00407209 	.word	0x00407209

00406db8 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  406db8:	b580      	push	{r7, lr}
  406dba:	b084      	sub	sp, #16
  406dbc:	af00      	add	r7, sp, #0
  406dbe:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  406dc0:	2300      	movs	r3, #0
  406dc2:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  406dc4:	687b      	ldr	r3, [r7, #4]
  406dc6:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  406dc8:	687b      	ldr	r3, [r7, #4]
  406dca:	2b00      	cmp	r3, #0
  406dcc:	d103      	bne.n	406dd6 <xTaskIsTaskSuspended+0x1e>
  406dce:	4b0c      	ldr	r3, [pc, #48]	; (406e00 <xTaskIsTaskSuspended+0x48>)
  406dd0:	4798      	blx	r3
  406dd2:	bf00      	nop
  406dd4:	e7fd      	b.n	406dd2 <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  406dd6:	68bb      	ldr	r3, [r7, #8]
  406dd8:	695a      	ldr	r2, [r3, #20]
  406dda:	4b0a      	ldr	r3, [pc, #40]	; (406e04 <xTaskIsTaskSuspended+0x4c>)
  406ddc:	429a      	cmp	r2, r3
  406dde:	d10a      	bne.n	406df6 <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  406de0:	68bb      	ldr	r3, [r7, #8]
  406de2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  406de4:	4b08      	ldr	r3, [pc, #32]	; (406e08 <xTaskIsTaskSuspended+0x50>)
  406de6:	429a      	cmp	r2, r3
  406de8:	d005      	beq.n	406df6 <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  406dea:	68bb      	ldr	r3, [r7, #8]
  406dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406dee:	2b00      	cmp	r3, #0
  406df0:	d101      	bne.n	406df6 <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  406df2:	2301      	movs	r3, #1
  406df4:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  406df6:	68fb      	ldr	r3, [r7, #12]
	}
  406df8:	4618      	mov	r0, r3
  406dfa:	3710      	adds	r7, #16
  406dfc:	46bd      	mov	sp, r7
  406dfe:	bd80      	pop	{r7, pc}
  406e00:	00405e15 	.word	0x00405e15
  406e04:	20003e4c 	.word	0x20003e4c
  406e08:	20003e20 	.word	0x20003e20

00406e0c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  406e0c:	b580      	push	{r7, lr}
  406e0e:	b084      	sub	sp, #16
  406e10:	af00      	add	r7, sp, #0
  406e12:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  406e14:	687b      	ldr	r3, [r7, #4]
  406e16:	2b00      	cmp	r3, #0
  406e18:	d103      	bne.n	406e22 <vTaskResume+0x16>
  406e1a:	4b20      	ldr	r3, [pc, #128]	; (406e9c <vTaskResume+0x90>)
  406e1c:	4798      	blx	r3
  406e1e:	bf00      	nop
  406e20:	e7fd      	b.n	406e1e <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  406e22:	687b      	ldr	r3, [r7, #4]
  406e24:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  406e26:	68fb      	ldr	r3, [r7, #12]
  406e28:	2b00      	cmp	r3, #0
  406e2a:	d034      	beq.n	406e96 <vTaskResume+0x8a>
  406e2c:	4b1c      	ldr	r3, [pc, #112]	; (406ea0 <vTaskResume+0x94>)
  406e2e:	681b      	ldr	r3, [r3, #0]
  406e30:	68fa      	ldr	r2, [r7, #12]
  406e32:	429a      	cmp	r2, r3
  406e34:	d02f      	beq.n	406e96 <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  406e36:	4b1b      	ldr	r3, [pc, #108]	; (406ea4 <vTaskResume+0x98>)
  406e38:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  406e3a:	68f8      	ldr	r0, [r7, #12]
  406e3c:	4b1a      	ldr	r3, [pc, #104]	; (406ea8 <vTaskResume+0x9c>)
  406e3e:	4798      	blx	r3
  406e40:	4603      	mov	r3, r0
  406e42:	2b01      	cmp	r3, #1
  406e44:	d125      	bne.n	406e92 <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  406e46:	68fb      	ldr	r3, [r7, #12]
  406e48:	3304      	adds	r3, #4
  406e4a:	4618      	mov	r0, r3
  406e4c:	4b17      	ldr	r3, [pc, #92]	; (406eac <vTaskResume+0xa0>)
  406e4e:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  406e50:	68fb      	ldr	r3, [r7, #12]
  406e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e54:	4b16      	ldr	r3, [pc, #88]	; (406eb0 <vTaskResume+0xa4>)
  406e56:	681b      	ldr	r3, [r3, #0]
  406e58:	429a      	cmp	r2, r3
  406e5a:	d903      	bls.n	406e64 <vTaskResume+0x58>
  406e5c:	68fb      	ldr	r3, [r7, #12]
  406e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e60:	4b13      	ldr	r3, [pc, #76]	; (406eb0 <vTaskResume+0xa4>)
  406e62:	601a      	str	r2, [r3, #0]
  406e64:	68fb      	ldr	r3, [r7, #12]
  406e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e68:	4613      	mov	r3, r2
  406e6a:	009b      	lsls	r3, r3, #2
  406e6c:	4413      	add	r3, r2
  406e6e:	009b      	lsls	r3, r3, #2
  406e70:	4a10      	ldr	r2, [pc, #64]	; (406eb4 <vTaskResume+0xa8>)
  406e72:	441a      	add	r2, r3
  406e74:	68fb      	ldr	r3, [r7, #12]
  406e76:	3304      	adds	r3, #4
  406e78:	4610      	mov	r0, r2
  406e7a:	4619      	mov	r1, r3
  406e7c:	4b0e      	ldr	r3, [pc, #56]	; (406eb8 <vTaskResume+0xac>)
  406e7e:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406e80:	68fb      	ldr	r3, [r7, #12]
  406e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e84:	4b06      	ldr	r3, [pc, #24]	; (406ea0 <vTaskResume+0x94>)
  406e86:	681b      	ldr	r3, [r3, #0]
  406e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406e8a:	429a      	cmp	r2, r3
  406e8c:	d301      	bcc.n	406e92 <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  406e8e:	4b0b      	ldr	r3, [pc, #44]	; (406ebc <vTaskResume+0xb0>)
  406e90:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  406e92:	4b0b      	ldr	r3, [pc, #44]	; (406ec0 <vTaskResume+0xb4>)
  406e94:	4798      	blx	r3
		}
	}
  406e96:	3710      	adds	r7, #16
  406e98:	46bd      	mov	sp, r7
  406e9a:	bd80      	pop	{r7, pc}
  406e9c:	00405e15 	.word	0x00405e15
  406ea0:	20003d74 	.word	0x20003d74
  406ea4:	00405dd1 	.word	0x00405dd1
  406ea8:	00406db9 	.word	0x00406db9
  406eac:	00405bfd 	.word	0x00405bfd
  406eb0:	20003e6c 	.word	0x20003e6c
  406eb4:	20003d78 	.word	0x20003d78
  406eb8:	00405b3d 	.word	0x00405b3d
  406ebc:	00405db9 	.word	0x00405db9
  406ec0:	00405ded 	.word	0x00405ded

00406ec4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  406ec4:	b590      	push	{r4, r7, lr}
  406ec6:	b087      	sub	sp, #28
  406ec8:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  406eca:	2300      	movs	r3, #0
  406ecc:	9300      	str	r3, [sp, #0]
  406ece:	2300      	movs	r3, #0
  406ed0:	9301      	str	r3, [sp, #4]
  406ed2:	2300      	movs	r3, #0
  406ed4:	9302      	str	r3, [sp, #8]
  406ed6:	2300      	movs	r3, #0
  406ed8:	9303      	str	r3, [sp, #12]
  406eda:	4812      	ldr	r0, [pc, #72]	; (406f24 <vTaskStartScheduler+0x60>)
  406edc:	4912      	ldr	r1, [pc, #72]	; (406f28 <vTaskStartScheduler+0x64>)
  406ede:	2246      	movs	r2, #70	; 0x46
  406ee0:	2300      	movs	r3, #0
  406ee2:	4c12      	ldr	r4, [pc, #72]	; (406f2c <vTaskStartScheduler+0x68>)
  406ee4:	47a0      	blx	r4
  406ee6:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  406ee8:	687b      	ldr	r3, [r7, #4]
  406eea:	2b01      	cmp	r3, #1
  406eec:	d102      	bne.n	406ef4 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  406eee:	4b10      	ldr	r3, [pc, #64]	; (406f30 <vTaskStartScheduler+0x6c>)
  406ef0:	4798      	blx	r3
  406ef2:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  406ef4:	687b      	ldr	r3, [r7, #4]
  406ef6:	2b01      	cmp	r3, #1
  406ef8:	d109      	bne.n	406f0e <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  406efa:	4b0e      	ldr	r3, [pc, #56]	; (406f34 <vTaskStartScheduler+0x70>)
  406efc:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  406efe:	4b0e      	ldr	r3, [pc, #56]	; (406f38 <vTaskStartScheduler+0x74>)
  406f00:	2201      	movs	r2, #1
  406f02:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  406f04:	4b0d      	ldr	r3, [pc, #52]	; (406f3c <vTaskStartScheduler+0x78>)
  406f06:	2200      	movs	r2, #0
  406f08:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  406f0a:	4b0d      	ldr	r3, [pc, #52]	; (406f40 <vTaskStartScheduler+0x7c>)
  406f0c:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  406f0e:	687b      	ldr	r3, [r7, #4]
  406f10:	2b00      	cmp	r3, #0
  406f12:	d103      	bne.n	406f1c <vTaskStartScheduler+0x58>
  406f14:	4b07      	ldr	r3, [pc, #28]	; (406f34 <vTaskStartScheduler+0x70>)
  406f16:	4798      	blx	r3
  406f18:	bf00      	nop
  406f1a:	e7fd      	b.n	406f18 <vTaskStartScheduler+0x54>
}
  406f1c:	370c      	adds	r7, #12
  406f1e:	46bd      	mov	sp, r7
  406f20:	bd90      	pop	{r4, r7, pc}
  406f22:	bf00      	nop
  406f24:	00407575 	.word	0x00407575
  406f28:	0041355c 	.word	0x0041355c
  406f2c:	00406a39 	.word	0x00406a39
  406f30:	004079b9 	.word	0x004079b9
  406f34:	00405e15 	.word	0x00405e15
  406f38:	20003e70 	.word	0x20003e70
  406f3c:	20003e64 	.word	0x20003e64
  406f40:	00405d79 	.word	0x00405d79

00406f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  406f44:	b480      	push	{r7}
  406f46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  406f48:	4b04      	ldr	r3, [pc, #16]	; (406f5c <vTaskSuspendAll+0x18>)
  406f4a:	681b      	ldr	r3, [r3, #0]
  406f4c:	1c5a      	adds	r2, r3, #1
  406f4e:	4b03      	ldr	r3, [pc, #12]	; (406f5c <vTaskSuspendAll+0x18>)
  406f50:	601a      	str	r2, [r3, #0]
}
  406f52:	46bd      	mov	sp, r7
  406f54:	f85d 7b04 	ldr.w	r7, [sp], #4
  406f58:	4770      	bx	lr
  406f5a:	bf00      	nop
  406f5c:	20003e74 	.word	0x20003e74

00406f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  406f60:	b590      	push	{r4, r7, lr}
  406f62:	b083      	sub	sp, #12
  406f64:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  406f66:	2300      	movs	r3, #0
  406f68:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  406f6a:	4b36      	ldr	r3, [pc, #216]	; (407044 <xTaskResumeAll+0xe4>)
  406f6c:	681b      	ldr	r3, [r3, #0]
  406f6e:	2b00      	cmp	r3, #0
  406f70:	d103      	bne.n	406f7a <xTaskResumeAll+0x1a>
  406f72:	4b35      	ldr	r3, [pc, #212]	; (407048 <xTaskResumeAll+0xe8>)
  406f74:	4798      	blx	r3
  406f76:	bf00      	nop
  406f78:	e7fd      	b.n	406f76 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  406f7a:	4b34      	ldr	r3, [pc, #208]	; (40704c <xTaskResumeAll+0xec>)
  406f7c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  406f7e:	4b31      	ldr	r3, [pc, #196]	; (407044 <xTaskResumeAll+0xe4>)
  406f80:	681b      	ldr	r3, [r3, #0]
  406f82:	1e5a      	subs	r2, r3, #1
  406f84:	4b2f      	ldr	r3, [pc, #188]	; (407044 <xTaskResumeAll+0xe4>)
  406f86:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406f88:	4b2e      	ldr	r3, [pc, #184]	; (407044 <xTaskResumeAll+0xe4>)
  406f8a:	681b      	ldr	r3, [r3, #0]
  406f8c:	2b00      	cmp	r3, #0
  406f8e:	d152      	bne.n	407036 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  406f90:	4b2f      	ldr	r3, [pc, #188]	; (407050 <xTaskResumeAll+0xf0>)
  406f92:	681b      	ldr	r3, [r3, #0]
  406f94:	2b00      	cmp	r3, #0
  406f96:	d04e      	beq.n	407036 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  406f98:	2300      	movs	r3, #0
  406f9a:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406f9c:	e027      	b.n	406fee <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  406f9e:	4b2d      	ldr	r3, [pc, #180]	; (407054 <xTaskResumeAll+0xf4>)
  406fa0:	68db      	ldr	r3, [r3, #12]
  406fa2:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  406fa4:	f104 0318 	add.w	r3, r4, #24
  406fa8:	4618      	mov	r0, r3
  406faa:	4b2b      	ldr	r3, [pc, #172]	; (407058 <xTaskResumeAll+0xf8>)
  406fac:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406fae:	1d23      	adds	r3, r4, #4
  406fb0:	4618      	mov	r0, r3
  406fb2:	4b29      	ldr	r3, [pc, #164]	; (407058 <xTaskResumeAll+0xf8>)
  406fb4:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  406fb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406fb8:	4b28      	ldr	r3, [pc, #160]	; (40705c <xTaskResumeAll+0xfc>)
  406fba:	681b      	ldr	r3, [r3, #0]
  406fbc:	429a      	cmp	r2, r3
  406fbe:	d902      	bls.n	406fc6 <xTaskResumeAll+0x66>
  406fc0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406fc2:	4b26      	ldr	r3, [pc, #152]	; (40705c <xTaskResumeAll+0xfc>)
  406fc4:	601a      	str	r2, [r3, #0]
  406fc6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406fc8:	4613      	mov	r3, r2
  406fca:	009b      	lsls	r3, r3, #2
  406fcc:	4413      	add	r3, r2
  406fce:	009b      	lsls	r3, r3, #2
  406fd0:	4a23      	ldr	r2, [pc, #140]	; (407060 <xTaskResumeAll+0x100>)
  406fd2:	441a      	add	r2, r3
  406fd4:	1d23      	adds	r3, r4, #4
  406fd6:	4610      	mov	r0, r2
  406fd8:	4619      	mov	r1, r3
  406fda:	4b22      	ldr	r3, [pc, #136]	; (407064 <xTaskResumeAll+0x104>)
  406fdc:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406fde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406fe0:	4b21      	ldr	r3, [pc, #132]	; (407068 <xTaskResumeAll+0x108>)
  406fe2:	681b      	ldr	r3, [r3, #0]
  406fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406fe6:	429a      	cmp	r2, r3
  406fe8:	d301      	bcc.n	406fee <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  406fea:	2301      	movs	r3, #1
  406fec:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406fee:	4b19      	ldr	r3, [pc, #100]	; (407054 <xTaskResumeAll+0xf4>)
  406ff0:	681b      	ldr	r3, [r3, #0]
  406ff2:	2b00      	cmp	r3, #0
  406ff4:	d1d3      	bne.n	406f9e <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406ff6:	4b1d      	ldr	r3, [pc, #116]	; (40706c <xTaskResumeAll+0x10c>)
  406ff8:	681b      	ldr	r3, [r3, #0]
  406ffa:	2b00      	cmp	r3, #0
  406ffc:	d00d      	beq.n	40701a <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406ffe:	e006      	b.n	40700e <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  407000:	4b1b      	ldr	r3, [pc, #108]	; (407070 <xTaskResumeAll+0x110>)
  407002:	4798      	blx	r3
						--uxMissedTicks;
  407004:	4b19      	ldr	r3, [pc, #100]	; (40706c <xTaskResumeAll+0x10c>)
  407006:	681b      	ldr	r3, [r3, #0]
  407008:	1e5a      	subs	r2, r3, #1
  40700a:	4b18      	ldr	r3, [pc, #96]	; (40706c <xTaskResumeAll+0x10c>)
  40700c:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40700e:	4b17      	ldr	r3, [pc, #92]	; (40706c <xTaskResumeAll+0x10c>)
  407010:	681b      	ldr	r3, [r3, #0]
  407012:	2b00      	cmp	r3, #0
  407014:	d1f4      	bne.n	407000 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  407016:	2301      	movs	r3, #1
  407018:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40701a:	683b      	ldr	r3, [r7, #0]
  40701c:	2b01      	cmp	r3, #1
  40701e:	d003      	beq.n	407028 <xTaskResumeAll+0xc8>
  407020:	4b14      	ldr	r3, [pc, #80]	; (407074 <xTaskResumeAll+0x114>)
  407022:	681b      	ldr	r3, [r3, #0]
  407024:	2b01      	cmp	r3, #1
  407026:	d106      	bne.n	407036 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  407028:	2301      	movs	r3, #1
  40702a:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  40702c:	4b11      	ldr	r3, [pc, #68]	; (407074 <xTaskResumeAll+0x114>)
  40702e:	2200      	movs	r2, #0
  407030:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  407032:	4b11      	ldr	r3, [pc, #68]	; (407078 <xTaskResumeAll+0x118>)
  407034:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  407036:	4b11      	ldr	r3, [pc, #68]	; (40707c <xTaskResumeAll+0x11c>)
  407038:	4798      	blx	r3

	return xAlreadyYielded;
  40703a:	687b      	ldr	r3, [r7, #4]
}
  40703c:	4618      	mov	r0, r3
  40703e:	370c      	adds	r7, #12
  407040:	46bd      	mov	sp, r7
  407042:	bd90      	pop	{r4, r7, pc}
  407044:	20003e74 	.word	0x20003e74
  407048:	00405e15 	.word	0x00405e15
  40704c:	00405dd1 	.word	0x00405dd1
  407050:	20003e60 	.word	0x20003e60
  407054:	20003e20 	.word	0x20003e20
  407058:	00405bfd 	.word	0x00405bfd
  40705c:	20003e6c 	.word	0x20003e6c
  407060:	20003d78 	.word	0x20003d78
  407064:	00405b3d 	.word	0x00405b3d
  407068:	20003d74 	.word	0x20003d74
  40706c:	20003e78 	.word	0x20003e78
  407070:	004070ad 	.word	0x004070ad
  407074:	20003e7c 	.word	0x20003e7c
  407078:	00405db9 	.word	0x00405db9
  40707c:	00405ded 	.word	0x00405ded

00407080 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  407080:	b580      	push	{r7, lr}
  407082:	b082      	sub	sp, #8
  407084:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  407086:	4b06      	ldr	r3, [pc, #24]	; (4070a0 <xTaskGetTickCount+0x20>)
  407088:	4798      	blx	r3
	{
		xTicks = xTickCount;
  40708a:	4b06      	ldr	r3, [pc, #24]	; (4070a4 <xTaskGetTickCount+0x24>)
  40708c:	681b      	ldr	r3, [r3, #0]
  40708e:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  407090:	4b05      	ldr	r3, [pc, #20]	; (4070a8 <xTaskGetTickCount+0x28>)
  407092:	4798      	blx	r3

	return xTicks;
  407094:	687b      	ldr	r3, [r7, #4]
}
  407096:	4618      	mov	r0, r3
  407098:	3708      	adds	r7, #8
  40709a:	46bd      	mov	sp, r7
  40709c:	bd80      	pop	{r7, pc}
  40709e:	bf00      	nop
  4070a0:	00405dd1 	.word	0x00405dd1
  4070a4:	20003e64 	.word	0x20003e64
  4070a8:	00405ded 	.word	0x00405ded

004070ac <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4070ac:	b580      	push	{r7, lr}
  4070ae:	b084      	sub	sp, #16
  4070b0:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4070b2:	4b48      	ldr	r3, [pc, #288]	; (4071d4 <vTaskIncrementTick+0x128>)
  4070b4:	681b      	ldr	r3, [r3, #0]
  4070b6:	2b00      	cmp	r3, #0
  4070b8:	d17c      	bne.n	4071b4 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  4070ba:	4b47      	ldr	r3, [pc, #284]	; (4071d8 <vTaskIncrementTick+0x12c>)
  4070bc:	681b      	ldr	r3, [r3, #0]
  4070be:	1c5a      	adds	r2, r3, #1
  4070c0:	4b45      	ldr	r3, [pc, #276]	; (4071d8 <vTaskIncrementTick+0x12c>)
  4070c2:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  4070c4:	4b44      	ldr	r3, [pc, #272]	; (4071d8 <vTaskIncrementTick+0x12c>)
  4070c6:	681b      	ldr	r3, [r3, #0]
  4070c8:	2b00      	cmp	r3, #0
  4070ca:	d12a      	bne.n	407122 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4070cc:	4b43      	ldr	r3, [pc, #268]	; (4071dc <vTaskIncrementTick+0x130>)
  4070ce:	681b      	ldr	r3, [r3, #0]
  4070d0:	681b      	ldr	r3, [r3, #0]
  4070d2:	2b00      	cmp	r3, #0
  4070d4:	d003      	beq.n	4070de <vTaskIncrementTick+0x32>
  4070d6:	4b42      	ldr	r3, [pc, #264]	; (4071e0 <vTaskIncrementTick+0x134>)
  4070d8:	4798      	blx	r3
  4070da:	bf00      	nop
  4070dc:	e7fd      	b.n	4070da <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  4070de:	4b3f      	ldr	r3, [pc, #252]	; (4071dc <vTaskIncrementTick+0x130>)
  4070e0:	681b      	ldr	r3, [r3, #0]
  4070e2:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4070e4:	4b3f      	ldr	r3, [pc, #252]	; (4071e4 <vTaskIncrementTick+0x138>)
  4070e6:	681a      	ldr	r2, [r3, #0]
  4070e8:	4b3c      	ldr	r3, [pc, #240]	; (4071dc <vTaskIncrementTick+0x130>)
  4070ea:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4070ec:	4b3d      	ldr	r3, [pc, #244]	; (4071e4 <vTaskIncrementTick+0x138>)
  4070ee:	68fa      	ldr	r2, [r7, #12]
  4070f0:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  4070f2:	4b3d      	ldr	r3, [pc, #244]	; (4071e8 <vTaskIncrementTick+0x13c>)
  4070f4:	681b      	ldr	r3, [r3, #0]
  4070f6:	1c5a      	adds	r2, r3, #1
  4070f8:	4b3b      	ldr	r3, [pc, #236]	; (4071e8 <vTaskIncrementTick+0x13c>)
  4070fa:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4070fc:	4b37      	ldr	r3, [pc, #220]	; (4071dc <vTaskIncrementTick+0x130>)
  4070fe:	681b      	ldr	r3, [r3, #0]
  407100:	681b      	ldr	r3, [r3, #0]
  407102:	2b00      	cmp	r3, #0
  407104:	d104      	bne.n	407110 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  407106:	4b39      	ldr	r3, [pc, #228]	; (4071ec <vTaskIncrementTick+0x140>)
  407108:	f04f 32ff 	mov.w	r2, #4294967295
  40710c:	601a      	str	r2, [r3, #0]
  40710e:	e008      	b.n	407122 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  407110:	4b32      	ldr	r3, [pc, #200]	; (4071dc <vTaskIncrementTick+0x130>)
  407112:	681b      	ldr	r3, [r3, #0]
  407114:	68db      	ldr	r3, [r3, #12]
  407116:	68db      	ldr	r3, [r3, #12]
  407118:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40711a:	68bb      	ldr	r3, [r7, #8]
  40711c:	685a      	ldr	r2, [r3, #4]
  40711e:	4b33      	ldr	r3, [pc, #204]	; (4071ec <vTaskIncrementTick+0x140>)
  407120:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  407122:	4b2d      	ldr	r3, [pc, #180]	; (4071d8 <vTaskIncrementTick+0x12c>)
  407124:	681a      	ldr	r2, [r3, #0]
  407126:	4b31      	ldr	r3, [pc, #196]	; (4071ec <vTaskIncrementTick+0x140>)
  407128:	681b      	ldr	r3, [r3, #0]
  40712a:	429a      	cmp	r2, r3
  40712c:	d341      	bcc.n	4071b2 <vTaskIncrementTick+0x106>
  40712e:	4b2b      	ldr	r3, [pc, #172]	; (4071dc <vTaskIncrementTick+0x130>)
  407130:	681b      	ldr	r3, [r3, #0]
  407132:	681b      	ldr	r3, [r3, #0]
  407134:	2b00      	cmp	r3, #0
  407136:	d104      	bne.n	407142 <vTaskIncrementTick+0x96>
  407138:	4b2c      	ldr	r3, [pc, #176]	; (4071ec <vTaskIncrementTick+0x140>)
  40713a:	f04f 32ff 	mov.w	r2, #4294967295
  40713e:	601a      	str	r2, [r3, #0]
  407140:	e037      	b.n	4071b2 <vTaskIncrementTick+0x106>
  407142:	4b26      	ldr	r3, [pc, #152]	; (4071dc <vTaskIncrementTick+0x130>)
  407144:	681b      	ldr	r3, [r3, #0]
  407146:	68db      	ldr	r3, [r3, #12]
  407148:	68db      	ldr	r3, [r3, #12]
  40714a:	60bb      	str	r3, [r7, #8]
  40714c:	68bb      	ldr	r3, [r7, #8]
  40714e:	685b      	ldr	r3, [r3, #4]
  407150:	607b      	str	r3, [r7, #4]
  407152:	4b21      	ldr	r3, [pc, #132]	; (4071d8 <vTaskIncrementTick+0x12c>)
  407154:	681a      	ldr	r2, [r3, #0]
  407156:	687b      	ldr	r3, [r7, #4]
  407158:	429a      	cmp	r2, r3
  40715a:	d203      	bcs.n	407164 <vTaskIncrementTick+0xb8>
  40715c:	4b23      	ldr	r3, [pc, #140]	; (4071ec <vTaskIncrementTick+0x140>)
  40715e:	687a      	ldr	r2, [r7, #4]
  407160:	601a      	str	r2, [r3, #0]
  407162:	e026      	b.n	4071b2 <vTaskIncrementTick+0x106>
  407164:	68bb      	ldr	r3, [r7, #8]
  407166:	3304      	adds	r3, #4
  407168:	4618      	mov	r0, r3
  40716a:	4b21      	ldr	r3, [pc, #132]	; (4071f0 <vTaskIncrementTick+0x144>)
  40716c:	4798      	blx	r3
  40716e:	68bb      	ldr	r3, [r7, #8]
  407170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407172:	2b00      	cmp	r3, #0
  407174:	d004      	beq.n	407180 <vTaskIncrementTick+0xd4>
  407176:	68bb      	ldr	r3, [r7, #8]
  407178:	3318      	adds	r3, #24
  40717a:	4618      	mov	r0, r3
  40717c:	4b1c      	ldr	r3, [pc, #112]	; (4071f0 <vTaskIncrementTick+0x144>)
  40717e:	4798      	blx	r3
  407180:	68bb      	ldr	r3, [r7, #8]
  407182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407184:	4b1b      	ldr	r3, [pc, #108]	; (4071f4 <vTaskIncrementTick+0x148>)
  407186:	681b      	ldr	r3, [r3, #0]
  407188:	429a      	cmp	r2, r3
  40718a:	d903      	bls.n	407194 <vTaskIncrementTick+0xe8>
  40718c:	68bb      	ldr	r3, [r7, #8]
  40718e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407190:	4b18      	ldr	r3, [pc, #96]	; (4071f4 <vTaskIncrementTick+0x148>)
  407192:	601a      	str	r2, [r3, #0]
  407194:	68bb      	ldr	r3, [r7, #8]
  407196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407198:	4613      	mov	r3, r2
  40719a:	009b      	lsls	r3, r3, #2
  40719c:	4413      	add	r3, r2
  40719e:	009b      	lsls	r3, r3, #2
  4071a0:	4a15      	ldr	r2, [pc, #84]	; (4071f8 <vTaskIncrementTick+0x14c>)
  4071a2:	441a      	add	r2, r3
  4071a4:	68bb      	ldr	r3, [r7, #8]
  4071a6:	3304      	adds	r3, #4
  4071a8:	4610      	mov	r0, r2
  4071aa:	4619      	mov	r1, r3
  4071ac:	4b13      	ldr	r3, [pc, #76]	; (4071fc <vTaskIncrementTick+0x150>)
  4071ae:	4798      	blx	r3
  4071b0:	e7bd      	b.n	40712e <vTaskIncrementTick+0x82>
  4071b2:	e006      	b.n	4071c2 <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  4071b4:	4b12      	ldr	r3, [pc, #72]	; (407200 <vTaskIncrementTick+0x154>)
  4071b6:	681b      	ldr	r3, [r3, #0]
  4071b8:	1c5a      	adds	r2, r3, #1
  4071ba:	4b11      	ldr	r3, [pc, #68]	; (407200 <vTaskIncrementTick+0x154>)
  4071bc:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  4071be:	4b11      	ldr	r3, [pc, #68]	; (407204 <vTaskIncrementTick+0x158>)
  4071c0:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  4071c2:	4b0f      	ldr	r3, [pc, #60]	; (407200 <vTaskIncrementTick+0x154>)
  4071c4:	681b      	ldr	r3, [r3, #0]
  4071c6:	2b00      	cmp	r3, #0
  4071c8:	d101      	bne.n	4071ce <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  4071ca:	4b0e      	ldr	r3, [pc, #56]	; (407204 <vTaskIncrementTick+0x158>)
  4071cc:	4798      	blx	r3
		}
	}
	#endif
}
  4071ce:	3710      	adds	r7, #16
  4071d0:	46bd      	mov	sp, r7
  4071d2:	bd80      	pop	{r7, pc}
  4071d4:	20003e74 	.word	0x20003e74
  4071d8:	20003e64 	.word	0x20003e64
  4071dc:	20003e18 	.word	0x20003e18
  4071e0:	00405e15 	.word	0x00405e15
  4071e4:	20003e1c 	.word	0x20003e1c
  4071e8:	20003e80 	.word	0x20003e80
  4071ec:	20000144 	.word	0x20000144
  4071f0:	00405bfd 	.word	0x00405bfd
  4071f4:	20003e6c 	.word	0x20003e6c
  4071f8:	20003d78 	.word	0x20003d78
  4071fc:	00405b3d 	.word	0x00405b3d
  407200:	20003e78 	.word	0x20003e78
  407204:	00408901 	.word	0x00408901

00407208 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  407208:	b580      	push	{r7, lr}
  40720a:	b082      	sub	sp, #8
  40720c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40720e:	4b2a      	ldr	r3, [pc, #168]	; (4072b8 <vTaskSwitchContext+0xb0>)
  407210:	681b      	ldr	r3, [r3, #0]
  407212:	2b00      	cmp	r3, #0
  407214:	d003      	beq.n	40721e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  407216:	4b29      	ldr	r3, [pc, #164]	; (4072bc <vTaskSwitchContext+0xb4>)
  407218:	2201      	movs	r2, #1
  40721a:	601a      	str	r2, [r3, #0]
  40721c:	e048      	b.n	4072b0 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  40721e:	4b28      	ldr	r3, [pc, #160]	; (4072c0 <vTaskSwitchContext+0xb8>)
  407220:	681b      	ldr	r3, [r3, #0]
  407222:	681a      	ldr	r2, [r3, #0]
  407224:	4b26      	ldr	r3, [pc, #152]	; (4072c0 <vTaskSwitchContext+0xb8>)
  407226:	681b      	ldr	r3, [r3, #0]
  407228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40722a:	429a      	cmp	r2, r3
  40722c:	d809      	bhi.n	407242 <vTaskSwitchContext+0x3a>
  40722e:	4b24      	ldr	r3, [pc, #144]	; (4072c0 <vTaskSwitchContext+0xb8>)
  407230:	681a      	ldr	r2, [r3, #0]
  407232:	4b23      	ldr	r3, [pc, #140]	; (4072c0 <vTaskSwitchContext+0xb8>)
  407234:	681b      	ldr	r3, [r3, #0]
  407236:	3334      	adds	r3, #52	; 0x34
  407238:	4610      	mov	r0, r2
  40723a:	4619      	mov	r1, r3
  40723c:	4b21      	ldr	r3, [pc, #132]	; (4072c4 <vTaskSwitchContext+0xbc>)
  40723e:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  407240:	e00d      	b.n	40725e <vTaskSwitchContext+0x56>
  407242:	e00c      	b.n	40725e <vTaskSwitchContext+0x56>
  407244:	4b20      	ldr	r3, [pc, #128]	; (4072c8 <vTaskSwitchContext+0xc0>)
  407246:	681b      	ldr	r3, [r3, #0]
  407248:	2b00      	cmp	r3, #0
  40724a:	d103      	bne.n	407254 <vTaskSwitchContext+0x4c>
  40724c:	4b1f      	ldr	r3, [pc, #124]	; (4072cc <vTaskSwitchContext+0xc4>)
  40724e:	4798      	blx	r3
  407250:	bf00      	nop
  407252:	e7fd      	b.n	407250 <vTaskSwitchContext+0x48>
  407254:	4b1c      	ldr	r3, [pc, #112]	; (4072c8 <vTaskSwitchContext+0xc0>)
  407256:	681b      	ldr	r3, [r3, #0]
  407258:	1e5a      	subs	r2, r3, #1
  40725a:	4b1b      	ldr	r3, [pc, #108]	; (4072c8 <vTaskSwitchContext+0xc0>)
  40725c:	601a      	str	r2, [r3, #0]
  40725e:	4b1a      	ldr	r3, [pc, #104]	; (4072c8 <vTaskSwitchContext+0xc0>)
  407260:	681a      	ldr	r2, [r3, #0]
  407262:	491b      	ldr	r1, [pc, #108]	; (4072d0 <vTaskSwitchContext+0xc8>)
  407264:	4613      	mov	r3, r2
  407266:	009b      	lsls	r3, r3, #2
  407268:	4413      	add	r3, r2
  40726a:	009b      	lsls	r3, r3, #2
  40726c:	440b      	add	r3, r1
  40726e:	681b      	ldr	r3, [r3, #0]
  407270:	2b00      	cmp	r3, #0
  407272:	d0e7      	beq.n	407244 <vTaskSwitchContext+0x3c>
  407274:	4b14      	ldr	r3, [pc, #80]	; (4072c8 <vTaskSwitchContext+0xc0>)
  407276:	681a      	ldr	r2, [r3, #0]
  407278:	4613      	mov	r3, r2
  40727a:	009b      	lsls	r3, r3, #2
  40727c:	4413      	add	r3, r2
  40727e:	009b      	lsls	r3, r3, #2
  407280:	4a13      	ldr	r2, [pc, #76]	; (4072d0 <vTaskSwitchContext+0xc8>)
  407282:	4413      	add	r3, r2
  407284:	607b      	str	r3, [r7, #4]
  407286:	687b      	ldr	r3, [r7, #4]
  407288:	685b      	ldr	r3, [r3, #4]
  40728a:	685a      	ldr	r2, [r3, #4]
  40728c:	687b      	ldr	r3, [r7, #4]
  40728e:	605a      	str	r2, [r3, #4]
  407290:	687b      	ldr	r3, [r7, #4]
  407292:	685a      	ldr	r2, [r3, #4]
  407294:	687b      	ldr	r3, [r7, #4]
  407296:	3308      	adds	r3, #8
  407298:	429a      	cmp	r2, r3
  40729a:	d104      	bne.n	4072a6 <vTaskSwitchContext+0x9e>
  40729c:	687b      	ldr	r3, [r7, #4]
  40729e:	685b      	ldr	r3, [r3, #4]
  4072a0:	685a      	ldr	r2, [r3, #4]
  4072a2:	687b      	ldr	r3, [r7, #4]
  4072a4:	605a      	str	r2, [r3, #4]
  4072a6:	687b      	ldr	r3, [r7, #4]
  4072a8:	685b      	ldr	r3, [r3, #4]
  4072aa:	68da      	ldr	r2, [r3, #12]
  4072ac:	4b04      	ldr	r3, [pc, #16]	; (4072c0 <vTaskSwitchContext+0xb8>)
  4072ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  4072b0:	3708      	adds	r7, #8
  4072b2:	46bd      	mov	sp, r7
  4072b4:	bd80      	pop	{r7, pc}
  4072b6:	bf00      	nop
  4072b8:	20003e74 	.word	0x20003e74
  4072bc:	20003e7c 	.word	0x20003e7c
  4072c0:	20003d74 	.word	0x20003d74
  4072c4:	004088cd 	.word	0x004088cd
  4072c8:	20003e6c 	.word	0x20003e6c
  4072cc:	00405e15 	.word	0x00405e15
  4072d0:	20003d78 	.word	0x20003d78

004072d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4072d4:	b580      	push	{r7, lr}
  4072d6:	b084      	sub	sp, #16
  4072d8:	af00      	add	r7, sp, #0
  4072da:	6078      	str	r0, [r7, #4]
  4072dc:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  4072de:	687b      	ldr	r3, [r7, #4]
  4072e0:	2b00      	cmp	r3, #0
  4072e2:	d103      	bne.n	4072ec <vTaskPlaceOnEventList+0x18>
  4072e4:	4b13      	ldr	r3, [pc, #76]	; (407334 <vTaskPlaceOnEventList+0x60>)
  4072e6:	4798      	blx	r3
  4072e8:	bf00      	nop
  4072ea:	e7fd      	b.n	4072e8 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4072ec:	4b12      	ldr	r3, [pc, #72]	; (407338 <vTaskPlaceOnEventList+0x64>)
  4072ee:	681b      	ldr	r3, [r3, #0]
  4072f0:	3318      	adds	r3, #24
  4072f2:	6878      	ldr	r0, [r7, #4]
  4072f4:	4619      	mov	r1, r3
  4072f6:	4b11      	ldr	r3, [pc, #68]	; (40733c <vTaskPlaceOnEventList+0x68>)
  4072f8:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4072fa:	4b0f      	ldr	r3, [pc, #60]	; (407338 <vTaskPlaceOnEventList+0x64>)
  4072fc:	681b      	ldr	r3, [r3, #0]
  4072fe:	3304      	adds	r3, #4
  407300:	4618      	mov	r0, r3
  407302:	4b0f      	ldr	r3, [pc, #60]	; (407340 <vTaskPlaceOnEventList+0x6c>)
  407304:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  407306:	683b      	ldr	r3, [r7, #0]
  407308:	f1b3 3fff 	cmp.w	r3, #4294967295
  40730c:	d107      	bne.n	40731e <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40730e:	4b0a      	ldr	r3, [pc, #40]	; (407338 <vTaskPlaceOnEventList+0x64>)
  407310:	681b      	ldr	r3, [r3, #0]
  407312:	3304      	adds	r3, #4
  407314:	480b      	ldr	r0, [pc, #44]	; (407344 <vTaskPlaceOnEventList+0x70>)
  407316:	4619      	mov	r1, r3
  407318:	4b0b      	ldr	r3, [pc, #44]	; (407348 <vTaskPlaceOnEventList+0x74>)
  40731a:	4798      	blx	r3
  40731c:	e007      	b.n	40732e <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40731e:	4b0b      	ldr	r3, [pc, #44]	; (40734c <vTaskPlaceOnEventList+0x78>)
  407320:	681a      	ldr	r2, [r3, #0]
  407322:	683b      	ldr	r3, [r7, #0]
  407324:	4413      	add	r3, r2
  407326:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  407328:	68f8      	ldr	r0, [r7, #12]
  40732a:	4b09      	ldr	r3, [pc, #36]	; (407350 <vTaskPlaceOnEventList+0x7c>)
  40732c:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  40732e:	3710      	adds	r7, #16
  407330:	46bd      	mov	sp, r7
  407332:	bd80      	pop	{r7, pc}
  407334:	00405e15 	.word	0x00405e15
  407338:	20003d74 	.word	0x20003d74
  40733c:	00405b8d 	.word	0x00405b8d
  407340:	00405bfd 	.word	0x00405bfd
  407344:	20003e4c 	.word	0x20003e4c
  407348:	00405b3d 	.word	0x00405b3d
  40734c:	20003e64 	.word	0x20003e64
  407350:	00407725 	.word	0x00407725

00407354 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  407354:	b580      	push	{r7, lr}
  407356:	b084      	sub	sp, #16
  407358:	af00      	add	r7, sp, #0
  40735a:	6078      	str	r0, [r7, #4]
  40735c:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40735e:	687b      	ldr	r3, [r7, #4]
  407360:	2b00      	cmp	r3, #0
  407362:	d103      	bne.n	40736c <vTaskPlaceOnEventListRestricted+0x18>
  407364:	4b0d      	ldr	r3, [pc, #52]	; (40739c <vTaskPlaceOnEventListRestricted+0x48>)
  407366:	4798      	blx	r3
  407368:	bf00      	nop
  40736a:	e7fd      	b.n	407368 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40736c:	4b0c      	ldr	r3, [pc, #48]	; (4073a0 <vTaskPlaceOnEventListRestricted+0x4c>)
  40736e:	681b      	ldr	r3, [r3, #0]
  407370:	3318      	adds	r3, #24
  407372:	6878      	ldr	r0, [r7, #4]
  407374:	4619      	mov	r1, r3
  407376:	4b0b      	ldr	r3, [pc, #44]	; (4073a4 <vTaskPlaceOnEventListRestricted+0x50>)
  407378:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40737a:	4b09      	ldr	r3, [pc, #36]	; (4073a0 <vTaskPlaceOnEventListRestricted+0x4c>)
  40737c:	681b      	ldr	r3, [r3, #0]
  40737e:	3304      	adds	r3, #4
  407380:	4618      	mov	r0, r3
  407382:	4b09      	ldr	r3, [pc, #36]	; (4073a8 <vTaskPlaceOnEventListRestricted+0x54>)
  407384:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  407386:	4b09      	ldr	r3, [pc, #36]	; (4073ac <vTaskPlaceOnEventListRestricted+0x58>)
  407388:	681a      	ldr	r2, [r3, #0]
  40738a:	683b      	ldr	r3, [r7, #0]
  40738c:	4413      	add	r3, r2
  40738e:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  407390:	68f8      	ldr	r0, [r7, #12]
  407392:	4b07      	ldr	r3, [pc, #28]	; (4073b0 <vTaskPlaceOnEventListRestricted+0x5c>)
  407394:	4798      	blx	r3
	}
  407396:	3710      	adds	r7, #16
  407398:	46bd      	mov	sp, r7
  40739a:	bd80      	pop	{r7, pc}
  40739c:	00405e15 	.word	0x00405e15
  4073a0:	20003d74 	.word	0x20003d74
  4073a4:	00405b3d 	.word	0x00405b3d
  4073a8:	00405bfd 	.word	0x00405bfd
  4073ac:	20003e64 	.word	0x20003e64
  4073b0:	00407725 	.word	0x00407725

004073b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4073b4:	b580      	push	{r7, lr}
  4073b6:	b084      	sub	sp, #16
  4073b8:	af00      	add	r7, sp, #0
  4073ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4073bc:	687b      	ldr	r3, [r7, #4]
  4073be:	68db      	ldr	r3, [r3, #12]
  4073c0:	68db      	ldr	r3, [r3, #12]
  4073c2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  4073c4:	68bb      	ldr	r3, [r7, #8]
  4073c6:	2b00      	cmp	r3, #0
  4073c8:	d103      	bne.n	4073d2 <xTaskRemoveFromEventList+0x1e>
  4073ca:	4b21      	ldr	r3, [pc, #132]	; (407450 <xTaskRemoveFromEventList+0x9c>)
  4073cc:	4798      	blx	r3
  4073ce:	bf00      	nop
  4073d0:	e7fd      	b.n	4073ce <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4073d2:	68bb      	ldr	r3, [r7, #8]
  4073d4:	3318      	adds	r3, #24
  4073d6:	4618      	mov	r0, r3
  4073d8:	4b1e      	ldr	r3, [pc, #120]	; (407454 <xTaskRemoveFromEventList+0xa0>)
  4073da:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4073dc:	4b1e      	ldr	r3, [pc, #120]	; (407458 <xTaskRemoveFromEventList+0xa4>)
  4073de:	681b      	ldr	r3, [r3, #0]
  4073e0:	2b00      	cmp	r3, #0
  4073e2:	d11d      	bne.n	407420 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4073e4:	68bb      	ldr	r3, [r7, #8]
  4073e6:	3304      	adds	r3, #4
  4073e8:	4618      	mov	r0, r3
  4073ea:	4b1a      	ldr	r3, [pc, #104]	; (407454 <xTaskRemoveFromEventList+0xa0>)
  4073ec:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4073ee:	68bb      	ldr	r3, [r7, #8]
  4073f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4073f2:	4b1a      	ldr	r3, [pc, #104]	; (40745c <xTaskRemoveFromEventList+0xa8>)
  4073f4:	681b      	ldr	r3, [r3, #0]
  4073f6:	429a      	cmp	r2, r3
  4073f8:	d903      	bls.n	407402 <xTaskRemoveFromEventList+0x4e>
  4073fa:	68bb      	ldr	r3, [r7, #8]
  4073fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4073fe:	4b17      	ldr	r3, [pc, #92]	; (40745c <xTaskRemoveFromEventList+0xa8>)
  407400:	601a      	str	r2, [r3, #0]
  407402:	68bb      	ldr	r3, [r7, #8]
  407404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407406:	4613      	mov	r3, r2
  407408:	009b      	lsls	r3, r3, #2
  40740a:	4413      	add	r3, r2
  40740c:	009b      	lsls	r3, r3, #2
  40740e:	4a14      	ldr	r2, [pc, #80]	; (407460 <xTaskRemoveFromEventList+0xac>)
  407410:	441a      	add	r2, r3
  407412:	68bb      	ldr	r3, [r7, #8]
  407414:	3304      	adds	r3, #4
  407416:	4610      	mov	r0, r2
  407418:	4619      	mov	r1, r3
  40741a:	4b12      	ldr	r3, [pc, #72]	; (407464 <xTaskRemoveFromEventList+0xb0>)
  40741c:	4798      	blx	r3
  40741e:	e005      	b.n	40742c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  407420:	68bb      	ldr	r3, [r7, #8]
  407422:	3318      	adds	r3, #24
  407424:	4810      	ldr	r0, [pc, #64]	; (407468 <xTaskRemoveFromEventList+0xb4>)
  407426:	4619      	mov	r1, r3
  407428:	4b0e      	ldr	r3, [pc, #56]	; (407464 <xTaskRemoveFromEventList+0xb0>)
  40742a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40742c:	68bb      	ldr	r3, [r7, #8]
  40742e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407430:	4b0e      	ldr	r3, [pc, #56]	; (40746c <xTaskRemoveFromEventList+0xb8>)
  407432:	681b      	ldr	r3, [r3, #0]
  407434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407436:	429a      	cmp	r2, r3
  407438:	d302      	bcc.n	407440 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  40743a:	2301      	movs	r3, #1
  40743c:	60fb      	str	r3, [r7, #12]
  40743e:	e001      	b.n	407444 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  407440:	2300      	movs	r3, #0
  407442:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  407444:	68fb      	ldr	r3, [r7, #12]
}
  407446:	4618      	mov	r0, r3
  407448:	3710      	adds	r7, #16
  40744a:	46bd      	mov	sp, r7
  40744c:	bd80      	pop	{r7, pc}
  40744e:	bf00      	nop
  407450:	00405e15 	.word	0x00405e15
  407454:	00405bfd 	.word	0x00405bfd
  407458:	20003e74 	.word	0x20003e74
  40745c:	20003e6c 	.word	0x20003e6c
  407460:	20003d78 	.word	0x20003d78
  407464:	00405b3d 	.word	0x00405b3d
  407468:	20003e20 	.word	0x20003e20
  40746c:	20003d74 	.word	0x20003d74

00407470 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  407470:	b580      	push	{r7, lr}
  407472:	b082      	sub	sp, #8
  407474:	af00      	add	r7, sp, #0
  407476:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  407478:	687b      	ldr	r3, [r7, #4]
  40747a:	2b00      	cmp	r3, #0
  40747c:	d103      	bne.n	407486 <vTaskSetTimeOutState+0x16>
  40747e:	4b07      	ldr	r3, [pc, #28]	; (40749c <vTaskSetTimeOutState+0x2c>)
  407480:	4798      	blx	r3
  407482:	bf00      	nop
  407484:	e7fd      	b.n	407482 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  407486:	4b06      	ldr	r3, [pc, #24]	; (4074a0 <vTaskSetTimeOutState+0x30>)
  407488:	681a      	ldr	r2, [r3, #0]
  40748a:	687b      	ldr	r3, [r7, #4]
  40748c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40748e:	4b05      	ldr	r3, [pc, #20]	; (4074a4 <vTaskSetTimeOutState+0x34>)
  407490:	681a      	ldr	r2, [r3, #0]
  407492:	687b      	ldr	r3, [r7, #4]
  407494:	605a      	str	r2, [r3, #4]
}
  407496:	3708      	adds	r7, #8
  407498:	46bd      	mov	sp, r7
  40749a:	bd80      	pop	{r7, pc}
  40749c:	00405e15 	.word	0x00405e15
  4074a0:	20003e80 	.word	0x20003e80
  4074a4:	20003e64 	.word	0x20003e64

004074a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  4074a8:	b580      	push	{r7, lr}
  4074aa:	b084      	sub	sp, #16
  4074ac:	af00      	add	r7, sp, #0
  4074ae:	6078      	str	r0, [r7, #4]
  4074b0:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  4074b2:	687b      	ldr	r3, [r7, #4]
  4074b4:	2b00      	cmp	r3, #0
  4074b6:	d103      	bne.n	4074c0 <xTaskCheckForTimeOut+0x18>
  4074b8:	4b22      	ldr	r3, [pc, #136]	; (407544 <xTaskCheckForTimeOut+0x9c>)
  4074ba:	4798      	blx	r3
  4074bc:	bf00      	nop
  4074be:	e7fd      	b.n	4074bc <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  4074c0:	683b      	ldr	r3, [r7, #0]
  4074c2:	2b00      	cmp	r3, #0
  4074c4:	d103      	bne.n	4074ce <xTaskCheckForTimeOut+0x26>
  4074c6:	4b1f      	ldr	r3, [pc, #124]	; (407544 <xTaskCheckForTimeOut+0x9c>)
  4074c8:	4798      	blx	r3
  4074ca:	bf00      	nop
  4074cc:	e7fd      	b.n	4074ca <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  4074ce:	4b1e      	ldr	r3, [pc, #120]	; (407548 <xTaskCheckForTimeOut+0xa0>)
  4074d0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4074d2:	683b      	ldr	r3, [r7, #0]
  4074d4:	681b      	ldr	r3, [r3, #0]
  4074d6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4074da:	d102      	bne.n	4074e2 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  4074dc:	2300      	movs	r3, #0
  4074de:	60fb      	str	r3, [r7, #12]
  4074e0:	e029      	b.n	407536 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  4074e2:	687b      	ldr	r3, [r7, #4]
  4074e4:	681a      	ldr	r2, [r3, #0]
  4074e6:	4b19      	ldr	r3, [pc, #100]	; (40754c <xTaskCheckForTimeOut+0xa4>)
  4074e8:	681b      	ldr	r3, [r3, #0]
  4074ea:	429a      	cmp	r2, r3
  4074ec:	d008      	beq.n	407500 <xTaskCheckForTimeOut+0x58>
  4074ee:	687b      	ldr	r3, [r7, #4]
  4074f0:	685a      	ldr	r2, [r3, #4]
  4074f2:	4b17      	ldr	r3, [pc, #92]	; (407550 <xTaskCheckForTimeOut+0xa8>)
  4074f4:	681b      	ldr	r3, [r3, #0]
  4074f6:	429a      	cmp	r2, r3
  4074f8:	d802      	bhi.n	407500 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4074fa:	2301      	movs	r3, #1
  4074fc:	60fb      	str	r3, [r7, #12]
  4074fe:	e01a      	b.n	407536 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  407500:	4b13      	ldr	r3, [pc, #76]	; (407550 <xTaskCheckForTimeOut+0xa8>)
  407502:	681a      	ldr	r2, [r3, #0]
  407504:	687b      	ldr	r3, [r7, #4]
  407506:	685b      	ldr	r3, [r3, #4]
  407508:	1ad2      	subs	r2, r2, r3
  40750a:	683b      	ldr	r3, [r7, #0]
  40750c:	681b      	ldr	r3, [r3, #0]
  40750e:	429a      	cmp	r2, r3
  407510:	d20f      	bcs.n	407532 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  407512:	683b      	ldr	r3, [r7, #0]
  407514:	681a      	ldr	r2, [r3, #0]
  407516:	687b      	ldr	r3, [r7, #4]
  407518:	6859      	ldr	r1, [r3, #4]
  40751a:	4b0d      	ldr	r3, [pc, #52]	; (407550 <xTaskCheckForTimeOut+0xa8>)
  40751c:	681b      	ldr	r3, [r3, #0]
  40751e:	1acb      	subs	r3, r1, r3
  407520:	441a      	add	r2, r3
  407522:	683b      	ldr	r3, [r7, #0]
  407524:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  407526:	6878      	ldr	r0, [r7, #4]
  407528:	4b0a      	ldr	r3, [pc, #40]	; (407554 <xTaskCheckForTimeOut+0xac>)
  40752a:	4798      	blx	r3
			xReturn = pdFALSE;
  40752c:	2300      	movs	r3, #0
  40752e:	60fb      	str	r3, [r7, #12]
  407530:	e001      	b.n	407536 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  407532:	2301      	movs	r3, #1
  407534:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  407536:	4b08      	ldr	r3, [pc, #32]	; (407558 <xTaskCheckForTimeOut+0xb0>)
  407538:	4798      	blx	r3

	return xReturn;
  40753a:	68fb      	ldr	r3, [r7, #12]
}
  40753c:	4618      	mov	r0, r3
  40753e:	3710      	adds	r7, #16
  407540:	46bd      	mov	sp, r7
  407542:	bd80      	pop	{r7, pc}
  407544:	00405e15 	.word	0x00405e15
  407548:	00405dd1 	.word	0x00405dd1
  40754c:	20003e80 	.word	0x20003e80
  407550:	20003e64 	.word	0x20003e64
  407554:	00407471 	.word	0x00407471
  407558:	00405ded 	.word	0x00405ded

0040755c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  40755c:	b480      	push	{r7}
  40755e:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  407560:	4b03      	ldr	r3, [pc, #12]	; (407570 <vTaskMissedYield+0x14>)
  407562:	2201      	movs	r2, #1
  407564:	601a      	str	r2, [r3, #0]
}
  407566:	46bd      	mov	sp, r7
  407568:	f85d 7b04 	ldr.w	r7, [sp], #4
  40756c:	4770      	bx	lr
  40756e:	bf00      	nop
  407570:	20003e7c 	.word	0x20003e7c

00407574 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  407574:	b580      	push	{r7, lr}
  407576:	b082      	sub	sp, #8
  407578:	af00      	add	r7, sp, #0
  40757a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  40757c:	4b05      	ldr	r3, [pc, #20]	; (407594 <prvIdleTask+0x20>)
  40757e:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  407580:	4b05      	ldr	r3, [pc, #20]	; (407598 <prvIdleTask+0x24>)
  407582:	681b      	ldr	r3, [r3, #0]
  407584:	2b01      	cmp	r3, #1
  407586:	d901      	bls.n	40758c <prvIdleTask+0x18>
			{
				taskYIELD();
  407588:	4b04      	ldr	r3, [pc, #16]	; (40759c <prvIdleTask+0x28>)
  40758a:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  40758c:	4b04      	ldr	r3, [pc, #16]	; (4075a0 <prvIdleTask+0x2c>)
  40758e:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  407590:	e7f4      	b.n	40757c <prvIdleTask+0x8>
  407592:	bf00      	nop
  407594:	00407699 	.word	0x00407699
  407598:	20003d78 	.word	0x20003d78
  40759c:	00405db9 	.word	0x00405db9
  4075a0:	004088f5 	.word	0x004088f5

004075a4 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  4075a4:	b580      	push	{r7, lr}
  4075a6:	b084      	sub	sp, #16
  4075a8:	af00      	add	r7, sp, #0
  4075aa:	60f8      	str	r0, [r7, #12]
  4075ac:	60b9      	str	r1, [r7, #8]
  4075ae:	607a      	str	r2, [r7, #4]
  4075b0:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4075b2:	68fb      	ldr	r3, [r7, #12]
  4075b4:	3334      	adds	r3, #52	; 0x34
  4075b6:	4618      	mov	r0, r3
  4075b8:	68b9      	ldr	r1, [r7, #8]
  4075ba:	220a      	movs	r2, #10
  4075bc:	4b14      	ldr	r3, [pc, #80]	; (407610 <prvInitialiseTCBVariables+0x6c>)
  4075be:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4075c0:	68fb      	ldr	r3, [r7, #12]
  4075c2:	2200      	movs	r2, #0
  4075c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  4075c8:	687b      	ldr	r3, [r7, #4]
  4075ca:	2b05      	cmp	r3, #5
  4075cc:	d901      	bls.n	4075d2 <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  4075ce:	2305      	movs	r3, #5
  4075d0:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  4075d2:	68fb      	ldr	r3, [r7, #12]
  4075d4:	687a      	ldr	r2, [r7, #4]
  4075d6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  4075d8:	68fb      	ldr	r3, [r7, #12]
  4075da:	687a      	ldr	r2, [r7, #4]
  4075dc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4075de:	68fb      	ldr	r3, [r7, #12]
  4075e0:	3304      	adds	r3, #4
  4075e2:	4618      	mov	r0, r3
  4075e4:	4b0b      	ldr	r3, [pc, #44]	; (407614 <prvInitialiseTCBVariables+0x70>)
  4075e6:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4075e8:	68fb      	ldr	r3, [r7, #12]
  4075ea:	3318      	adds	r3, #24
  4075ec:	4618      	mov	r0, r3
  4075ee:	4b09      	ldr	r3, [pc, #36]	; (407614 <prvInitialiseTCBVariables+0x70>)
  4075f0:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4075f2:	68fb      	ldr	r3, [r7, #12]
  4075f4:	68fa      	ldr	r2, [r7, #12]
  4075f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  4075f8:	687b      	ldr	r3, [r7, #4]
  4075fa:	f1c3 0206 	rsb	r2, r3, #6
  4075fe:	68fb      	ldr	r3, [r7, #12]
  407600:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  407602:	68fb      	ldr	r3, [r7, #12]
  407604:	68fa      	ldr	r2, [r7, #12]
  407606:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  407608:	3710      	adds	r7, #16
  40760a:	46bd      	mov	sp, r7
  40760c:	bd80      	pop	{r7, pc}
  40760e:	bf00      	nop
  407610:	0040b641 	.word	0x0040b641
  407614:	00405b25 	.word	0x00405b25

00407618 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  407618:	b580      	push	{r7, lr}
  40761a:	b082      	sub	sp, #8
  40761c:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40761e:	2300      	movs	r3, #0
  407620:	607b      	str	r3, [r7, #4]
  407622:	e00c      	b.n	40763e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  407624:	687a      	ldr	r2, [r7, #4]
  407626:	4613      	mov	r3, r2
  407628:	009b      	lsls	r3, r3, #2
  40762a:	4413      	add	r3, r2
  40762c:	009b      	lsls	r3, r3, #2
  40762e:	4a11      	ldr	r2, [pc, #68]	; (407674 <prvInitialiseTaskLists+0x5c>)
  407630:	4413      	add	r3, r2
  407632:	4618      	mov	r0, r3
  407634:	4b10      	ldr	r3, [pc, #64]	; (407678 <prvInitialiseTaskLists+0x60>)
  407636:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  407638:	687b      	ldr	r3, [r7, #4]
  40763a:	3301      	adds	r3, #1
  40763c:	607b      	str	r3, [r7, #4]
  40763e:	687b      	ldr	r3, [r7, #4]
  407640:	2b05      	cmp	r3, #5
  407642:	d9ef      	bls.n	407624 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  407644:	480d      	ldr	r0, [pc, #52]	; (40767c <prvInitialiseTaskLists+0x64>)
  407646:	4b0c      	ldr	r3, [pc, #48]	; (407678 <prvInitialiseTaskLists+0x60>)
  407648:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  40764a:	480d      	ldr	r0, [pc, #52]	; (407680 <prvInitialiseTaskLists+0x68>)
  40764c:	4b0a      	ldr	r3, [pc, #40]	; (407678 <prvInitialiseTaskLists+0x60>)
  40764e:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  407650:	480c      	ldr	r0, [pc, #48]	; (407684 <prvInitialiseTaskLists+0x6c>)
  407652:	4b09      	ldr	r3, [pc, #36]	; (407678 <prvInitialiseTaskLists+0x60>)
  407654:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  407656:	480c      	ldr	r0, [pc, #48]	; (407688 <prvInitialiseTaskLists+0x70>)
  407658:	4b07      	ldr	r3, [pc, #28]	; (407678 <prvInitialiseTaskLists+0x60>)
  40765a:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  40765c:	480b      	ldr	r0, [pc, #44]	; (40768c <prvInitialiseTaskLists+0x74>)
  40765e:	4b06      	ldr	r3, [pc, #24]	; (407678 <prvInitialiseTaskLists+0x60>)
  407660:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  407662:	4b0b      	ldr	r3, [pc, #44]	; (407690 <prvInitialiseTaskLists+0x78>)
  407664:	4a05      	ldr	r2, [pc, #20]	; (40767c <prvInitialiseTaskLists+0x64>)
  407666:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  407668:	4b0a      	ldr	r3, [pc, #40]	; (407694 <prvInitialiseTaskLists+0x7c>)
  40766a:	4a05      	ldr	r2, [pc, #20]	; (407680 <prvInitialiseTaskLists+0x68>)
  40766c:	601a      	str	r2, [r3, #0]
}
  40766e:	3708      	adds	r7, #8
  407670:	46bd      	mov	sp, r7
  407672:	bd80      	pop	{r7, pc}
  407674:	20003d78 	.word	0x20003d78
  407678:	00405ae5 	.word	0x00405ae5
  40767c:	20003df0 	.word	0x20003df0
  407680:	20003e04 	.word	0x20003e04
  407684:	20003e20 	.word	0x20003e20
  407688:	20003e34 	.word	0x20003e34
  40768c:	20003e4c 	.word	0x20003e4c
  407690:	20003e18 	.word	0x20003e18
  407694:	20003e1c 	.word	0x20003e1c

00407698 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  407698:	b580      	push	{r7, lr}
  40769a:	b082      	sub	sp, #8
  40769c:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40769e:	e028      	b.n	4076f2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  4076a0:	4b17      	ldr	r3, [pc, #92]	; (407700 <prvCheckTasksWaitingTermination+0x68>)
  4076a2:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4076a4:	4b17      	ldr	r3, [pc, #92]	; (407704 <prvCheckTasksWaitingTermination+0x6c>)
  4076a6:	681b      	ldr	r3, [r3, #0]
  4076a8:	2b00      	cmp	r3, #0
  4076aa:	bf14      	ite	ne
  4076ac:	2300      	movne	r3, #0
  4076ae:	2301      	moveq	r3, #1
  4076b0:	b2db      	uxtb	r3, r3
  4076b2:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  4076b4:	4b14      	ldr	r3, [pc, #80]	; (407708 <prvCheckTasksWaitingTermination+0x70>)
  4076b6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  4076b8:	687b      	ldr	r3, [r7, #4]
  4076ba:	2b00      	cmp	r3, #0
  4076bc:	d119      	bne.n	4076f2 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4076be:	4b13      	ldr	r3, [pc, #76]	; (40770c <prvCheckTasksWaitingTermination+0x74>)
  4076c0:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4076c2:	4b10      	ldr	r3, [pc, #64]	; (407704 <prvCheckTasksWaitingTermination+0x6c>)
  4076c4:	68db      	ldr	r3, [r3, #12]
  4076c6:	68db      	ldr	r3, [r3, #12]
  4076c8:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4076ca:	683b      	ldr	r3, [r7, #0]
  4076cc:	3304      	adds	r3, #4
  4076ce:	4618      	mov	r0, r3
  4076d0:	4b0f      	ldr	r3, [pc, #60]	; (407710 <prvCheckTasksWaitingTermination+0x78>)
  4076d2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4076d4:	4b0f      	ldr	r3, [pc, #60]	; (407714 <prvCheckTasksWaitingTermination+0x7c>)
  4076d6:	681b      	ldr	r3, [r3, #0]
  4076d8:	1e5a      	subs	r2, r3, #1
  4076da:	4b0e      	ldr	r3, [pc, #56]	; (407714 <prvCheckTasksWaitingTermination+0x7c>)
  4076dc:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  4076de:	4b0e      	ldr	r3, [pc, #56]	; (407718 <prvCheckTasksWaitingTermination+0x80>)
  4076e0:	681b      	ldr	r3, [r3, #0]
  4076e2:	1e5a      	subs	r2, r3, #1
  4076e4:	4b0c      	ldr	r3, [pc, #48]	; (407718 <prvCheckTasksWaitingTermination+0x80>)
  4076e6:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  4076e8:	4b0c      	ldr	r3, [pc, #48]	; (40771c <prvCheckTasksWaitingTermination+0x84>)
  4076ea:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  4076ec:	6838      	ldr	r0, [r7, #0]
  4076ee:	4b0c      	ldr	r3, [pc, #48]	; (407720 <prvCheckTasksWaitingTermination+0x88>)
  4076f0:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4076f2:	4b09      	ldr	r3, [pc, #36]	; (407718 <prvCheckTasksWaitingTermination+0x80>)
  4076f4:	681b      	ldr	r3, [r3, #0]
  4076f6:	2b00      	cmp	r3, #0
  4076f8:	d1d2      	bne.n	4076a0 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  4076fa:	3708      	adds	r7, #8
  4076fc:	46bd      	mov	sp, r7
  4076fe:	bd80      	pop	{r7, pc}
  407700:	00406f45 	.word	0x00406f45
  407704:	20003e34 	.word	0x20003e34
  407708:	00406f61 	.word	0x00406f61
  40770c:	00405dd1 	.word	0x00405dd1
  407710:	00405bfd 	.word	0x00405bfd
  407714:	20003e60 	.word	0x20003e60
  407718:	20003e48 	.word	0x20003e48
  40771c:	00405ded 	.word	0x00405ded
  407720:	00407805 	.word	0x00407805

00407724 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  407724:	b580      	push	{r7, lr}
  407726:	b082      	sub	sp, #8
  407728:	af00      	add	r7, sp, #0
  40772a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40772c:	4b13      	ldr	r3, [pc, #76]	; (40777c <prvAddCurrentTaskToDelayedList+0x58>)
  40772e:	681b      	ldr	r3, [r3, #0]
  407730:	687a      	ldr	r2, [r7, #4]
  407732:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  407734:	4b12      	ldr	r3, [pc, #72]	; (407780 <prvAddCurrentTaskToDelayedList+0x5c>)
  407736:	681b      	ldr	r3, [r3, #0]
  407738:	687a      	ldr	r2, [r7, #4]
  40773a:	429a      	cmp	r2, r3
  40773c:	d209      	bcs.n	407752 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40773e:	4b11      	ldr	r3, [pc, #68]	; (407784 <prvAddCurrentTaskToDelayedList+0x60>)
  407740:	681a      	ldr	r2, [r3, #0]
  407742:	4b0e      	ldr	r3, [pc, #56]	; (40777c <prvAddCurrentTaskToDelayedList+0x58>)
  407744:	681b      	ldr	r3, [r3, #0]
  407746:	3304      	adds	r3, #4
  407748:	4610      	mov	r0, r2
  40774a:	4619      	mov	r1, r3
  40774c:	4b0e      	ldr	r3, [pc, #56]	; (407788 <prvAddCurrentTaskToDelayedList+0x64>)
  40774e:	4798      	blx	r3
  407750:	e010      	b.n	407774 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407752:	4b0e      	ldr	r3, [pc, #56]	; (40778c <prvAddCurrentTaskToDelayedList+0x68>)
  407754:	681a      	ldr	r2, [r3, #0]
  407756:	4b09      	ldr	r3, [pc, #36]	; (40777c <prvAddCurrentTaskToDelayedList+0x58>)
  407758:	681b      	ldr	r3, [r3, #0]
  40775a:	3304      	adds	r3, #4
  40775c:	4610      	mov	r0, r2
  40775e:	4619      	mov	r1, r3
  407760:	4b09      	ldr	r3, [pc, #36]	; (407788 <prvAddCurrentTaskToDelayedList+0x64>)
  407762:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  407764:	4b0a      	ldr	r3, [pc, #40]	; (407790 <prvAddCurrentTaskToDelayedList+0x6c>)
  407766:	681b      	ldr	r3, [r3, #0]
  407768:	687a      	ldr	r2, [r7, #4]
  40776a:	429a      	cmp	r2, r3
  40776c:	d202      	bcs.n	407774 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  40776e:	4b08      	ldr	r3, [pc, #32]	; (407790 <prvAddCurrentTaskToDelayedList+0x6c>)
  407770:	687a      	ldr	r2, [r7, #4]
  407772:	601a      	str	r2, [r3, #0]
		}
	}
}
  407774:	3708      	adds	r7, #8
  407776:	46bd      	mov	sp, r7
  407778:	bd80      	pop	{r7, pc}
  40777a:	bf00      	nop
  40777c:	20003d74 	.word	0x20003d74
  407780:	20003e64 	.word	0x20003e64
  407784:	20003e1c 	.word	0x20003e1c
  407788:	00405b8d 	.word	0x00405b8d
  40778c:	20003e18 	.word	0x20003e18
  407790:	20000144 	.word	0x20000144

00407794 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  407794:	b580      	push	{r7, lr}
  407796:	b084      	sub	sp, #16
  407798:	af00      	add	r7, sp, #0
  40779a:	4603      	mov	r3, r0
  40779c:	6039      	str	r1, [r7, #0]
  40779e:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  4077a0:	204c      	movs	r0, #76	; 0x4c
  4077a2:	4b15      	ldr	r3, [pc, #84]	; (4077f8 <prvAllocateTCBAndStack+0x64>)
  4077a4:	4798      	blx	r3
  4077a6:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  4077a8:	68fb      	ldr	r3, [r7, #12]
  4077aa:	2b00      	cmp	r3, #0
  4077ac:	d01f      	beq.n	4077ee <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4077ae:	683b      	ldr	r3, [r7, #0]
  4077b0:	2b00      	cmp	r3, #0
  4077b2:	d106      	bne.n	4077c2 <prvAllocateTCBAndStack+0x2e>
  4077b4:	88fb      	ldrh	r3, [r7, #6]
  4077b6:	009b      	lsls	r3, r3, #2
  4077b8:	4618      	mov	r0, r3
  4077ba:	4b0f      	ldr	r3, [pc, #60]	; (4077f8 <prvAllocateTCBAndStack+0x64>)
  4077bc:	4798      	blx	r3
  4077be:	4603      	mov	r3, r0
  4077c0:	e000      	b.n	4077c4 <prvAllocateTCBAndStack+0x30>
  4077c2:	683b      	ldr	r3, [r7, #0]
  4077c4:	68fa      	ldr	r2, [r7, #12]
  4077c6:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  4077c8:	68fb      	ldr	r3, [r7, #12]
  4077ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4077cc:	2b00      	cmp	r3, #0
  4077ce:	d105      	bne.n	4077dc <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4077d0:	68f8      	ldr	r0, [r7, #12]
  4077d2:	4b0a      	ldr	r3, [pc, #40]	; (4077fc <prvAllocateTCBAndStack+0x68>)
  4077d4:	4798      	blx	r3
			pxNewTCB = NULL;
  4077d6:	2300      	movs	r3, #0
  4077d8:	60fb      	str	r3, [r7, #12]
  4077da:	e008      	b.n	4077ee <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  4077dc:	68fb      	ldr	r3, [r7, #12]
  4077de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4077e0:	88fb      	ldrh	r3, [r7, #6]
  4077e2:	009b      	lsls	r3, r3, #2
  4077e4:	4610      	mov	r0, r2
  4077e6:	21a5      	movs	r1, #165	; 0xa5
  4077e8:	461a      	mov	r2, r3
  4077ea:	4b05      	ldr	r3, [pc, #20]	; (407800 <prvAllocateTCBAndStack+0x6c>)
  4077ec:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  4077ee:	68fb      	ldr	r3, [r7, #12]
}
  4077f0:	4618      	mov	r0, r3
  4077f2:	3710      	adds	r7, #16
  4077f4:	46bd      	mov	sp, r7
  4077f6:	bd80      	pop	{r7, pc}
  4077f8:	00405ec9 	.word	0x00405ec9
  4077fc:	00405fd1 	.word	0x00405fd1
  407800:	0040b00d 	.word	0x0040b00d

00407804 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  407804:	b580      	push	{r7, lr}
  407806:	b082      	sub	sp, #8
  407808:	af00      	add	r7, sp, #0
  40780a:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  40780c:	687b      	ldr	r3, [r7, #4]
  40780e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407810:	4618      	mov	r0, r3
  407812:	4b04      	ldr	r3, [pc, #16]	; (407824 <prvDeleteTCB+0x20>)
  407814:	4798      	blx	r3
		vPortFree( pxTCB );
  407816:	6878      	ldr	r0, [r7, #4]
  407818:	4b02      	ldr	r3, [pc, #8]	; (407824 <prvDeleteTCB+0x20>)
  40781a:	4798      	blx	r3
	}
  40781c:	3708      	adds	r7, #8
  40781e:	46bd      	mov	sp, r7
  407820:	bd80      	pop	{r7, pc}
  407822:	bf00      	nop
  407824:	00405fd1 	.word	0x00405fd1

00407828 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  407828:	b480      	push	{r7}
  40782a:	b083      	sub	sp, #12
  40782c:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  40782e:	4b05      	ldr	r3, [pc, #20]	; (407844 <xTaskGetCurrentTaskHandle+0x1c>)
  407830:	681b      	ldr	r3, [r3, #0]
  407832:	607b      	str	r3, [r7, #4]

		return xReturn;
  407834:	687b      	ldr	r3, [r7, #4]
	}
  407836:	4618      	mov	r0, r3
  407838:	370c      	adds	r7, #12
  40783a:	46bd      	mov	sp, r7
  40783c:	f85d 7b04 	ldr.w	r7, [sp], #4
  407840:	4770      	bx	lr
  407842:	bf00      	nop
  407844:	20003d74 	.word	0x20003d74

00407848 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  407848:	b480      	push	{r7}
  40784a:	b083      	sub	sp, #12
  40784c:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  40784e:	4b0b      	ldr	r3, [pc, #44]	; (40787c <xTaskGetSchedulerState+0x34>)
  407850:	681b      	ldr	r3, [r3, #0]
  407852:	2b00      	cmp	r3, #0
  407854:	d102      	bne.n	40785c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  407856:	2300      	movs	r3, #0
  407858:	607b      	str	r3, [r7, #4]
  40785a:	e008      	b.n	40786e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40785c:	4b08      	ldr	r3, [pc, #32]	; (407880 <xTaskGetSchedulerState+0x38>)
  40785e:	681b      	ldr	r3, [r3, #0]
  407860:	2b00      	cmp	r3, #0
  407862:	d102      	bne.n	40786a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  407864:	2301      	movs	r3, #1
  407866:	607b      	str	r3, [r7, #4]
  407868:	e001      	b.n	40786e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40786a:	2302      	movs	r3, #2
  40786c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  40786e:	687b      	ldr	r3, [r7, #4]
	}
  407870:	4618      	mov	r0, r3
  407872:	370c      	adds	r7, #12
  407874:	46bd      	mov	sp, r7
  407876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40787a:	4770      	bx	lr
  40787c:	20003e70 	.word	0x20003e70
  407880:	20003e74 	.word	0x20003e74

00407884 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  407884:	b580      	push	{r7, lr}
  407886:	b084      	sub	sp, #16
  407888:	af00      	add	r7, sp, #0
  40788a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  40788c:	687b      	ldr	r3, [r7, #4]
  40788e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  407890:	687b      	ldr	r3, [r7, #4]
  407892:	2b00      	cmp	r3, #0
  407894:	d041      	beq.n	40791a <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  407896:	68fb      	ldr	r3, [r7, #12]
  407898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40789a:	4b21      	ldr	r3, [pc, #132]	; (407920 <vTaskPriorityInherit+0x9c>)
  40789c:	681b      	ldr	r3, [r3, #0]
  40789e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4078a0:	429a      	cmp	r2, r3
  4078a2:	d23a      	bcs.n	40791a <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  4078a4:	4b1e      	ldr	r3, [pc, #120]	; (407920 <vTaskPriorityInherit+0x9c>)
  4078a6:	681b      	ldr	r3, [r3, #0]
  4078a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4078aa:	f1c3 0206 	rsb	r2, r3, #6
  4078ae:	68fb      	ldr	r3, [r7, #12]
  4078b0:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4078b2:	68fb      	ldr	r3, [r7, #12]
  4078b4:	6959      	ldr	r1, [r3, #20]
  4078b6:	68fb      	ldr	r3, [r7, #12]
  4078b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078ba:	4613      	mov	r3, r2
  4078bc:	009b      	lsls	r3, r3, #2
  4078be:	4413      	add	r3, r2
  4078c0:	009b      	lsls	r3, r3, #2
  4078c2:	4a18      	ldr	r2, [pc, #96]	; (407924 <vTaskPriorityInherit+0xa0>)
  4078c4:	4413      	add	r3, r2
  4078c6:	4299      	cmp	r1, r3
  4078c8:	d122      	bne.n	407910 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4078ca:	68fb      	ldr	r3, [r7, #12]
  4078cc:	3304      	adds	r3, #4
  4078ce:	4618      	mov	r0, r3
  4078d0:	4b15      	ldr	r3, [pc, #84]	; (407928 <vTaskPriorityInherit+0xa4>)
  4078d2:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4078d4:	4b12      	ldr	r3, [pc, #72]	; (407920 <vTaskPriorityInherit+0x9c>)
  4078d6:	681b      	ldr	r3, [r3, #0]
  4078d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078da:	68fb      	ldr	r3, [r7, #12]
  4078dc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  4078de:	68fb      	ldr	r3, [r7, #12]
  4078e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078e2:	4b12      	ldr	r3, [pc, #72]	; (40792c <vTaskPriorityInherit+0xa8>)
  4078e4:	681b      	ldr	r3, [r3, #0]
  4078e6:	429a      	cmp	r2, r3
  4078e8:	d903      	bls.n	4078f2 <vTaskPriorityInherit+0x6e>
  4078ea:	68fb      	ldr	r3, [r7, #12]
  4078ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078ee:	4b0f      	ldr	r3, [pc, #60]	; (40792c <vTaskPriorityInherit+0xa8>)
  4078f0:	601a      	str	r2, [r3, #0]
  4078f2:	68fb      	ldr	r3, [r7, #12]
  4078f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4078f6:	4613      	mov	r3, r2
  4078f8:	009b      	lsls	r3, r3, #2
  4078fa:	4413      	add	r3, r2
  4078fc:	009b      	lsls	r3, r3, #2
  4078fe:	4a09      	ldr	r2, [pc, #36]	; (407924 <vTaskPriorityInherit+0xa0>)
  407900:	441a      	add	r2, r3
  407902:	68fb      	ldr	r3, [r7, #12]
  407904:	3304      	adds	r3, #4
  407906:	4610      	mov	r0, r2
  407908:	4619      	mov	r1, r3
  40790a:	4b09      	ldr	r3, [pc, #36]	; (407930 <vTaskPriorityInherit+0xac>)
  40790c:	4798      	blx	r3
  40790e:	e004      	b.n	40791a <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  407910:	4b03      	ldr	r3, [pc, #12]	; (407920 <vTaskPriorityInherit+0x9c>)
  407912:	681b      	ldr	r3, [r3, #0]
  407914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407916:	68fb      	ldr	r3, [r7, #12]
  407918:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  40791a:	3710      	adds	r7, #16
  40791c:	46bd      	mov	sp, r7
  40791e:	bd80      	pop	{r7, pc}
  407920:	20003d74 	.word	0x20003d74
  407924:	20003d78 	.word	0x20003d78
  407928:	00405bfd 	.word	0x00405bfd
  40792c:	20003e6c 	.word	0x20003e6c
  407930:	00405b3d 	.word	0x00405b3d

00407934 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  407934:	b580      	push	{r7, lr}
  407936:	b084      	sub	sp, #16
  407938:	af00      	add	r7, sp, #0
  40793a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  40793c:	687b      	ldr	r3, [r7, #4]
  40793e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  407940:	687b      	ldr	r3, [r7, #4]
  407942:	2b00      	cmp	r3, #0
  407944:	d02c      	beq.n	4079a0 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  407946:	68fb      	ldr	r3, [r7, #12]
  407948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40794a:	68fb      	ldr	r3, [r7, #12]
  40794c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40794e:	429a      	cmp	r2, r3
  407950:	d026      	beq.n	4079a0 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407952:	68fb      	ldr	r3, [r7, #12]
  407954:	3304      	adds	r3, #4
  407956:	4618      	mov	r0, r3
  407958:	4b13      	ldr	r3, [pc, #76]	; (4079a8 <vTaskPriorityDisinherit+0x74>)
  40795a:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  40795c:	68fb      	ldr	r3, [r7, #12]
  40795e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  407960:	68fb      	ldr	r3, [r7, #12]
  407962:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  407964:	68fb      	ldr	r3, [r7, #12]
  407966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407968:	f1c3 0206 	rsb	r2, r3, #6
  40796c:	68fb      	ldr	r3, [r7, #12]
  40796e:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  407970:	68fb      	ldr	r3, [r7, #12]
  407972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407974:	4b0d      	ldr	r3, [pc, #52]	; (4079ac <vTaskPriorityDisinherit+0x78>)
  407976:	681b      	ldr	r3, [r3, #0]
  407978:	429a      	cmp	r2, r3
  40797a:	d903      	bls.n	407984 <vTaskPriorityDisinherit+0x50>
  40797c:	68fb      	ldr	r3, [r7, #12]
  40797e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407980:	4b0a      	ldr	r3, [pc, #40]	; (4079ac <vTaskPriorityDisinherit+0x78>)
  407982:	601a      	str	r2, [r3, #0]
  407984:	68fb      	ldr	r3, [r7, #12]
  407986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407988:	4613      	mov	r3, r2
  40798a:	009b      	lsls	r3, r3, #2
  40798c:	4413      	add	r3, r2
  40798e:	009b      	lsls	r3, r3, #2
  407990:	4a07      	ldr	r2, [pc, #28]	; (4079b0 <vTaskPriorityDisinherit+0x7c>)
  407992:	441a      	add	r2, r3
  407994:	68fb      	ldr	r3, [r7, #12]
  407996:	3304      	adds	r3, #4
  407998:	4610      	mov	r0, r2
  40799a:	4619      	mov	r1, r3
  40799c:	4b05      	ldr	r3, [pc, #20]	; (4079b4 <vTaskPriorityDisinherit+0x80>)
  40799e:	4798      	blx	r3
			}
		}
	}
  4079a0:	3710      	adds	r7, #16
  4079a2:	46bd      	mov	sp, r7
  4079a4:	bd80      	pop	{r7, pc}
  4079a6:	bf00      	nop
  4079a8:	00405bfd 	.word	0x00405bfd
  4079ac:	20003e6c 	.word	0x20003e6c
  4079b0:	20003d78 	.word	0x20003d78
  4079b4:	00405b3d 	.word	0x00405b3d

004079b8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  4079b8:	b590      	push	{r4, r7, lr}
  4079ba:	b087      	sub	sp, #28
  4079bc:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  4079be:	2300      	movs	r3, #0
  4079c0:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4079c2:	4b10      	ldr	r3, [pc, #64]	; (407a04 <xTimerCreateTimerTask+0x4c>)
  4079c4:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4079c6:	4b10      	ldr	r3, [pc, #64]	; (407a08 <xTimerCreateTimerTask+0x50>)
  4079c8:	681b      	ldr	r3, [r3, #0]
  4079ca:	2b00      	cmp	r3, #0
  4079cc:	d00e      	beq.n	4079ec <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4079ce:	2305      	movs	r3, #5
  4079d0:	9300      	str	r3, [sp, #0]
  4079d2:	2300      	movs	r3, #0
  4079d4:	9301      	str	r3, [sp, #4]
  4079d6:	2300      	movs	r3, #0
  4079d8:	9302      	str	r3, [sp, #8]
  4079da:	2300      	movs	r3, #0
  4079dc:	9303      	str	r3, [sp, #12]
  4079de:	480b      	ldr	r0, [pc, #44]	; (407a0c <xTimerCreateTimerTask+0x54>)
  4079e0:	490b      	ldr	r1, [pc, #44]	; (407a10 <xTimerCreateTimerTask+0x58>)
  4079e2:	228c      	movs	r2, #140	; 0x8c
  4079e4:	2300      	movs	r3, #0
  4079e6:	4c0b      	ldr	r4, [pc, #44]	; (407a14 <xTimerCreateTimerTask+0x5c>)
  4079e8:	47a0      	blx	r4
  4079ea:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  4079ec:	687b      	ldr	r3, [r7, #4]
  4079ee:	2b00      	cmp	r3, #0
  4079f0:	d103      	bne.n	4079fa <xTimerCreateTimerTask+0x42>
  4079f2:	4b09      	ldr	r3, [pc, #36]	; (407a18 <xTimerCreateTimerTask+0x60>)
  4079f4:	4798      	blx	r3
  4079f6:	bf00      	nop
  4079f8:	e7fd      	b.n	4079f6 <xTimerCreateTimerTask+0x3e>
	return xReturn;
  4079fa:	687b      	ldr	r3, [r7, #4]
}
  4079fc:	4618      	mov	r0, r3
  4079fe:	370c      	adds	r7, #12
  407a00:	46bd      	mov	sp, r7
  407a02:	bd90      	pop	{r4, r7, pc}
  407a04:	00407f61 	.word	0x00407f61
  407a08:	20003eb8 	.word	0x20003eb8
  407a0c:	00407bb5 	.word	0x00407bb5
  407a10:	0041357c 	.word	0x0041357c
  407a14:	00406a39 	.word	0x00406a39
  407a18:	00405e15 	.word	0x00405e15

00407a1c <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  407a1c:	b580      	push	{r7, lr}
  407a1e:	b086      	sub	sp, #24
  407a20:	af00      	add	r7, sp, #0
  407a22:	60f8      	str	r0, [r7, #12]
  407a24:	60b9      	str	r1, [r7, #8]
  407a26:	607a      	str	r2, [r7, #4]
  407a28:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  407a2a:	68bb      	ldr	r3, [r7, #8]
  407a2c:	2b00      	cmp	r3, #0
  407a2e:	d108      	bne.n	407a42 <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  407a30:	2300      	movs	r3, #0
  407a32:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  407a34:	68bb      	ldr	r3, [r7, #8]
  407a36:	2b00      	cmp	r3, #0
  407a38:	d120      	bne.n	407a7c <xTimerCreate+0x60>
  407a3a:	4b13      	ldr	r3, [pc, #76]	; (407a88 <xTimerCreate+0x6c>)
  407a3c:	4798      	blx	r3
  407a3e:	bf00      	nop
  407a40:	e7fd      	b.n	407a3e <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  407a42:	2028      	movs	r0, #40	; 0x28
  407a44:	4b11      	ldr	r3, [pc, #68]	; (407a8c <xTimerCreate+0x70>)
  407a46:	4798      	blx	r3
  407a48:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  407a4a:	697b      	ldr	r3, [r7, #20]
  407a4c:	2b00      	cmp	r3, #0
  407a4e:	d015      	beq.n	407a7c <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  407a50:	4b0f      	ldr	r3, [pc, #60]	; (407a90 <xTimerCreate+0x74>)
  407a52:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  407a54:	697b      	ldr	r3, [r7, #20]
  407a56:	68fa      	ldr	r2, [r7, #12]
  407a58:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  407a5a:	697b      	ldr	r3, [r7, #20]
  407a5c:	68ba      	ldr	r2, [r7, #8]
  407a5e:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  407a60:	697b      	ldr	r3, [r7, #20]
  407a62:	687a      	ldr	r2, [r7, #4]
  407a64:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  407a66:	697b      	ldr	r3, [r7, #20]
  407a68:	683a      	ldr	r2, [r7, #0]
  407a6a:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  407a6c:	697b      	ldr	r3, [r7, #20]
  407a6e:	6a3a      	ldr	r2, [r7, #32]
  407a70:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  407a72:	697b      	ldr	r3, [r7, #20]
  407a74:	3304      	adds	r3, #4
  407a76:	4618      	mov	r0, r3
  407a78:	4b06      	ldr	r3, [pc, #24]	; (407a94 <xTimerCreate+0x78>)
  407a7a:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  407a7c:	697b      	ldr	r3, [r7, #20]
}
  407a7e:	4618      	mov	r0, r3
  407a80:	3718      	adds	r7, #24
  407a82:	46bd      	mov	sp, r7
  407a84:	bd80      	pop	{r7, pc}
  407a86:	bf00      	nop
  407a88:	00405e15 	.word	0x00405e15
  407a8c:	00405ec9 	.word	0x00405ec9
  407a90:	00407f61 	.word	0x00407f61
  407a94:	00405b25 	.word	0x00405b25

00407a98 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  407a98:	b590      	push	{r4, r7, lr}
  407a9a:	b089      	sub	sp, #36	; 0x24
  407a9c:	af00      	add	r7, sp, #0
  407a9e:	60f8      	str	r0, [r7, #12]
  407aa0:	60b9      	str	r1, [r7, #8]
  407aa2:	607a      	str	r2, [r7, #4]
  407aa4:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  407aa6:	2300      	movs	r3, #0
  407aa8:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  407aaa:	4b1d      	ldr	r3, [pc, #116]	; (407b20 <xTimerGenericCommand+0x88>)
  407aac:	681b      	ldr	r3, [r3, #0]
  407aae:	2b00      	cmp	r3, #0
  407ab0:	d030      	beq.n	407b14 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  407ab2:	68bb      	ldr	r3, [r7, #8]
  407ab4:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  407ab6:	687b      	ldr	r3, [r7, #4]
  407ab8:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  407aba:	68fb      	ldr	r3, [r7, #12]
  407abc:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  407abe:	683b      	ldr	r3, [r7, #0]
  407ac0:	2b00      	cmp	r3, #0
  407ac2:	d11c      	bne.n	407afe <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  407ac4:	4b17      	ldr	r3, [pc, #92]	; (407b24 <xTimerGenericCommand+0x8c>)
  407ac6:	4798      	blx	r3
  407ac8:	4603      	mov	r3, r0
  407aca:	2b01      	cmp	r3, #1
  407acc:	d10b      	bne.n	407ae6 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  407ace:	4b14      	ldr	r3, [pc, #80]	; (407b20 <xTimerGenericCommand+0x88>)
  407ad0:	681a      	ldr	r2, [r3, #0]
  407ad2:	f107 0310 	add.w	r3, r7, #16
  407ad6:	4610      	mov	r0, r2
  407ad8:	4619      	mov	r1, r3
  407ada:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  407adc:	2300      	movs	r3, #0
  407ade:	4c12      	ldr	r4, [pc, #72]	; (407b28 <xTimerGenericCommand+0x90>)
  407ae0:	47a0      	blx	r4
  407ae2:	61f8      	str	r0, [r7, #28]
  407ae4:	e016      	b.n	407b14 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  407ae6:	4b0e      	ldr	r3, [pc, #56]	; (407b20 <xTimerGenericCommand+0x88>)
  407ae8:	681a      	ldr	r2, [r3, #0]
  407aea:	f107 0310 	add.w	r3, r7, #16
  407aee:	4610      	mov	r0, r2
  407af0:	4619      	mov	r1, r3
  407af2:	2200      	movs	r2, #0
  407af4:	2300      	movs	r3, #0
  407af6:	4c0c      	ldr	r4, [pc, #48]	; (407b28 <xTimerGenericCommand+0x90>)
  407af8:	47a0      	blx	r4
  407afa:	61f8      	str	r0, [r7, #28]
  407afc:	e00a      	b.n	407b14 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  407afe:	4b08      	ldr	r3, [pc, #32]	; (407b20 <xTimerGenericCommand+0x88>)
  407b00:	681a      	ldr	r2, [r3, #0]
  407b02:	f107 0310 	add.w	r3, r7, #16
  407b06:	4610      	mov	r0, r2
  407b08:	4619      	mov	r1, r3
  407b0a:	683a      	ldr	r2, [r7, #0]
  407b0c:	2300      	movs	r3, #0
  407b0e:	4c07      	ldr	r4, [pc, #28]	; (407b2c <xTimerGenericCommand+0x94>)
  407b10:	47a0      	blx	r4
  407b12:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  407b14:	69fb      	ldr	r3, [r7, #28]
}
  407b16:	4618      	mov	r0, r3
  407b18:	3724      	adds	r7, #36	; 0x24
  407b1a:	46bd      	mov	sp, r7
  407b1c:	bd90      	pop	{r4, r7, pc}
  407b1e:	bf00      	nop
  407b20:	20003eb8 	.word	0x20003eb8
  407b24:	00407849 	.word	0x00407849
  407b28:	004063ad 	.word	0x004063ad
  407b2c:	0040651d 	.word	0x0040651d

00407b30 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  407b30:	b590      	push	{r4, r7, lr}
  407b32:	b087      	sub	sp, #28
  407b34:	af02      	add	r7, sp, #8
  407b36:	6078      	str	r0, [r7, #4]
  407b38:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407b3a:	4b19      	ldr	r3, [pc, #100]	; (407ba0 <prvProcessExpiredTimer+0x70>)
  407b3c:	681b      	ldr	r3, [r3, #0]
  407b3e:	68db      	ldr	r3, [r3, #12]
  407b40:	68db      	ldr	r3, [r3, #12]
  407b42:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  407b44:	68fb      	ldr	r3, [r7, #12]
  407b46:	3304      	adds	r3, #4
  407b48:	4618      	mov	r0, r3
  407b4a:	4b16      	ldr	r3, [pc, #88]	; (407ba4 <prvProcessExpiredTimer+0x74>)
  407b4c:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407b4e:	68fb      	ldr	r3, [r7, #12]
  407b50:	69db      	ldr	r3, [r3, #28]
  407b52:	2b01      	cmp	r3, #1
  407b54:	d11c      	bne.n	407b90 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  407b56:	68fb      	ldr	r3, [r7, #12]
  407b58:	699a      	ldr	r2, [r3, #24]
  407b5a:	687b      	ldr	r3, [r7, #4]
  407b5c:	4413      	add	r3, r2
  407b5e:	68f8      	ldr	r0, [r7, #12]
  407b60:	4619      	mov	r1, r3
  407b62:	683a      	ldr	r2, [r7, #0]
  407b64:	687b      	ldr	r3, [r7, #4]
  407b66:	4c10      	ldr	r4, [pc, #64]	; (407ba8 <prvProcessExpiredTimer+0x78>)
  407b68:	47a0      	blx	r4
  407b6a:	4603      	mov	r3, r0
  407b6c:	2b01      	cmp	r3, #1
  407b6e:	d10f      	bne.n	407b90 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  407b70:	2300      	movs	r3, #0
  407b72:	9300      	str	r3, [sp, #0]
  407b74:	68f8      	ldr	r0, [r7, #12]
  407b76:	2100      	movs	r1, #0
  407b78:	687a      	ldr	r2, [r7, #4]
  407b7a:	2300      	movs	r3, #0
  407b7c:	4c0b      	ldr	r4, [pc, #44]	; (407bac <prvProcessExpiredTimer+0x7c>)
  407b7e:	47a0      	blx	r4
  407b80:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  407b82:	68bb      	ldr	r3, [r7, #8]
  407b84:	2b00      	cmp	r3, #0
  407b86:	d103      	bne.n	407b90 <prvProcessExpiredTimer+0x60>
  407b88:	4b09      	ldr	r3, [pc, #36]	; (407bb0 <prvProcessExpiredTimer+0x80>)
  407b8a:	4798      	blx	r3
  407b8c:	bf00      	nop
  407b8e:	e7fd      	b.n	407b8c <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407b90:	68fb      	ldr	r3, [r7, #12]
  407b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407b94:	68f8      	ldr	r0, [r7, #12]
  407b96:	4798      	blx	r3
}
  407b98:	3714      	adds	r7, #20
  407b9a:	46bd      	mov	sp, r7
  407b9c:	bd90      	pop	{r4, r7, pc}
  407b9e:	bf00      	nop
  407ba0:	20003eb0 	.word	0x20003eb0
  407ba4:	00405bfd 	.word	0x00405bfd
  407ba8:	00407cfd 	.word	0x00407cfd
  407bac:	00407a99 	.word	0x00407a99
  407bb0:	00405e15 	.word	0x00405e15

00407bb4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  407bb4:	b580      	push	{r7, lr}
  407bb6:	b084      	sub	sp, #16
  407bb8:	af00      	add	r7, sp, #0
  407bba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  407bbc:	f107 0308 	add.w	r3, r7, #8
  407bc0:	4618      	mov	r0, r3
  407bc2:	4b05      	ldr	r3, [pc, #20]	; (407bd8 <prvTimerTask+0x24>)
  407bc4:	4798      	blx	r3
  407bc6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  407bc8:	68bb      	ldr	r3, [r7, #8]
  407bca:	68f8      	ldr	r0, [r7, #12]
  407bcc:	4619      	mov	r1, r3
  407bce:	4b03      	ldr	r3, [pc, #12]	; (407bdc <prvTimerTask+0x28>)
  407bd0:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  407bd2:	4b03      	ldr	r3, [pc, #12]	; (407be0 <prvTimerTask+0x2c>)
  407bd4:	4798      	blx	r3
	}
  407bd6:	e7f1      	b.n	407bbc <prvTimerTask+0x8>
  407bd8:	00407c69 	.word	0x00407c69
  407bdc:	00407be5 	.word	0x00407be5
  407be0:	00407d85 	.word	0x00407d85

00407be4 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  407be4:	b580      	push	{r7, lr}
  407be6:	b084      	sub	sp, #16
  407be8:	af00      	add	r7, sp, #0
  407bea:	6078      	str	r0, [r7, #4]
  407bec:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  407bee:	4b17      	ldr	r3, [pc, #92]	; (407c4c <prvProcessTimerOrBlockTask+0x68>)
  407bf0:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  407bf2:	f107 0308 	add.w	r3, r7, #8
  407bf6:	4618      	mov	r0, r3
  407bf8:	4b15      	ldr	r3, [pc, #84]	; (407c50 <prvProcessTimerOrBlockTask+0x6c>)
  407bfa:	4798      	blx	r3
  407bfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  407bfe:	68bb      	ldr	r3, [r7, #8]
  407c00:	2b00      	cmp	r3, #0
  407c02:	d11e      	bne.n	407c42 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  407c04:	683b      	ldr	r3, [r7, #0]
  407c06:	2b00      	cmp	r3, #0
  407c08:	d10a      	bne.n	407c20 <prvProcessTimerOrBlockTask+0x3c>
  407c0a:	687a      	ldr	r2, [r7, #4]
  407c0c:	68fb      	ldr	r3, [r7, #12]
  407c0e:	429a      	cmp	r2, r3
  407c10:	d806      	bhi.n	407c20 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  407c12:	4b10      	ldr	r3, [pc, #64]	; (407c54 <prvProcessTimerOrBlockTask+0x70>)
  407c14:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  407c16:	6878      	ldr	r0, [r7, #4]
  407c18:	68f9      	ldr	r1, [r7, #12]
  407c1a:	4b0f      	ldr	r3, [pc, #60]	; (407c58 <prvProcessTimerOrBlockTask+0x74>)
  407c1c:	4798      	blx	r3
  407c1e:	e012      	b.n	407c46 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  407c20:	4b0e      	ldr	r3, [pc, #56]	; (407c5c <prvProcessTimerOrBlockTask+0x78>)
  407c22:	681a      	ldr	r2, [r3, #0]
  407c24:	6879      	ldr	r1, [r7, #4]
  407c26:	68fb      	ldr	r3, [r7, #12]
  407c28:	1acb      	subs	r3, r1, r3
  407c2a:	4610      	mov	r0, r2
  407c2c:	4619      	mov	r1, r3
  407c2e:	4b0c      	ldr	r3, [pc, #48]	; (407c60 <prvProcessTimerOrBlockTask+0x7c>)
  407c30:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  407c32:	4b08      	ldr	r3, [pc, #32]	; (407c54 <prvProcessTimerOrBlockTask+0x70>)
  407c34:	4798      	blx	r3
  407c36:	4603      	mov	r3, r0
  407c38:	2b00      	cmp	r3, #0
  407c3a:	d104      	bne.n	407c46 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  407c3c:	4b09      	ldr	r3, [pc, #36]	; (407c64 <prvProcessTimerOrBlockTask+0x80>)
  407c3e:	4798      	blx	r3
  407c40:	e001      	b.n	407c46 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  407c42:	4b04      	ldr	r3, [pc, #16]	; (407c54 <prvProcessTimerOrBlockTask+0x70>)
  407c44:	4798      	blx	r3
		}
	}
}
  407c46:	3710      	adds	r7, #16
  407c48:	46bd      	mov	sp, r7
  407c4a:	bd80      	pop	{r7, pc}
  407c4c:	00406f45 	.word	0x00406f45
  407c50:	00407cb1 	.word	0x00407cb1
  407c54:	00406f61 	.word	0x00406f61
  407c58:	00407b31 	.word	0x00407b31
  407c5c:	20003eb8 	.word	0x20003eb8
  407c60:	004069d5 	.word	0x004069d5
  407c64:	00405db9 	.word	0x00405db9

00407c68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  407c68:	b480      	push	{r7}
  407c6a:	b085      	sub	sp, #20
  407c6c:	af00      	add	r7, sp, #0
  407c6e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  407c70:	4b0e      	ldr	r3, [pc, #56]	; (407cac <prvGetNextExpireTime+0x44>)
  407c72:	681b      	ldr	r3, [r3, #0]
  407c74:	681b      	ldr	r3, [r3, #0]
  407c76:	2b00      	cmp	r3, #0
  407c78:	bf14      	ite	ne
  407c7a:	2300      	movne	r3, #0
  407c7c:	2301      	moveq	r3, #1
  407c7e:	b2db      	uxtb	r3, r3
  407c80:	461a      	mov	r2, r3
  407c82:	687b      	ldr	r3, [r7, #4]
  407c84:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  407c86:	687b      	ldr	r3, [r7, #4]
  407c88:	681b      	ldr	r3, [r3, #0]
  407c8a:	2b00      	cmp	r3, #0
  407c8c:	d105      	bne.n	407c9a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  407c8e:	4b07      	ldr	r3, [pc, #28]	; (407cac <prvGetNextExpireTime+0x44>)
  407c90:	681b      	ldr	r3, [r3, #0]
  407c92:	68db      	ldr	r3, [r3, #12]
  407c94:	681b      	ldr	r3, [r3, #0]
  407c96:	60fb      	str	r3, [r7, #12]
  407c98:	e001      	b.n	407c9e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  407c9a:	2300      	movs	r3, #0
  407c9c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  407c9e:	68fb      	ldr	r3, [r7, #12]
}
  407ca0:	4618      	mov	r0, r3
  407ca2:	3714      	adds	r7, #20
  407ca4:	46bd      	mov	sp, r7
  407ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
  407caa:	4770      	bx	lr
  407cac:	20003eb0 	.word	0x20003eb0

00407cb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  407cb0:	b580      	push	{r7, lr}
  407cb2:	b084      	sub	sp, #16
  407cb4:	af00      	add	r7, sp, #0
  407cb6:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  407cb8:	4b0d      	ldr	r3, [pc, #52]	; (407cf0 <prvSampleTimeNow+0x40>)
  407cba:	4798      	blx	r3
  407cbc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  407cbe:	4b0d      	ldr	r3, [pc, #52]	; (407cf4 <prvSampleTimeNow+0x44>)
  407cc0:	681b      	ldr	r3, [r3, #0]
  407cc2:	68fa      	ldr	r2, [r7, #12]
  407cc4:	429a      	cmp	r2, r3
  407cc6:	d208      	bcs.n	407cda <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  407cc8:	4b0a      	ldr	r3, [pc, #40]	; (407cf4 <prvSampleTimeNow+0x44>)
  407cca:	681b      	ldr	r3, [r3, #0]
  407ccc:	4618      	mov	r0, r3
  407cce:	4b0a      	ldr	r3, [pc, #40]	; (407cf8 <prvSampleTimeNow+0x48>)
  407cd0:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  407cd2:	687b      	ldr	r3, [r7, #4]
  407cd4:	2201      	movs	r2, #1
  407cd6:	601a      	str	r2, [r3, #0]
  407cd8:	e002      	b.n	407ce0 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  407cda:	687b      	ldr	r3, [r7, #4]
  407cdc:	2200      	movs	r2, #0
  407cde:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  407ce0:	4b04      	ldr	r3, [pc, #16]	; (407cf4 <prvSampleTimeNow+0x44>)
  407ce2:	68fa      	ldr	r2, [r7, #12]
  407ce4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  407ce6:	68fb      	ldr	r3, [r7, #12]
}
  407ce8:	4618      	mov	r0, r3
  407cea:	3710      	adds	r7, #16
  407cec:	46bd      	mov	sp, r7
  407cee:	bd80      	pop	{r7, pc}
  407cf0:	00407081 	.word	0x00407081
  407cf4:	20003ebc 	.word	0x20003ebc
  407cf8:	00407e9d 	.word	0x00407e9d

00407cfc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  407cfc:	b580      	push	{r7, lr}
  407cfe:	b086      	sub	sp, #24
  407d00:	af00      	add	r7, sp, #0
  407d02:	60f8      	str	r0, [r7, #12]
  407d04:	60b9      	str	r1, [r7, #8]
  407d06:	607a      	str	r2, [r7, #4]
  407d08:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  407d0a:	2300      	movs	r3, #0
  407d0c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  407d0e:	68fb      	ldr	r3, [r7, #12]
  407d10:	68ba      	ldr	r2, [r7, #8]
  407d12:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407d14:	68fb      	ldr	r3, [r7, #12]
  407d16:	68fa      	ldr	r2, [r7, #12]
  407d18:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  407d1a:	68ba      	ldr	r2, [r7, #8]
  407d1c:	687b      	ldr	r3, [r7, #4]
  407d1e:	429a      	cmp	r2, r3
  407d20:	d812      	bhi.n	407d48 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  407d22:	687a      	ldr	r2, [r7, #4]
  407d24:	683b      	ldr	r3, [r7, #0]
  407d26:	1ad2      	subs	r2, r2, r3
  407d28:	68fb      	ldr	r3, [r7, #12]
  407d2a:	699b      	ldr	r3, [r3, #24]
  407d2c:	429a      	cmp	r2, r3
  407d2e:	d302      	bcc.n	407d36 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  407d30:	2301      	movs	r3, #1
  407d32:	617b      	str	r3, [r7, #20]
  407d34:	e01b      	b.n	407d6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  407d36:	4b10      	ldr	r3, [pc, #64]	; (407d78 <prvInsertTimerInActiveList+0x7c>)
  407d38:	681a      	ldr	r2, [r3, #0]
  407d3a:	68fb      	ldr	r3, [r7, #12]
  407d3c:	3304      	adds	r3, #4
  407d3e:	4610      	mov	r0, r2
  407d40:	4619      	mov	r1, r3
  407d42:	4b0e      	ldr	r3, [pc, #56]	; (407d7c <prvInsertTimerInActiveList+0x80>)
  407d44:	4798      	blx	r3
  407d46:	e012      	b.n	407d6e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  407d48:	687a      	ldr	r2, [r7, #4]
  407d4a:	683b      	ldr	r3, [r7, #0]
  407d4c:	429a      	cmp	r2, r3
  407d4e:	d206      	bcs.n	407d5e <prvInsertTimerInActiveList+0x62>
  407d50:	68ba      	ldr	r2, [r7, #8]
  407d52:	683b      	ldr	r3, [r7, #0]
  407d54:	429a      	cmp	r2, r3
  407d56:	d302      	bcc.n	407d5e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  407d58:	2301      	movs	r3, #1
  407d5a:	617b      	str	r3, [r7, #20]
  407d5c:	e007      	b.n	407d6e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407d5e:	4b08      	ldr	r3, [pc, #32]	; (407d80 <prvInsertTimerInActiveList+0x84>)
  407d60:	681a      	ldr	r2, [r3, #0]
  407d62:	68fb      	ldr	r3, [r7, #12]
  407d64:	3304      	adds	r3, #4
  407d66:	4610      	mov	r0, r2
  407d68:	4619      	mov	r1, r3
  407d6a:	4b04      	ldr	r3, [pc, #16]	; (407d7c <prvInsertTimerInActiveList+0x80>)
  407d6c:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  407d6e:	697b      	ldr	r3, [r7, #20]
}
  407d70:	4618      	mov	r0, r3
  407d72:	3718      	adds	r7, #24
  407d74:	46bd      	mov	sp, r7
  407d76:	bd80      	pop	{r7, pc}
  407d78:	20003eb4 	.word	0x20003eb4
  407d7c:	00405b8d 	.word	0x00405b8d
  407d80:	20003eb0 	.word	0x20003eb0

00407d84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  407d84:	b590      	push	{r4, r7, lr}
  407d86:	b08b      	sub	sp, #44	; 0x2c
  407d88:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  407d8a:	1d3b      	adds	r3, r7, #4
  407d8c:	4618      	mov	r0, r3
  407d8e:	4b3b      	ldr	r3, [pc, #236]	; (407e7c <prvProcessReceivedCommands+0xf8>)
  407d90:	4798      	blx	r3
  407d92:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407d94:	e061      	b.n	407e5a <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  407d96:	693b      	ldr	r3, [r7, #16]
  407d98:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  407d9a:	69bb      	ldr	r3, [r7, #24]
  407d9c:	2b00      	cmp	r3, #0
  407d9e:	d008      	beq.n	407db2 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  407da0:	69bb      	ldr	r3, [r7, #24]
  407da2:	695b      	ldr	r3, [r3, #20]
  407da4:	2b00      	cmp	r3, #0
  407da6:	d004      	beq.n	407db2 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  407da8:	69bb      	ldr	r3, [r7, #24]
  407daa:	3304      	adds	r3, #4
  407dac:	4618      	mov	r0, r3
  407dae:	4b34      	ldr	r3, [pc, #208]	; (407e80 <prvProcessReceivedCommands+0xfc>)
  407db0:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  407db2:	68bb      	ldr	r3, [r7, #8]
  407db4:	2b03      	cmp	r3, #3
  407db6:	d84f      	bhi.n	407e58 <prvProcessReceivedCommands+0xd4>
  407db8:	a201      	add	r2, pc, #4	; (adr r2, 407dc0 <prvProcessReceivedCommands+0x3c>)
  407dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  407dbe:	bf00      	nop
  407dc0:	00407dd1 	.word	0x00407dd1
  407dc4:	00407e59 	.word	0x00407e59
  407dc8:	00407e25 	.word	0x00407e25
  407dcc:	00407e51 	.word	0x00407e51
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  407dd0:	68fa      	ldr	r2, [r7, #12]
  407dd2:	69bb      	ldr	r3, [r7, #24]
  407dd4:	699b      	ldr	r3, [r3, #24]
  407dd6:	441a      	add	r2, r3
  407dd8:	68fb      	ldr	r3, [r7, #12]
  407dda:	69b8      	ldr	r0, [r7, #24]
  407ddc:	4611      	mov	r1, r2
  407dde:	69fa      	ldr	r2, [r7, #28]
  407de0:	4c28      	ldr	r4, [pc, #160]	; (407e84 <prvProcessReceivedCommands+0x100>)
  407de2:	47a0      	blx	r4
  407de4:	4603      	mov	r3, r0
  407de6:	2b01      	cmp	r3, #1
  407de8:	d11b      	bne.n	407e22 <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407dea:	69bb      	ldr	r3, [r7, #24]
  407dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407dee:	69b8      	ldr	r0, [r7, #24]
  407df0:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407df2:	69bb      	ldr	r3, [r7, #24]
  407df4:	69db      	ldr	r3, [r3, #28]
  407df6:	2b01      	cmp	r3, #1
  407df8:	d113      	bne.n	407e22 <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  407dfa:	68fa      	ldr	r2, [r7, #12]
  407dfc:	69bb      	ldr	r3, [r7, #24]
  407dfe:	699b      	ldr	r3, [r3, #24]
  407e00:	4413      	add	r3, r2
  407e02:	2200      	movs	r2, #0
  407e04:	9200      	str	r2, [sp, #0]
  407e06:	69b8      	ldr	r0, [r7, #24]
  407e08:	2100      	movs	r1, #0
  407e0a:	461a      	mov	r2, r3
  407e0c:	2300      	movs	r3, #0
  407e0e:	4c1e      	ldr	r4, [pc, #120]	; (407e88 <prvProcessReceivedCommands+0x104>)
  407e10:	47a0      	blx	r4
  407e12:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  407e14:	697b      	ldr	r3, [r7, #20]
  407e16:	2b00      	cmp	r3, #0
  407e18:	d103      	bne.n	407e22 <prvProcessReceivedCommands+0x9e>
  407e1a:	4b1c      	ldr	r3, [pc, #112]	; (407e8c <prvProcessReceivedCommands+0x108>)
  407e1c:	4798      	blx	r3
  407e1e:	bf00      	nop
  407e20:	e7fd      	b.n	407e1e <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  407e22:	e01a      	b.n	407e5a <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  407e24:	68fa      	ldr	r2, [r7, #12]
  407e26:	69bb      	ldr	r3, [r7, #24]
  407e28:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  407e2a:	69bb      	ldr	r3, [r7, #24]
  407e2c:	699b      	ldr	r3, [r3, #24]
  407e2e:	2b00      	cmp	r3, #0
  407e30:	d103      	bne.n	407e3a <prvProcessReceivedCommands+0xb6>
  407e32:	4b16      	ldr	r3, [pc, #88]	; (407e8c <prvProcessReceivedCommands+0x108>)
  407e34:	4798      	blx	r3
  407e36:	bf00      	nop
  407e38:	e7fd      	b.n	407e36 <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  407e3a:	69bb      	ldr	r3, [r7, #24]
  407e3c:	699a      	ldr	r2, [r3, #24]
  407e3e:	69fb      	ldr	r3, [r7, #28]
  407e40:	4413      	add	r3, r2
  407e42:	69b8      	ldr	r0, [r7, #24]
  407e44:	4619      	mov	r1, r3
  407e46:	69fa      	ldr	r2, [r7, #28]
  407e48:	69fb      	ldr	r3, [r7, #28]
  407e4a:	4c0e      	ldr	r4, [pc, #56]	; (407e84 <prvProcessReceivedCommands+0x100>)
  407e4c:	47a0      	blx	r4
				break;
  407e4e:	e004      	b.n	407e5a <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  407e50:	69b8      	ldr	r0, [r7, #24]
  407e52:	4b0f      	ldr	r3, [pc, #60]	; (407e90 <prvProcessReceivedCommands+0x10c>)
  407e54:	4798      	blx	r3
				break;
  407e56:	e000      	b.n	407e5a <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  407e58:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407e5a:	4b0e      	ldr	r3, [pc, #56]	; (407e94 <prvProcessReceivedCommands+0x110>)
  407e5c:	681a      	ldr	r2, [r3, #0]
  407e5e:	f107 0308 	add.w	r3, r7, #8
  407e62:	4610      	mov	r0, r2
  407e64:	4619      	mov	r1, r3
  407e66:	2200      	movs	r2, #0
  407e68:	2300      	movs	r3, #0
  407e6a:	4c0b      	ldr	r4, [pc, #44]	; (407e98 <prvProcessReceivedCommands+0x114>)
  407e6c:	47a0      	blx	r4
  407e6e:	4603      	mov	r3, r0
  407e70:	2b00      	cmp	r3, #0
  407e72:	d190      	bne.n	407d96 <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  407e74:	3724      	adds	r7, #36	; 0x24
  407e76:	46bd      	mov	sp, r7
  407e78:	bd90      	pop	{r4, r7, pc}
  407e7a:	bf00      	nop
  407e7c:	00407cb1 	.word	0x00407cb1
  407e80:	00405bfd 	.word	0x00405bfd
  407e84:	00407cfd 	.word	0x00407cfd
  407e88:	00407a99 	.word	0x00407a99
  407e8c:	00405e15 	.word	0x00405e15
  407e90:	00405fd1 	.word	0x00405fd1
  407e94:	20003eb8 	.word	0x20003eb8
  407e98:	004065d9 	.word	0x004065d9

00407e9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  407e9c:	b590      	push	{r4, r7, lr}
  407e9e:	b08b      	sub	sp, #44	; 0x2c
  407ea0:	af02      	add	r7, sp, #8
  407ea2:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  407ea4:	e03e      	b.n	407f24 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  407ea6:	4b28      	ldr	r3, [pc, #160]	; (407f48 <prvSwitchTimerLists+0xac>)
  407ea8:	681b      	ldr	r3, [r3, #0]
  407eaa:	68db      	ldr	r3, [r3, #12]
  407eac:	681b      	ldr	r3, [r3, #0]
  407eae:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407eb0:	4b25      	ldr	r3, [pc, #148]	; (407f48 <prvSwitchTimerLists+0xac>)
  407eb2:	681b      	ldr	r3, [r3, #0]
  407eb4:	68db      	ldr	r3, [r3, #12]
  407eb6:	68db      	ldr	r3, [r3, #12]
  407eb8:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  407eba:	69bb      	ldr	r3, [r7, #24]
  407ebc:	3304      	adds	r3, #4
  407ebe:	4618      	mov	r0, r3
  407ec0:	4b22      	ldr	r3, [pc, #136]	; (407f4c <prvSwitchTimerLists+0xb0>)
  407ec2:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407ec4:	69bb      	ldr	r3, [r7, #24]
  407ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407ec8:	69b8      	ldr	r0, [r7, #24]
  407eca:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407ecc:	69bb      	ldr	r3, [r7, #24]
  407ece:	69db      	ldr	r3, [r3, #28]
  407ed0:	2b01      	cmp	r3, #1
  407ed2:	d127      	bne.n	407f24 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  407ed4:	69bb      	ldr	r3, [r7, #24]
  407ed6:	699a      	ldr	r2, [r3, #24]
  407ed8:	69fb      	ldr	r3, [r7, #28]
  407eda:	4413      	add	r3, r2
  407edc:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  407ede:	697a      	ldr	r2, [r7, #20]
  407ee0:	69fb      	ldr	r3, [r7, #28]
  407ee2:	429a      	cmp	r2, r3
  407ee4:	d90e      	bls.n	407f04 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  407ee6:	69bb      	ldr	r3, [r7, #24]
  407ee8:	697a      	ldr	r2, [r7, #20]
  407eea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407eec:	69bb      	ldr	r3, [r7, #24]
  407eee:	69ba      	ldr	r2, [r7, #24]
  407ef0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407ef2:	4b15      	ldr	r3, [pc, #84]	; (407f48 <prvSwitchTimerLists+0xac>)
  407ef4:	681a      	ldr	r2, [r3, #0]
  407ef6:	69bb      	ldr	r3, [r7, #24]
  407ef8:	3304      	adds	r3, #4
  407efa:	4610      	mov	r0, r2
  407efc:	4619      	mov	r1, r3
  407efe:	4b14      	ldr	r3, [pc, #80]	; (407f50 <prvSwitchTimerLists+0xb4>)
  407f00:	4798      	blx	r3
  407f02:	e00f      	b.n	407f24 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  407f04:	2300      	movs	r3, #0
  407f06:	9300      	str	r3, [sp, #0]
  407f08:	69b8      	ldr	r0, [r7, #24]
  407f0a:	2100      	movs	r1, #0
  407f0c:	69fa      	ldr	r2, [r7, #28]
  407f0e:	2300      	movs	r3, #0
  407f10:	4c10      	ldr	r4, [pc, #64]	; (407f54 <prvSwitchTimerLists+0xb8>)
  407f12:	47a0      	blx	r4
  407f14:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  407f16:	693b      	ldr	r3, [r7, #16]
  407f18:	2b00      	cmp	r3, #0
  407f1a:	d103      	bne.n	407f24 <prvSwitchTimerLists+0x88>
  407f1c:	4b0e      	ldr	r3, [pc, #56]	; (407f58 <prvSwitchTimerLists+0xbc>)
  407f1e:	4798      	blx	r3
  407f20:	bf00      	nop
  407f22:	e7fd      	b.n	407f20 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  407f24:	4b08      	ldr	r3, [pc, #32]	; (407f48 <prvSwitchTimerLists+0xac>)
  407f26:	681b      	ldr	r3, [r3, #0]
  407f28:	681b      	ldr	r3, [r3, #0]
  407f2a:	2b00      	cmp	r3, #0
  407f2c:	d1bb      	bne.n	407ea6 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  407f2e:	4b06      	ldr	r3, [pc, #24]	; (407f48 <prvSwitchTimerLists+0xac>)
  407f30:	681b      	ldr	r3, [r3, #0]
  407f32:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  407f34:	4b09      	ldr	r3, [pc, #36]	; (407f5c <prvSwitchTimerLists+0xc0>)
  407f36:	681a      	ldr	r2, [r3, #0]
  407f38:	4b03      	ldr	r3, [pc, #12]	; (407f48 <prvSwitchTimerLists+0xac>)
  407f3a:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  407f3c:	4b07      	ldr	r3, [pc, #28]	; (407f5c <prvSwitchTimerLists+0xc0>)
  407f3e:	68fa      	ldr	r2, [r7, #12]
  407f40:	601a      	str	r2, [r3, #0]
}
  407f42:	3724      	adds	r7, #36	; 0x24
  407f44:	46bd      	mov	sp, r7
  407f46:	bd90      	pop	{r4, r7, pc}
  407f48:	20003eb0 	.word	0x20003eb0
  407f4c:	00405bfd 	.word	0x00405bfd
  407f50:	00405b8d 	.word	0x00405b8d
  407f54:	00407a99 	.word	0x00407a99
  407f58:	00405e15 	.word	0x00405e15
  407f5c:	20003eb4 	.word	0x20003eb4

00407f60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  407f60:	b580      	push	{r7, lr}
  407f62:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  407f64:	4b0e      	ldr	r3, [pc, #56]	; (407fa0 <prvCheckForValidListAndQueue+0x40>)
  407f66:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  407f68:	4b0e      	ldr	r3, [pc, #56]	; (407fa4 <prvCheckForValidListAndQueue+0x44>)
  407f6a:	681b      	ldr	r3, [r3, #0]
  407f6c:	2b00      	cmp	r3, #0
  407f6e:	d113      	bne.n	407f98 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  407f70:	480d      	ldr	r0, [pc, #52]	; (407fa8 <prvCheckForValidListAndQueue+0x48>)
  407f72:	4b0e      	ldr	r3, [pc, #56]	; (407fac <prvCheckForValidListAndQueue+0x4c>)
  407f74:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  407f76:	480e      	ldr	r0, [pc, #56]	; (407fb0 <prvCheckForValidListAndQueue+0x50>)
  407f78:	4b0c      	ldr	r3, [pc, #48]	; (407fac <prvCheckForValidListAndQueue+0x4c>)
  407f7a:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  407f7c:	4b0d      	ldr	r3, [pc, #52]	; (407fb4 <prvCheckForValidListAndQueue+0x54>)
  407f7e:	4a0a      	ldr	r2, [pc, #40]	; (407fa8 <prvCheckForValidListAndQueue+0x48>)
  407f80:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  407f82:	4b0d      	ldr	r3, [pc, #52]	; (407fb8 <prvCheckForValidListAndQueue+0x58>)
  407f84:	4a0a      	ldr	r2, [pc, #40]	; (407fb0 <prvCheckForValidListAndQueue+0x50>)
  407f86:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  407f88:	2005      	movs	r0, #5
  407f8a:	210c      	movs	r1, #12
  407f8c:	2200      	movs	r2, #0
  407f8e:	4b0b      	ldr	r3, [pc, #44]	; (407fbc <prvCheckForValidListAndQueue+0x5c>)
  407f90:	4798      	blx	r3
  407f92:	4602      	mov	r2, r0
  407f94:	4b03      	ldr	r3, [pc, #12]	; (407fa4 <prvCheckForValidListAndQueue+0x44>)
  407f96:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  407f98:	4b09      	ldr	r3, [pc, #36]	; (407fc0 <prvCheckForValidListAndQueue+0x60>)
  407f9a:	4798      	blx	r3
}
  407f9c:	bd80      	pop	{r7, pc}
  407f9e:	bf00      	nop
  407fa0:	00405dd1 	.word	0x00405dd1
  407fa4:	20003eb8 	.word	0x20003eb8
  407fa8:	20003e88 	.word	0x20003e88
  407fac:	00405ae5 	.word	0x00405ae5
  407fb0:	20003e9c 	.word	0x20003e9c
  407fb4:	20003eb0 	.word	0x20003eb0
  407fb8:	20003eb4 	.word	0x20003eb4
  407fbc:	0040622d 	.word	0x0040622d
  407fc0:	00405ded 	.word	0x00405ded

00407fc4 <initIMUQueue>:
double gyro[3] = { 0 };
double anglePure = 0;
double angleComplFilter = 0;
double angleKalman = 0;

void initIMUQueue(){
  407fc4:	b590      	push	{r4, r7, lr}
  407fc6:	b083      	sub	sp, #12
  407fc8:	af00      	add	r7, sp, #0
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  407fca:	2300      	movs	r3, #0
  407fcc:	71fb      	strb	r3, [r7, #7]
  407fce:	e03e      	b.n	40804e <initIMUQueue+0x8a>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  407fd0:	79fc      	ldrb	r4, [r7, #7]
  407fd2:	2001      	movs	r0, #1
  407fd4:	2108      	movs	r1, #8
  407fd6:	2200      	movs	r2, #0
  407fd8:	4b20      	ldr	r3, [pc, #128]	; (40805c <initIMUQueue+0x98>)
  407fda:	4798      	blx	r3
  407fdc:	4602      	mov	r2, r0
  407fde:	4b20      	ldr	r3, [pc, #128]	; (408060 <initIMUQueue+0x9c>)
  407fe0:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  407fe4:	79fa      	ldrb	r2, [r7, #7]
  407fe6:	4b1e      	ldr	r3, [pc, #120]	; (408060 <initIMUQueue+0x9c>)
  407fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  407fec:	2b00      	cmp	r3, #0
  407fee:	d103      	bne.n	407ff8 <initIMUQueue+0x34>
			LED_On(LED2_GPIO);
  407ff0:	2019      	movs	r0, #25
  407ff2:	4b1c      	ldr	r3, [pc, #112]	; (408064 <initIMUQueue+0xa0>)
  407ff4:	4798      	blx	r3
			while(1);
  407ff6:	e7fe      	b.n	407ff6 <initIMUQueue+0x32>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  407ff8:	79fc      	ldrb	r4, [r7, #7]
  407ffa:	2001      	movs	r0, #1
  407ffc:	2108      	movs	r1, #8
  407ffe:	2200      	movs	r2, #0
  408000:	4b16      	ldr	r3, [pc, #88]	; (40805c <initIMUQueue+0x98>)
  408002:	4798      	blx	r3
  408004:	4602      	mov	r2, r0
  408006:	4b18      	ldr	r3, [pc, #96]	; (408068 <initIMUQueue+0xa4>)
  408008:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  40800c:	79fa      	ldrb	r2, [r7, #7]
  40800e:	4b16      	ldr	r3, [pc, #88]	; (408068 <initIMUQueue+0xa4>)
  408010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408014:	2b00      	cmp	r3, #0
  408016:	d103      	bne.n	408020 <initIMUQueue+0x5c>
			LED_On(LED2_GPIO);
  408018:	2019      	movs	r0, #25
  40801a:	4b12      	ldr	r3, [pc, #72]	; (408064 <initIMUQueue+0xa0>)
  40801c:	4798      	blx	r3
			while(1);
  40801e:	e7fe      	b.n	40801e <initIMUQueue+0x5a>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  408020:	79fc      	ldrb	r4, [r7, #7]
  408022:	2001      	movs	r0, #1
  408024:	2108      	movs	r1, #8
  408026:	2200      	movs	r2, #0
  408028:	4b0c      	ldr	r3, [pc, #48]	; (40805c <initIMUQueue+0x98>)
  40802a:	4798      	blx	r3
  40802c:	4602      	mov	r2, r0
  40802e:	4b0f      	ldr	r3, [pc, #60]	; (40806c <initIMUQueue+0xa8>)
  408030:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  408034:	79fa      	ldrb	r2, [r7, #7]
  408036:	4b0d      	ldr	r3, [pc, #52]	; (40806c <initIMUQueue+0xa8>)
  408038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40803c:	2b00      	cmp	r3, #0
  40803e:	d103      	bne.n	408048 <initIMUQueue+0x84>
			LED_On(LED2_GPIO);
  408040:	2019      	movs	r0, #25
  408042:	4b08      	ldr	r3, [pc, #32]	; (408064 <initIMUQueue+0xa0>)
  408044:	4798      	blx	r3
			while(1);
  408046:	e7fe      	b.n	408046 <initIMUQueue+0x82>
double angleKalman = 0;

void initIMUQueue(){
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  408048:	79fb      	ldrb	r3, [r7, #7]
  40804a:	3301      	adds	r3, #1
  40804c:	71fb      	strb	r3, [r7, #7]
  40804e:	79fb      	ldrb	r3, [r7, #7]
  408050:	2b02      	cmp	r3, #2
  408052:	d9bd      	bls.n	407fd0 <initIMUQueue+0xc>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  408054:	370c      	adds	r7, #12
  408056:	46bd      	mov	sp, r7
  408058:	bd90      	pop	{r4, r7, pc}
  40805a:	bf00      	nop
  40805c:	0040622d 	.word	0x0040622d
  408060:	20004060 	.word	0x20004060
  408064:	00403a85 	.word	0x00403a85
  408068:	20004014 	.word	0x20004014
  40806c:	20004020 	.word	0x20004020

00408070 <vTimerIMU>:

static void vTimerIMU(void *pvParameters){
  408070:	b590      	push	{r4, r7, lr}
  408072:	b083      	sub	sp, #12
  408074:	af00      	add	r7, sp, #0
  408076:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  408078:	4b05      	ldr	r3, [pc, #20]	; (408090 <vTimerIMU+0x20>)
  40807a:	681b      	ldr	r3, [r3, #0]
  40807c:	4618      	mov	r0, r3
  40807e:	2100      	movs	r1, #0
  408080:	2200      	movs	r2, #0
  408082:	2300      	movs	r3, #0
  408084:	4c03      	ldr	r4, [pc, #12]	; (408094 <vTimerIMU+0x24>)
  408086:	47a0      	blx	r4
}
  408088:	370c      	adds	r7, #12
  40808a:	46bd      	mov	sp, r7
  40808c:	bd90      	pop	{r4, r7, pc}
  40808e:	bf00      	nop
  408090:	20004010 	.word	0x20004010
  408094:	004063ad 	.word	0x004063ad

00408098 <cTaskSample>:
void intpin_handler(uint32_t id, uint32_t mask){
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void cTaskSample(commVar val){
  408098:	b590      	push	{r4, r7, lr}
  40809a:	b089      	sub	sp, #36	; 0x24
  40809c:	af02      	add	r7, sp, #8
  40809e:	1d3b      	adds	r3, r7, #4
  4080a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float value = val.value;
  4080a4:	68fb      	ldr	r3, [r7, #12]
  4080a6:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  4080a8:	7a3b      	ldrb	r3, [r7, #8]
  4080aa:	2b00      	cmp	r3, #0
  4080ac:	d02b      	beq.n	408106 <cTaskSample+0x6e>
  4080ae:	2b01      	cmp	r3, #1
  4080b0:	d130      	bne.n	408114 <cTaskSample+0x7c>
	{
		case cSet:
			if (value > 0){
  4080b2:	4b1a      	ldr	r3, [pc, #104]	; (40811c <cTaskSample+0x84>)
  4080b4:	6978      	ldr	r0, [r7, #20]
  4080b6:	f04f 0100 	mov.w	r1, #0
  4080ba:	4798      	blx	r3
  4080bc:	4603      	mov	r3, r0
  4080be:	2b00      	cmp	r3, #0
  4080c0:	d018      	beq.n	4080f4 <cTaskSample+0x5c>
				timerIMU = (uint32_t)value;
  4080c2:	4b17      	ldr	r3, [pc, #92]	; (408120 <cTaskSample+0x88>)
  4080c4:	6978      	ldr	r0, [r7, #20]
  4080c6:	4798      	blx	r3
  4080c8:	4602      	mov	r2, r0
  4080ca:	4b16      	ldr	r3, [pc, #88]	; (408124 <cTaskSample+0x8c>)
  4080cc:	601a      	str	r2, [r3, #0]
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
  4080ce:	4b16      	ldr	r3, [pc, #88]	; (408128 <cTaskSample+0x90>)
  4080d0:	681a      	ldr	r2, [r3, #0]
  4080d2:	4b14      	ldr	r3, [pc, #80]	; (408124 <cTaskSample+0x8c>)
  4080d4:	681b      	ldr	r3, [r3, #0]
  4080d6:	2100      	movs	r1, #0
  4080d8:	9100      	str	r1, [sp, #0]
  4080da:	4610      	mov	r0, r2
  4080dc:	2102      	movs	r1, #2
  4080de:	461a      	mov	r2, r3
  4080e0:	2300      	movs	r3, #0
  4080e2:	4c12      	ldr	r4, [pc, #72]	; (40812c <cTaskSample+0x94>)
  4080e4:	47a0      	blx	r4
				printf_mux("IMUSample = %u ms\r\n", (timerIMU));
  4080e6:	4b0f      	ldr	r3, [pc, #60]	; (408124 <cTaskSample+0x8c>)
  4080e8:	681b      	ldr	r3, [r3, #0]
  4080ea:	4811      	ldr	r0, [pc, #68]	; (408130 <cTaskSample+0x98>)
  4080ec:	4619      	mov	r1, r3
  4080ee:	4b11      	ldr	r3, [pc, #68]	; (408134 <cTaskSample+0x9c>)
  4080f0:	4798      	blx	r3
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
			}
		break;
  4080f2:	e00f      	b.n	408114 <cTaskSample+0x7c>
			if (value > 0){
				timerIMU = (uint32_t)value;
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
				printf_mux("IMUSample = %u ms\r\n", (timerIMU));
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
  4080f4:	4b10      	ldr	r3, [pc, #64]	; (408138 <cTaskSample+0xa0>)
  4080f6:	6978      	ldr	r0, [r7, #20]
  4080f8:	4798      	blx	r3
  4080fa:	4602      	mov	r2, r0
  4080fc:	460b      	mov	r3, r1
  4080fe:	480f      	ldr	r0, [pc, #60]	; (40813c <cTaskSample+0xa4>)
  408100:	490c      	ldr	r1, [pc, #48]	; (408134 <cTaskSample+0x9c>)
  408102:	4788      	blx	r1
			}
		break;
  408104:	e006      	b.n	408114 <cTaskSample+0x7c>
		case cGet:
			printf_mux("IMUSample = %u ms\r\n", (timerIMU));
  408106:	4b07      	ldr	r3, [pc, #28]	; (408124 <cTaskSample+0x8c>)
  408108:	681b      	ldr	r3, [r3, #0]
  40810a:	4809      	ldr	r0, [pc, #36]	; (408130 <cTaskSample+0x98>)
  40810c:	4619      	mov	r1, r3
  40810e:	4b09      	ldr	r3, [pc, #36]	; (408134 <cTaskSample+0x9c>)
  408110:	4798      	blx	r3
		break;
  408112:	bf00      	nop
	}
}
  408114:	371c      	adds	r7, #28
  408116:	46bd      	mov	sp, r7
  408118:	bd90      	pop	{r4, r7, pc}
  40811a:	bf00      	nop
  40811c:	0040addd 	.word	0x0040addd
  408120:	0040adf1 	.word	0x0040adf1
  408124:	20000150 	.word	0x20000150
  408128:	2000406c 	.word	0x2000406c
  40812c:	00407a99 	.word	0x00407a99
  408130:	00413584 	.word	0x00413584
  408134:	004012d5 	.word	0x004012d5
  408138:	0040a17d 	.word	0x0040a17d
  40813c:	00413598 	.word	0x00413598

00408140 <initializeIMUVariables>:

static void initializeIMUVariables(){
  408140:	b580      	push	{r7, lr}
  408142:	af00      	add	r7, sp, #0
	memset(acel, 0, sizeof(acel));
  408144:	4825      	ldr	r0, [pc, #148]	; (4081dc <initializeIMUVariables+0x9c>)
  408146:	2100      	movs	r1, #0
  408148:	2218      	movs	r2, #24
  40814a:	4b25      	ldr	r3, [pc, #148]	; (4081e0 <initializeIMUVariables+0xa0>)
  40814c:	4798      	blx	r3
	memset(gyro, 0, sizeof(gyro));
  40814e:	4825      	ldr	r0, [pc, #148]	; (4081e4 <initializeIMUVariables+0xa4>)
  408150:	2100      	movs	r1, #0
  408152:	2218      	movs	r2, #24
  408154:	4b22      	ldr	r3, [pc, #136]	; (4081e0 <initializeIMUVariables+0xa0>)
  408156:	4798      	blx	r3
	anglePure = 0;
  408158:	4923      	ldr	r1, [pc, #140]	; (4081e8 <initializeIMUVariables+0xa8>)
  40815a:	f04f 0200 	mov.w	r2, #0
  40815e:	f04f 0300 	mov.w	r3, #0
  408162:	e9c1 2300 	strd	r2, r3, [r1]
	angleComplFilter = initComplFilter(ADXL_Low);
  408166:	2053      	movs	r0, #83	; 0x53
  408168:	4b20      	ldr	r3, [pc, #128]	; (4081ec <initializeIMUVariables+0xac>)
  40816a:	4798      	blx	r3
  40816c:	4602      	mov	r2, r0
  40816e:	460b      	mov	r3, r1
  408170:	491f      	ldr	r1, [pc, #124]	; (4081f0 <initializeIMUVariables+0xb0>)
  408172:	e9c1 2300 	strd	r2, r3, [r1]
	angleKalman = angleComplFilter;
  408176:	4b1e      	ldr	r3, [pc, #120]	; (4081f0 <initializeIMUVariables+0xb0>)
  408178:	e9d3 2300 	ldrd	r2, r3, [r3]
  40817c:	491d      	ldr	r1, [pc, #116]	; (4081f4 <initializeIMUVariables+0xb4>)
  40817e:	e9c1 2300 	strd	r2, r3, [r1]
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  408182:	4b1c      	ldr	r3, [pc, #112]	; (4081f4 <initializeIMUVariables+0xb4>)
  408184:	e9d3 2300 	ldrd	r2, r3, [r3]
  408188:	491b      	ldr	r1, [pc, #108]	; (4081f8 <initializeIMUVariables+0xb8>)
  40818a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	kalmanC.bias		=	0;
  40818e:	491a      	ldr	r1, [pc, #104]	; (4081f8 <initializeIMUVariables+0xb8>)
  408190:	f04f 0200 	mov.w	r2, #0
  408194:	f04f 0300 	mov.w	r3, #0
  408198:	e9c1 2308 	strd	r2, r3, [r1, #32]
	kalmanC.P[0][0]		=	0;
  40819c:	4916      	ldr	r1, [pc, #88]	; (4081f8 <initializeIMUVariables+0xb8>)
  40819e:	f04f 0200 	mov.w	r2, #0
  4081a2:	f04f 0300 	mov.w	r3, #0
  4081a6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  4081aa:	4913      	ldr	r1, [pc, #76]	; (4081f8 <initializeIMUVariables+0xb8>)
  4081ac:	f04f 0200 	mov.w	r2, #0
  4081b0:	f04f 0300 	mov.w	r3, #0
  4081b4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  4081b8:	490f      	ldr	r1, [pc, #60]	; (4081f8 <initializeIMUVariables+0xb8>)
  4081ba:	f04f 0200 	mov.w	r2, #0
  4081be:	f04f 0300 	mov.w	r3, #0
  4081c2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  4081c6:	490c      	ldr	r1, [pc, #48]	; (4081f8 <initializeIMUVariables+0xb8>)
  4081c8:	f04f 0200 	mov.w	r2, #0
  4081cc:	f04f 0300 	mov.w	r3, #0
  4081d0:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	
	initKalman(&kalmanC);
  4081d4:	4808      	ldr	r0, [pc, #32]	; (4081f8 <initializeIMUVariables+0xb8>)
  4081d6:	4b09      	ldr	r3, [pc, #36]	; (4081fc <initializeIMUVariables+0xbc>)
  4081d8:	4798      	blx	r3
}
  4081da:	bd80      	pop	{r7, pc}
  4081dc:	20003f10 	.word	0x20003f10
  4081e0:	0040b00d 	.word	0x0040b00d
  4081e4:	20003f28 	.word	0x20003f28
  4081e8:	20003f40 	.word	0x20003f40
  4081ec:	004003b9 	.word	0x004003b9
  4081f0:	20003f48 	.word	0x20003f48
  4081f4:	20003f50 	.word	0x20003f50
  4081f8:	20003ec8 	.word	0x20003ec8
  4081fc:	0040049d 	.word	0x0040049d

00408200 <cStartSampleReset>:

void cStartSampleReset(commVar val){
  408200:	b590      	push	{r4, r7, lr}
  408202:	b089      	sub	sp, #36	; 0x24
  408204:	af02      	add	r7, sp, #8
  408206:	1d3b      	adds	r3, r7, #4
  408208:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint32_t value = val.value;
  40820c:	68fa      	ldr	r2, [r7, #12]
  40820e:	4b14      	ldr	r3, [pc, #80]	; (408260 <cStartSampleReset+0x60>)
  408210:	4610      	mov	r0, r2
  408212:	4798      	blx	r3
  408214:	4603      	mov	r3, r0
  408216:	617b      	str	r3, [r7, #20]
	
	//Stop timer Sample for IMU
	xTimerStop(xTimerIMU, portMAX_DELAY);
  408218:	4b12      	ldr	r3, [pc, #72]	; (408264 <cStartSampleReset+0x64>)
  40821a:	681b      	ldr	r3, [r3, #0]
  40821c:	f04f 32ff 	mov.w	r2, #4294967295
  408220:	9200      	str	r2, [sp, #0]
  408222:	4618      	mov	r0, r3
  408224:	2101      	movs	r1, #1
  408226:	2200      	movs	r2, #0
  408228:	2300      	movs	r3, #0
  40822a:	4c0f      	ldr	r4, [pc, #60]	; (408268 <cStartSampleReset+0x68>)
  40822c:	47a0      	blx	r4
	
	//Restart all Variables:
	initializeIMUVariables();
  40822e:	4b0f      	ldr	r3, [pc, #60]	; (40826c <cStartSampleReset+0x6c>)
  408230:	4798      	blx	r3
	
	//Start Serial Task
	cStartSample(val);
  408232:	1d3b      	adds	r3, r7, #4
  408234:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408238:	4b0d      	ldr	r3, [pc, #52]	; (408270 <cStartSampleReset+0x70>)
  40823a:	4798      	blx	r3
	
	//Start time Sample for IMU
	xTimerStart(xTimerIMU, portMAX_DELAY);
  40823c:	4b09      	ldr	r3, [pc, #36]	; (408264 <cStartSampleReset+0x64>)
  40823e:	681c      	ldr	r4, [r3, #0]
  408240:	4b0c      	ldr	r3, [pc, #48]	; (408274 <cStartSampleReset+0x74>)
  408242:	4798      	blx	r3
  408244:	4603      	mov	r3, r0
  408246:	f04f 32ff 	mov.w	r2, #4294967295
  40824a:	9200      	str	r2, [sp, #0]
  40824c:	4620      	mov	r0, r4
  40824e:	2100      	movs	r1, #0
  408250:	461a      	mov	r2, r3
  408252:	2300      	movs	r3, #0
  408254:	4c04      	ldr	r4, [pc, #16]	; (408268 <cStartSampleReset+0x68>)
  408256:	47a0      	blx	r4
}
  408258:	371c      	adds	r7, #28
  40825a:	46bd      	mov	sp, r7
  40825c:	bd90      	pop	{r4, r7, pc}
  40825e:	bf00      	nop
  408260:	0040adf1 	.word	0x0040adf1
  408264:	2000406c 	.word	0x2000406c
  408268:	00407a99 	.word	0x00407a99
  40826c:	00408141 	.word	0x00408141
  408270:	0040174d 	.word	0x0040174d
  408274:	00407081 	.word	0x00407081

00408278 <IMUTask>:

void IMUTask(void *pvParameters){
  408278:	b5f0      	push	{r4, r5, r6, r7, lr}
  40827a:	b087      	sub	sp, #28
  40827c:	af02      	add	r7, sp, #8
  40827e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	//Starting Queues:
	initIMUQueue();
  408280:	4b6b      	ldr	r3, [pc, #428]	; (408430 <IMUTask+0x1b8>)
  408282:	4798      	blx	r3
	
	vSemaphoreCreateBinary(xseIMUValues);
  408284:	2001      	movs	r0, #1
  408286:	2100      	movs	r1, #0
  408288:	2203      	movs	r2, #3
  40828a:	4b6a      	ldr	r3, [pc, #424]	; (408434 <IMUTask+0x1bc>)
  40828c:	4798      	blx	r3
  40828e:	4602      	mov	r2, r0
  408290:	4b69      	ldr	r3, [pc, #420]	; (408438 <IMUTask+0x1c0>)
  408292:	601a      	str	r2, [r3, #0]
  408294:	4b68      	ldr	r3, [pc, #416]	; (408438 <IMUTask+0x1c0>)
  408296:	681b      	ldr	r3, [r3, #0]
  408298:	2b00      	cmp	r3, #0
  40829a:	d007      	beq.n	4082ac <IMUTask+0x34>
  40829c:	4b66      	ldr	r3, [pc, #408]	; (408438 <IMUTask+0x1c0>)
  40829e:	681b      	ldr	r3, [r3, #0]
  4082a0:	4618      	mov	r0, r3
  4082a2:	2100      	movs	r1, #0
  4082a4:	2200      	movs	r2, #0
  4082a6:	2300      	movs	r3, #0
  4082a8:	4c64      	ldr	r4, [pc, #400]	; (40843c <IMUTask+0x1c4>)
  4082aa:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  4082ac:	4b62      	ldr	r3, [pc, #392]	; (408438 <IMUTask+0x1c0>)
  4082ae:	681b      	ldr	r3, [r3, #0]
  4082b0:	2b00      	cmp	r3, #0
  4082b2:	d103      	bne.n	4082bc <IMUTask+0x44>
  4082b4:	4b62      	ldr	r3, [pc, #392]	; (408440 <IMUTask+0x1c8>)
  4082b6:	4798      	blx	r3
  4082b8:	bf00      	nop
  4082ba:	e7fd      	b.n	4082b8 <IMUTask+0x40>
	xSemaphoreTake(xseIMUValues, 0);
  4082bc:	4b5e      	ldr	r3, [pc, #376]	; (408438 <IMUTask+0x1c0>)
  4082be:	681b      	ldr	r3, [r3, #0]
  4082c0:	4618      	mov	r0, r3
  4082c2:	2100      	movs	r1, #0
  4082c4:	2200      	movs	r2, #0
  4082c6:	2300      	movs	r3, #0
  4082c8:	4c5e      	ldr	r4, [pc, #376]	; (408444 <IMUTask+0x1cc>)
  4082ca:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  4082cc:	2001      	movs	r0, #1
  4082ce:	2100      	movs	r1, #0
  4082d0:	2203      	movs	r2, #3
  4082d2:	4b58      	ldr	r3, [pc, #352]	; (408434 <IMUTask+0x1bc>)
  4082d4:	4798      	blx	r3
  4082d6:	4602      	mov	r2, r0
  4082d8:	4b5b      	ldr	r3, [pc, #364]	; (408448 <IMUTask+0x1d0>)
  4082da:	601a      	str	r2, [r3, #0]
  4082dc:	4b5a      	ldr	r3, [pc, #360]	; (408448 <IMUTask+0x1d0>)
  4082de:	681b      	ldr	r3, [r3, #0]
  4082e0:	2b00      	cmp	r3, #0
  4082e2:	d007      	beq.n	4082f4 <IMUTask+0x7c>
  4082e4:	4b58      	ldr	r3, [pc, #352]	; (408448 <IMUTask+0x1d0>)
  4082e6:	681b      	ldr	r3, [r3, #0]
  4082e8:	4618      	mov	r0, r3
  4082ea:	2100      	movs	r1, #0
  4082ec:	2200      	movs	r2, #0
  4082ee:	2300      	movs	r3, #0
  4082f0:	4c52      	ldr	r4, [pc, #328]	; (40843c <IMUTask+0x1c4>)
  4082f2:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  4082f4:	4b54      	ldr	r3, [pc, #336]	; (408448 <IMUTask+0x1d0>)
  4082f6:	681b      	ldr	r3, [r3, #0]
  4082f8:	2b00      	cmp	r3, #0
  4082fa:	d103      	bne.n	408304 <IMUTask+0x8c>
  4082fc:	4b50      	ldr	r3, [pc, #320]	; (408440 <IMUTask+0x1c8>)
  4082fe:	4798      	blx	r3
  408300:	bf00      	nop
  408302:	e7fd      	b.n	408300 <IMUTask+0x88>
	xSemaphoreTake(xSemIMUInt, 0);
  408304:	4b50      	ldr	r3, [pc, #320]	; (408448 <IMUTask+0x1d0>)
  408306:	681b      	ldr	r3, [r3, #0]
  408308:	4618      	mov	r0, r3
  40830a:	2100      	movs	r1, #0
  40830c:	2200      	movs	r2, #0
  40830e:	2300      	movs	r3, #0
  408310:	4c4c      	ldr	r4, [pc, #304]	; (408444 <IMUTask+0x1cc>)
  408312:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  408314:	4b4d      	ldr	r3, [pc, #308]	; (40844c <IMUTask+0x1d4>)
  408316:	9300      	str	r3, [sp, #0]
  408318:	484d      	ldr	r0, [pc, #308]	; (408450 <IMUTask+0x1d8>)
  40831a:	2114      	movs	r1, #20
  40831c:	2201      	movs	r2, #1
  40831e:	2300      	movs	r3, #0
  408320:	4c4c      	ldr	r4, [pc, #304]	; (408454 <IMUTask+0x1dc>)
  408322:	47a0      	blx	r4
  408324:	4602      	mov	r2, r0
  408326:	4b4c      	ldr	r3, [pc, #304]	; (408458 <IMUTask+0x1e0>)
  408328:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  40832a:	4b4b      	ldr	r3, [pc, #300]	; (408458 <IMUTask+0x1e0>)
  40832c:	681c      	ldr	r4, [r3, #0]
  40832e:	4b4b      	ldr	r3, [pc, #300]	; (40845c <IMUTask+0x1e4>)
  408330:	4798      	blx	r3
  408332:	4603      	mov	r3, r0
  408334:	2200      	movs	r2, #0
  408336:	9200      	str	r2, [sp, #0]
  408338:	4620      	mov	r0, r4
  40833a:	2100      	movs	r1, #0
  40833c:	461a      	mov	r2, r3
  40833e:	2300      	movs	r3, #0
  408340:	4c47      	ldr	r4, [pc, #284]	; (408460 <IMUTask+0x1e8>)
  408342:	47a0      	blx	r4
#endif
	
	status = configIMU();
  408344:	4b47      	ldr	r3, [pc, #284]	; (408464 <IMUTask+0x1ec>)
  408346:	4798      	blx	r3
  408348:	4603      	mov	r3, r0
  40834a:	73bb      	strb	r3, [r7, #14]
	lastTickCounter = g_tickCounter;
  40834c:	4b46      	ldr	r3, [pc, #280]	; (408468 <IMUTask+0x1f0>)
  40834e:	681a      	ldr	r2, [r3, #0]
  408350:	4b46      	ldr	r3, [pc, #280]	; (40846c <IMUTask+0x1f4>)
  408352:	601a      	str	r2, [r3, #0]
	if (status != STATUS_OK){
  408354:	f997 300e 	ldrsb.w	r3, [r7, #14]
  408358:	2b00      	cmp	r3, #0
  40835a:	d008      	beq.n	40836e <IMUTask+0xf6>
		printf_mux("Error IMU!");
  40835c:	4844      	ldr	r0, [pc, #272]	; (408470 <IMUTask+0x1f8>)
  40835e:	4b45      	ldr	r3, [pc, #276]	; (408474 <IMUTask+0x1fc>)
  408360:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408362:	2019      	movs	r0, #25
  408364:	4b44      	ldr	r3, [pc, #272]	; (408478 <IMUTask+0x200>)
  408366:	4798      	blx	r3
		vTaskDelete(NULL);
  408368:	2000      	movs	r0, #0
  40836a:	4b44      	ldr	r3, [pc, #272]	; (40847c <IMUTask+0x204>)
  40836c:	4798      	blx	r3
	}
	
	uint8_t i = 0;
  40836e:	2300      	movs	r3, #0
  408370:	73fb      	strb	r3, [r7, #15]
	
	//Start Kalman Constants with standard values:
	kalmanC.Qangle		=	0.001;
  408372:	4943      	ldr	r1, [pc, #268]	; (408480 <IMUTask+0x208>)
  408374:	a328      	add	r3, pc, #160	; (adr r3, 408418 <IMUTask+0x1a0>)
  408376:	e9d3 2300 	ldrd	r2, r3, [r3]
  40837a:	e9c1 2300 	strd	r2, r3, [r1]
	kalmanC.Qbias		=	0.003;
  40837e:	4940      	ldr	r1, [pc, #256]	; (408480 <IMUTask+0x208>)
  408380:	a327      	add	r3, pc, #156	; (adr r3, 408420 <IMUTask+0x1a8>)
  408382:	e9d3 2300 	ldrd	r2, r3, [r3]
  408386:	e9c1 2302 	strd	r2, r3, [r1, #8]
	kalmanC.Rmeasure	=	0.03;
  40838a:	493d      	ldr	r1, [pc, #244]	; (408480 <IMUTask+0x208>)
  40838c:	a326      	add	r3, pc, #152	; (adr r3, 408428 <IMUTask+0x1b0>)
  40838e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408392:	e9c1 2304 	strd	r2, r3, [r1, #16]
	initializeIMUVariables();
  408396:	4b3b      	ldr	r3, [pc, #236]	; (408484 <IMUTask+0x20c>)
  408398:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  40839a:	4b2b      	ldr	r3, [pc, #172]	; (408448 <IMUTask+0x1d0>)
  40839c:	681b      	ldr	r3, [r3, #0]
  40839e:	4618      	mov	r0, r3
  4083a0:	2100      	movs	r1, #0
  4083a2:	f04f 32ff 	mov.w	r2, #4294967295
  4083a6:	2300      	movs	r3, #0
  4083a8:	4c26      	ldr	r4, [pc, #152]	; (408444 <IMUTask+0x1cc>)
  4083aa:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  4083ac:	4836      	ldr	r0, [pc, #216]	; (408488 <IMUTask+0x210>)
  4083ae:	2100      	movs	r1, #0
  4083b0:	2218      	movs	r2, #24
  4083b2:	4b36      	ldr	r3, [pc, #216]	; (40848c <IMUTask+0x214>)
  4083b4:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  4083b6:	2053      	movs	r0, #83	; 0x53
  4083b8:	4933      	ldr	r1, [pc, #204]	; (408488 <IMUTask+0x210>)
  4083ba:	4b35      	ldr	r3, [pc, #212]	; (408490 <IMUTask+0x218>)
  4083bc:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4083be:	2300      	movs	r3, #0
  4083c0:	73fb      	strb	r3, [r7, #15]
  4083c2:	e018      	b.n	4083f6 <IMUTask+0x17e>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  4083c4:	7bfa      	ldrb	r2, [r7, #15]
  4083c6:	4b33      	ldr	r3, [pc, #204]	; (408494 <IMUTask+0x21c>)
  4083c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4083cc:	4618      	mov	r0, r3
  4083ce:	2100      	movs	r1, #0
  4083d0:	4b31      	ldr	r3, [pc, #196]	; (408498 <IMUTask+0x220>)
  4083d2:	4798      	blx	r3
  4083d4:	7bfa      	ldrb	r2, [r7, #15]
  4083d6:	4b2f      	ldr	r3, [pc, #188]	; (408494 <IMUTask+0x21c>)
  4083d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4083dc:	7bfb      	ldrb	r3, [r7, #15]
  4083de:	00d9      	lsls	r1, r3, #3
  4083e0:	4b29      	ldr	r3, [pc, #164]	; (408488 <IMUTask+0x210>)
  4083e2:	440b      	add	r3, r1
  4083e4:	4610      	mov	r0, r2
  4083e6:	4619      	mov	r1, r3
  4083e8:	2200      	movs	r2, #0
  4083ea:	2301      	movs	r3, #1
  4083ec:	4c13      	ldr	r4, [pc, #76]	; (40843c <IMUTask+0x1c4>)
  4083ee:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  4083f0:	7bfb      	ldrb	r3, [r7, #15]
  4083f2:	3301      	adds	r3, #1
  4083f4:	73fb      	strb	r3, [r7, #15]
  4083f6:	7bfb      	ldrb	r3, [r7, #15]
  4083f8:	2b02      	cmp	r3, #2
  4083fa:	d9e3      	bls.n	4083c4 <IMUTask+0x14c>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
  4083fc:	4827      	ldr	r0, [pc, #156]	; (40849c <IMUTask+0x224>)
  4083fe:	2100      	movs	r1, #0
  408400:	2218      	movs	r2, #24
  408402:	4b22      	ldr	r3, [pc, #136]	; (40848c <IMUTask+0x214>)
  408404:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  408406:	2068      	movs	r0, #104	; 0x68
  408408:	4924      	ldr	r1, [pc, #144]	; (40849c <IMUTask+0x224>)
  40840a:	4b25      	ldr	r3, [pc, #148]	; (4084a0 <IMUTask+0x228>)
  40840c:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40840e:	2300      	movs	r3, #0
  408410:	73fb      	strb	r3, [r7, #15]
  408412:	e060      	b.n	4084d6 <IMUTask+0x25e>
  408414:	f3af 8000 	nop.w
  408418:	d2f1a9fc 	.word	0xd2f1a9fc
  40841c:	3f50624d 	.word	0x3f50624d
  408420:	bc6a7efa 	.word	0xbc6a7efa
  408424:	3f689374 	.word	0x3f689374
  408428:	eb851eb8 	.word	0xeb851eb8
  40842c:	3f9eb851 	.word	0x3f9eb851
  408430:	00407fc5 	.word	0x00407fc5
  408434:	0040622d 	.word	0x0040622d
  408438:	20003fa0 	.word	0x20003fa0
  40843c:	004063ad 	.word	0x004063ad
  408440:	00405e15 	.word	0x00405e15
  408444:	004065d9 	.word	0x004065d9
  408448:	20004010 	.word	0x20004010
  40844c:	00408071 	.word	0x00408071
  408450:	004135b8 	.word	0x004135b8
  408454:	00407a1d 	.word	0x00407a1d
  408458:	2000406c 	.word	0x2000406c
  40845c:	00407081 	.word	0x00407081
  408460:	00407a99 	.word	0x00407a99
  408464:	00400c59 	.word	0x00400c59
  408468:	20003fb0 	.word	0x20003fb0
  40846c:	20003ec0 	.word	0x20003ec0
  408470:	004135c4 	.word	0x004135c4
  408474:	004012d5 	.word	0x004012d5
  408478:	00403a85 	.word	0x00403a85
  40847c:	00406bf9 	.word	0x00406bf9
  408480:	20003ec8 	.word	0x20003ec8
  408484:	00408141 	.word	0x00408141
  408488:	20003f10 	.word	0x20003f10
  40848c:	0040b00d 	.word	0x0040b00d
  408490:	00400981 	.word	0x00400981
  408494:	20004060 	.word	0x20004060
  408498:	00406165 	.word	0x00406165
  40849c:	20003f28 	.word	0x20003f28
  4084a0:	00400af1 	.word	0x00400af1
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  4084a4:	7bfa      	ldrb	r2, [r7, #15]
  4084a6:	4b41      	ldr	r3, [pc, #260]	; (4085ac <IMUTask+0x334>)
  4084a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4084ac:	4618      	mov	r0, r3
  4084ae:	2100      	movs	r1, #0
  4084b0:	4b3f      	ldr	r3, [pc, #252]	; (4085b0 <IMUTask+0x338>)
  4084b2:	4798      	blx	r3
  4084b4:	7bfa      	ldrb	r2, [r7, #15]
  4084b6:	4b3d      	ldr	r3, [pc, #244]	; (4085ac <IMUTask+0x334>)
  4084b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4084bc:	7bfb      	ldrb	r3, [r7, #15]
  4084be:	00d9      	lsls	r1, r3, #3
  4084c0:	4b3c      	ldr	r3, [pc, #240]	; (4085b4 <IMUTask+0x33c>)
  4084c2:	440b      	add	r3, r1
  4084c4:	4610      	mov	r0, r2
  4084c6:	4619      	mov	r1, r3
  4084c8:	2200      	movs	r2, #0
  4084ca:	2301      	movs	r3, #1
  4084cc:	4c3a      	ldr	r4, [pc, #232]	; (4085b8 <IMUTask+0x340>)
  4084ce:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  4084d0:	7bfb      	ldrb	r3, [r7, #15]
  4084d2:	3301      	adds	r3, #1
  4084d4:	73fb      	strb	r3, [r7, #15]
  4084d6:	7bfb      	ldrb	r3, [r7, #15]
  4084d8:	2b02      	cmp	r3, #2
  4084da:	d9e3      	bls.n	4084a4 <IMUTask+0x22c>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		anglePure = getPureAngle(acel);
  4084dc:	4837      	ldr	r0, [pc, #220]	; (4085bc <IMUTask+0x344>)
  4084de:	4b38      	ldr	r3, [pc, #224]	; (4085c0 <IMUTask+0x348>)
  4084e0:	4798      	blx	r3
  4084e2:	4602      	mov	r2, r0
  4084e4:	460b      	mov	r3, r1
  4084e6:	4937      	ldr	r1, [pc, #220]	; (4085c4 <IMUTask+0x34c>)
  4084e8:	e9c1 2300 	strd	r2, r3, [r1]
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  4084ec:	4b36      	ldr	r3, [pc, #216]	; (4085c8 <IMUTask+0x350>)
  4084ee:	681b      	ldr	r3, [r3, #0]
  4084f0:	4618      	mov	r0, r3
  4084f2:	2100      	movs	r1, #0
  4084f4:	4b2e      	ldr	r3, [pc, #184]	; (4085b0 <IMUTask+0x338>)
  4084f6:	4798      	blx	r3
  4084f8:	4b33      	ldr	r3, [pc, #204]	; (4085c8 <IMUTask+0x350>)
  4084fa:	681b      	ldr	r3, [r3, #0]
  4084fc:	4618      	mov	r0, r3
  4084fe:	4931      	ldr	r1, [pc, #196]	; (4085c4 <IMUTask+0x34c>)
  408500:	2200      	movs	r2, #0
  408502:	2301      	movs	r3, #1
  408504:	4c2c      	ldr	r4, [pc, #176]	; (4085b8 <IMUTask+0x340>)
  408506:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, acel, gyro, dt);
  408508:	4b30      	ldr	r3, [pc, #192]	; (4085cc <IMUTask+0x354>)
  40850a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40850e:	e9cd 2300 	strd	r2, r3, [sp]
  408512:	482f      	ldr	r0, [pc, #188]	; (4085d0 <IMUTask+0x358>)
  408514:	4929      	ldr	r1, [pc, #164]	; (4085bc <IMUTask+0x344>)
  408516:	4a27      	ldr	r2, [pc, #156]	; (4085b4 <IMUTask+0x33c>)
  408518:	4b2e      	ldr	r3, [pc, #184]	; (4085d4 <IMUTask+0x35c>)
  40851a:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  40851c:	4b2a      	ldr	r3, [pc, #168]	; (4085c8 <IMUTask+0x350>)
  40851e:	685b      	ldr	r3, [r3, #4]
  408520:	4618      	mov	r0, r3
  408522:	2100      	movs	r1, #0
  408524:	4b22      	ldr	r3, [pc, #136]	; (4085b0 <IMUTask+0x338>)
  408526:	4798      	blx	r3
  408528:	4b27      	ldr	r3, [pc, #156]	; (4085c8 <IMUTask+0x350>)
  40852a:	685b      	ldr	r3, [r3, #4]
  40852c:	4618      	mov	r0, r3
  40852e:	4928      	ldr	r1, [pc, #160]	; (4085d0 <IMUTask+0x358>)
  408530:	2200      	movs	r2, #0
  408532:	2301      	movs	r3, #1
  408534:	4c20      	ldr	r4, [pc, #128]	; (4085b8 <IMUTask+0x340>)
  408536:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gyro[Axis_Z], dt);
  408538:	4b22      	ldr	r3, [pc, #136]	; (4085c4 <IMUTask+0x34c>)
  40853a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40853e:	4c26      	ldr	r4, [pc, #152]	; (4085d8 <IMUTask+0x360>)
  408540:	4610      	mov	r0, r2
  408542:	4619      	mov	r1, r3
  408544:	47a0      	blx	r4
  408546:	4605      	mov	r5, r0
  408548:	4b1a      	ldr	r3, [pc, #104]	; (4085b4 <IMUTask+0x33c>)
  40854a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  40854e:	4c22      	ldr	r4, [pc, #136]	; (4085d8 <IMUTask+0x360>)
  408550:	4610      	mov	r0, r2
  408552:	4619      	mov	r1, r3
  408554:	47a0      	blx	r4
  408556:	4604      	mov	r4, r0
  408558:	4b1c      	ldr	r3, [pc, #112]	; (4085cc <IMUTask+0x354>)
  40855a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40855e:	4e1e      	ldr	r6, [pc, #120]	; (4085d8 <IMUTask+0x360>)
  408560:	4610      	mov	r0, r2
  408562:	4619      	mov	r1, r3
  408564:	47b0      	blx	r6
  408566:	4603      	mov	r3, r0
  408568:	4628      	mov	r0, r5
  40856a:	4621      	mov	r1, r4
  40856c:	461a      	mov	r2, r3
  40856e:	4b1b      	ldr	r3, [pc, #108]	; (4085dc <IMUTask+0x364>)
  408570:	4798      	blx	r3
  408572:	4602      	mov	r2, r0
  408574:	460b      	mov	r3, r1
  408576:	491a      	ldr	r1, [pc, #104]	; (4085e0 <IMUTask+0x368>)
  408578:	e9c1 2300 	strd	r2, r3, [r1]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  40857c:	4b12      	ldr	r3, [pc, #72]	; (4085c8 <IMUTask+0x350>)
  40857e:	689b      	ldr	r3, [r3, #8]
  408580:	4618      	mov	r0, r3
  408582:	2100      	movs	r1, #0
  408584:	4b0a      	ldr	r3, [pc, #40]	; (4085b0 <IMUTask+0x338>)
  408586:	4798      	blx	r3
  408588:	4b0f      	ldr	r3, [pc, #60]	; (4085c8 <IMUTask+0x350>)
  40858a:	689b      	ldr	r3, [r3, #8]
  40858c:	4618      	mov	r0, r3
  40858e:	4914      	ldr	r1, [pc, #80]	; (4085e0 <IMUTask+0x368>)
  408590:	2200      	movs	r2, #0
  408592:	2301      	movs	r3, #1
  408594:	4c08      	ldr	r4, [pc, #32]	; (4085b8 <IMUTask+0x340>)
  408596:	47a0      	blx	r4
		
		//Give Semaphore to UART Transfer:
		xSemaphoreGive(xseIMUValues);
  408598:	4b12      	ldr	r3, [pc, #72]	; (4085e4 <IMUTask+0x36c>)
  40859a:	681b      	ldr	r3, [r3, #0]
  40859c:	4618      	mov	r0, r3
  40859e:	2100      	movs	r1, #0
  4085a0:	2200      	movs	r2, #0
  4085a2:	2300      	movs	r3, #0
  4085a4:	4c04      	ldr	r4, [pc, #16]	; (4085b8 <IMUTask+0x340>)
  4085a6:	47a0      	blx	r4
	}
  4085a8:	e6f7      	b.n	40839a <IMUTask+0x122>
  4085aa:	bf00      	nop
  4085ac:	20004020 	.word	0x20004020
  4085b0:	00406165 	.word	0x00406165
  4085b4:	20003f28 	.word	0x20003f28
  4085b8:	004063ad 	.word	0x004063ad
  4085bc:	20003f10 	.word	0x20003f10
  4085c0:	00400901 	.word	0x00400901
  4085c4:	20003f40 	.word	0x20003f40
  4085c8:	20004014 	.word	0x20004014
  4085cc:	20000148 	.word	0x20000148
  4085d0:	20003f48 	.word	0x20003f48
  4085d4:	004003f1 	.word	0x004003f1
  4085d8:	0040a7a9 	.word	0x0040a7a9
  4085dc:	00400535 	.word	0x00400535
  4085e0:	20003f50 	.word	0x20003f50
  4085e4:	20003fa0 	.word	0x20003fa0

004085e8 <cAlphaComplFilter>:
}

void cAlphaComplFilter(commVar val){
  4085e8:	b590      	push	{r4, r7, lr}
  4085ea:	b087      	sub	sp, #28
  4085ec:	af00      	add	r7, sp, #0
  4085ee:	1d3b      	adds	r3, r7, #4
  4085f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const char *str = "Alpha Compl. Filter";	
  4085f4:	4b1a      	ldr	r3, [pc, #104]	; (408660 <cAlphaComplFilter+0x78>)
  4085f6:	617b      	str	r3, [r7, #20]
	
	switch (val.type){
  4085f8:	7a3b      	ldrb	r3, [r7, #8]
  4085fa:	2b00      	cmp	r3, #0
  4085fc:	d024      	beq.n	408648 <cAlphaComplFilter+0x60>
  4085fe:	2b01      	cmp	r3, #1
  408600:	d12b      	bne.n	40865a <cAlphaComplFilter+0x72>
		case cSet:
			if (setAlpha(val.value)) {
  408602:	68fa      	ldr	r2, [r7, #12]
  408604:	4b17      	ldr	r3, [pc, #92]	; (408664 <cAlphaComplFilter+0x7c>)
  408606:	4610      	mov	r0, r2
  408608:	4798      	blx	r3
  40860a:	4602      	mov	r2, r0
  40860c:	460b      	mov	r3, r1
  40860e:	4610      	mov	r0, r2
  408610:	4619      	mov	r1, r3
  408612:	4b15      	ldr	r3, [pc, #84]	; (408668 <cAlphaComplFilter+0x80>)
  408614:	4798      	blx	r3
  408616:	4603      	mov	r3, r0
  408618:	2b00      	cmp	r3, #0
  40861a:	d00a      	beq.n	408632 <cAlphaComplFilter+0x4a>
				printf_mux("%s = %0.5f\r\n", str, val.value);
  40861c:	68fa      	ldr	r2, [r7, #12]
  40861e:	4b11      	ldr	r3, [pc, #68]	; (408664 <cAlphaComplFilter+0x7c>)
  408620:	4610      	mov	r0, r2
  408622:	4798      	blx	r3
  408624:	4602      	mov	r2, r0
  408626:	460b      	mov	r3, r1
  408628:	4810      	ldr	r0, [pc, #64]	; (40866c <cAlphaComplFilter+0x84>)
  40862a:	6979      	ldr	r1, [r7, #20]
  40862c:	4c10      	ldr	r4, [pc, #64]	; (408670 <cAlphaComplFilter+0x88>)
  40862e:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
			}
		break;
  408630:	e013      	b.n	40865a <cAlphaComplFilter+0x72>
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
				printf_mux("%s = %0.5f\r\n", str, val.value);
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
  408632:	68fa      	ldr	r2, [r7, #12]
  408634:	4b0b      	ldr	r3, [pc, #44]	; (408664 <cAlphaComplFilter+0x7c>)
  408636:	4610      	mov	r0, r2
  408638:	4798      	blx	r3
  40863a:	4602      	mov	r2, r0
  40863c:	460b      	mov	r3, r1
  40863e:	480d      	ldr	r0, [pc, #52]	; (408674 <cAlphaComplFilter+0x8c>)
  408640:	6979      	ldr	r1, [r7, #20]
  408642:	4c0b      	ldr	r4, [pc, #44]	; (408670 <cAlphaComplFilter+0x88>)
  408644:	47a0      	blx	r4
			}
		break;
  408646:	e008      	b.n	40865a <cAlphaComplFilter+0x72>
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
  408648:	4b0b      	ldr	r3, [pc, #44]	; (408678 <cAlphaComplFilter+0x90>)
  40864a:	4798      	blx	r3
  40864c:	4602      	mov	r2, r0
  40864e:	460b      	mov	r3, r1
  408650:	4806      	ldr	r0, [pc, #24]	; (40866c <cAlphaComplFilter+0x84>)
  408652:	6979      	ldr	r1, [r7, #20]
  408654:	4c06      	ldr	r4, [pc, #24]	; (408670 <cAlphaComplFilter+0x88>)
  408656:	47a0      	blx	r4
		break;
  408658:	bf00      	nop
	}
}
  40865a:	371c      	adds	r7, #28
  40865c:	46bd      	mov	sp, r7
  40865e:	bd90      	pop	{r4, r7, pc}
  408660:	004135d0 	.word	0x004135d0
  408664:	0040a17d 	.word	0x0040a17d
  408668:	0040033d 	.word	0x0040033d
  40866c:	004135e4 	.word	0x004135e4
  408670:	004012d5 	.word	0x004012d5
  408674:	004135f4 	.word	0x004135f4
  408678:	0040039d 	.word	0x0040039d

0040867c <cKalQAngle>:

void cKalQAngle(commVar val){	
  40867c:	b590      	push	{r4, r7, lr}
  40867e:	b087      	sub	sp, #28
  408680:	af02      	add	r7, sp, #8
  408682:	1d3b      	adds	r3, r7, #4
  408684:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandler(val, &kalmanC.Qangle, "QAngle");
  408688:	4b05      	ldr	r3, [pc, #20]	; (4086a0 <cKalQAngle+0x24>)
  40868a:	9300      	str	r3, [sp, #0]
  40868c:	1d3b      	adds	r3, r7, #4
  40868e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408692:	4b04      	ldr	r3, [pc, #16]	; (4086a4 <cKalQAngle+0x28>)
  408694:	4c04      	ldr	r4, [pc, #16]	; (4086a8 <cKalQAngle+0x2c>)
  408696:	47a0      	blx	r4
}
  408698:	3714      	adds	r7, #20
  40869a:	46bd      	mov	sp, r7
  40869c:	bd90      	pop	{r4, r7, pc}
  40869e:	bf00      	nop
  4086a0:	0041360c 	.word	0x0041360c
  4086a4:	20003ec8 	.word	0x20003ec8
  4086a8:	0040870d 	.word	0x0040870d

004086ac <cKalQBias>:

void cKalQBias(commVar val){	
  4086ac:	b590      	push	{r4, r7, lr}
  4086ae:	b087      	sub	sp, #28
  4086b0:	af02      	add	r7, sp, #8
  4086b2:	1d3b      	adds	r3, r7, #4
  4086b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandler(val, &kalmanC.Qbias, "QBias");
  4086b8:	4b05      	ldr	r3, [pc, #20]	; (4086d0 <cKalQBias+0x24>)
  4086ba:	9300      	str	r3, [sp, #0]
  4086bc:	1d3b      	adds	r3, r7, #4
  4086be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4086c2:	4b04      	ldr	r3, [pc, #16]	; (4086d4 <cKalQBias+0x28>)
  4086c4:	4c04      	ldr	r4, [pc, #16]	; (4086d8 <cKalQBias+0x2c>)
  4086c6:	47a0      	blx	r4
}
  4086c8:	3714      	adds	r7, #20
  4086ca:	46bd      	mov	sp, r7
  4086cc:	bd90      	pop	{r4, r7, pc}
  4086ce:	bf00      	nop
  4086d0:	00413614 	.word	0x00413614
  4086d4:	20003ed0 	.word	0x20003ed0
  4086d8:	0040870d 	.word	0x0040870d

004086dc <cKalRMeasure>:

void cKalRMeasure(commVar val){	
  4086dc:	b590      	push	{r4, r7, lr}
  4086de:	b087      	sub	sp, #28
  4086e0:	af02      	add	r7, sp, #8
  4086e2:	1d3b      	adds	r3, r7, #4
  4086e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandler(val, &kalmanC.Rmeasure, "RMeasure");
  4086e8:	4b05      	ldr	r3, [pc, #20]	; (408700 <cKalRMeasure+0x24>)
  4086ea:	9300      	str	r3, [sp, #0]
  4086ec:	1d3b      	adds	r3, r7, #4
  4086ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4086f2:	4b04      	ldr	r3, [pc, #16]	; (408704 <cKalRMeasure+0x28>)
  4086f4:	4c04      	ldr	r4, [pc, #16]	; (408708 <cKalRMeasure+0x2c>)
  4086f6:	47a0      	blx	r4
}
  4086f8:	3714      	adds	r7, #20
  4086fa:	46bd      	mov	sp, r7
  4086fc:	bd90      	pop	{r4, r7, pc}
  4086fe:	bf00      	nop
  408700:	0041361c 	.word	0x0041361c
  408704:	20003ed8 	.word	0x20003ed8
  408708:	0040870d 	.word	0x0040870d

0040870c <cmdHandler>:

static void cmdHandler(commVar val, double *Kvalue, const char *valName){
  40870c:	b590      	push	{r4, r7, lr}
  40870e:	b087      	sub	sp, #28
  408710:	af00      	add	r7, sp, #0
  408712:	1d3c      	adds	r4, r7, #4
  408714:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  408718:	603b      	str	r3, [r7, #0]
	float value = val.value;
  40871a:	68fb      	ldr	r3, [r7, #12]
  40871c:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  40871e:	7a3b      	ldrb	r3, [r7, #8]
  408720:	2b00      	cmp	r3, #0
  408722:	d023      	beq.n	40876c <cmdHandler+0x60>
  408724:	2b01      	cmp	r3, #1
  408726:	d129      	bne.n	40877c <cmdHandler+0x70>
	{
		case cSet:
		if (value > 0){
  408728:	4b16      	ldr	r3, [pc, #88]	; (408784 <cmdHandler+0x78>)
  40872a:	6978      	ldr	r0, [r7, #20]
  40872c:	f04f 0100 	mov.w	r1, #0
  408730:	4798      	blx	r3
  408732:	4603      	mov	r3, r0
  408734:	2b00      	cmp	r3, #0
  408736:	d00f      	beq.n	408758 <cmdHandler+0x4c>
			(*Kvalue) = value;
  408738:	4b13      	ldr	r3, [pc, #76]	; (408788 <cmdHandler+0x7c>)
  40873a:	6978      	ldr	r0, [r7, #20]
  40873c:	4798      	blx	r3
  40873e:	4602      	mov	r2, r0
  408740:	460b      	mov	r3, r1
  408742:	6839      	ldr	r1, [r7, #0]
  408744:	e9c1 2300 	strd	r2, r3, [r1]
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
  408748:	683b      	ldr	r3, [r7, #0]
  40874a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40874e:	480f      	ldr	r0, [pc, #60]	; (40878c <cmdHandler+0x80>)
  408750:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  408752:	4c0f      	ldr	r4, [pc, #60]	; (408790 <cmdHandler+0x84>)
  408754:	47a0      	blx	r4
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
		}
		break;
  408756:	e011      	b.n	40877c <cmdHandler+0x70>
		case cSet:
		if (value > 0){
			(*Kvalue) = value;
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
  408758:	4b0b      	ldr	r3, [pc, #44]	; (408788 <cmdHandler+0x7c>)
  40875a:	6978      	ldr	r0, [r7, #20]
  40875c:	4798      	blx	r3
  40875e:	4602      	mov	r2, r0
  408760:	460b      	mov	r3, r1
  408762:	480c      	ldr	r0, [pc, #48]	; (408794 <cmdHandler+0x88>)
  408764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  408766:	4c0a      	ldr	r4, [pc, #40]	; (408790 <cmdHandler+0x84>)
  408768:	47a0      	blx	r4
		}
		break;
  40876a:	e007      	b.n	40877c <cmdHandler+0x70>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
  40876c:	683b      	ldr	r3, [r7, #0]
  40876e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408772:	4806      	ldr	r0, [pc, #24]	; (40878c <cmdHandler+0x80>)
  408774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  408776:	4c06      	ldr	r4, [pc, #24]	; (408790 <cmdHandler+0x84>)
  408778:	47a0      	blx	r4
		break;
  40877a:	bf00      	nop
	}
	
  40877c:	371c      	adds	r7, #28
  40877e:	46bd      	mov	sp, r7
  408780:	bd90      	pop	{r4, r7, pc}
  408782:	bf00      	nop
  408784:	0040addd 	.word	0x0040addd
  408788:	0040a17d 	.word	0x0040a17d
  40878c:	004135e4 	.word	0x004135e4
  408790:	004012d5 	.word	0x004012d5
  408794:	004135f4 	.word	0x004135f4

00408798 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  408798:	b480      	push	{r7}
  40879a:	b085      	sub	sp, #20
  40879c:	af00      	add	r7, sp, #0
  40879e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  4087a0:	687b      	ldr	r3, [r7, #4]
  4087a2:	f003 0307 	and.w	r3, r3, #7
  4087a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  4087a8:	4b0c      	ldr	r3, [pc, #48]	; (4087dc <NVIC_SetPriorityGrouping+0x44>)
  4087aa:	68db      	ldr	r3, [r3, #12]
  4087ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  4087ae:	68ba      	ldr	r2, [r7, #8]
  4087b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  4087b4:	4013      	ands	r3, r2
  4087b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  4087b8:	68fb      	ldr	r3, [r7, #12]
  4087ba:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  4087bc:	68bb      	ldr	r3, [r7, #8]
  4087be:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  4087c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  4087c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4087c8:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  4087ca:	4b04      	ldr	r3, [pc, #16]	; (4087dc <NVIC_SetPriorityGrouping+0x44>)
  4087cc:	68ba      	ldr	r2, [r7, #8]
  4087ce:	60da      	str	r2, [r3, #12]
}
  4087d0:	3714      	adds	r7, #20
  4087d2:	46bd      	mov	sp, r7
  4087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4087d8:	4770      	bx	lr
  4087da:	bf00      	nop
  4087dc:	e000ed00 	.word	0xe000ed00

004087e0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4087e0:	b480      	push	{r7}
  4087e2:	b083      	sub	sp, #12
  4087e4:	af00      	add	r7, sp, #0
  4087e6:	4603      	mov	r3, r0
  4087e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4087ea:	4b08      	ldr	r3, [pc, #32]	; (40880c <NVIC_EnableIRQ+0x2c>)
  4087ec:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4087f0:	0952      	lsrs	r2, r2, #5
  4087f2:	79f9      	ldrb	r1, [r7, #7]
  4087f4:	f001 011f 	and.w	r1, r1, #31
  4087f8:	2001      	movs	r0, #1
  4087fa:	fa00 f101 	lsl.w	r1, r0, r1
  4087fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  408802:	370c      	adds	r7, #12
  408804:	46bd      	mov	sp, r7
  408806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40880a:	4770      	bx	lr
  40880c:	e000e100 	.word	0xe000e100

00408810 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  408810:	b480      	push	{r7}
  408812:	b083      	sub	sp, #12
  408814:	af00      	add	r7, sp, #0
  408816:	4603      	mov	r3, r0
  408818:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40881a:	4b09      	ldr	r3, [pc, #36]	; (408840 <NVIC_DisableIRQ+0x30>)
  40881c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  408820:	0952      	lsrs	r2, r2, #5
  408822:	79f9      	ldrb	r1, [r7, #7]
  408824:	f001 011f 	and.w	r1, r1, #31
  408828:	2001      	movs	r0, #1
  40882a:	fa00 f101 	lsl.w	r1, r0, r1
  40882e:	3220      	adds	r2, #32
  408830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  408834:	370c      	adds	r7, #12
  408836:	46bd      	mov	sp, r7
  408838:	f85d 7b04 	ldr.w	r7, [sp], #4
  40883c:	4770      	bx	lr
  40883e:	bf00      	nop
  408840:	e000e100 	.word	0xe000e100

00408844 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  408844:	b480      	push	{r7}
  408846:	b083      	sub	sp, #12
  408848:	af00      	add	r7, sp, #0
  40884a:	4603      	mov	r3, r0
  40884c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40884e:	4b09      	ldr	r3, [pc, #36]	; (408874 <NVIC_ClearPendingIRQ+0x30>)
  408850:	f997 2007 	ldrsb.w	r2, [r7, #7]
  408854:	0952      	lsrs	r2, r2, #5
  408856:	79f9      	ldrb	r1, [r7, #7]
  408858:	f001 011f 	and.w	r1, r1, #31
  40885c:	2001      	movs	r0, #1
  40885e:	fa00 f101 	lsl.w	r1, r0, r1
  408862:	3260      	adds	r2, #96	; 0x60
  408864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  408868:	370c      	adds	r7, #12
  40886a:	46bd      	mov	sp, r7
  40886c:	f85d 7b04 	ldr.w	r7, [sp], #4
  408870:	4770      	bx	lr
  408872:	bf00      	nop
  408874:	e000e100 	.word	0xe000e100

00408878 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  408878:	b480      	push	{r7}
  40887a:	b083      	sub	sp, #12
  40887c:	af00      	add	r7, sp, #0
  40887e:	4603      	mov	r3, r0
  408880:	6039      	str	r1, [r7, #0]
  408882:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  408884:	f997 3007 	ldrsb.w	r3, [r7, #7]
  408888:	2b00      	cmp	r3, #0
  40888a:	da0b      	bge.n	4088a4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40888c:	490d      	ldr	r1, [pc, #52]	; (4088c4 <NVIC_SetPriority+0x4c>)
  40888e:	79fb      	ldrb	r3, [r7, #7]
  408890:	f003 030f 	and.w	r3, r3, #15
  408894:	3b04      	subs	r3, #4
  408896:	683a      	ldr	r2, [r7, #0]
  408898:	b2d2      	uxtb	r2, r2
  40889a:	0112      	lsls	r2, r2, #4
  40889c:	b2d2      	uxtb	r2, r2
  40889e:	440b      	add	r3, r1
  4088a0:	761a      	strb	r2, [r3, #24]
  4088a2:	e009      	b.n	4088b8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4088a4:	4908      	ldr	r1, [pc, #32]	; (4088c8 <NVIC_SetPriority+0x50>)
  4088a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4088aa:	683a      	ldr	r2, [r7, #0]
  4088ac:	b2d2      	uxtb	r2, r2
  4088ae:	0112      	lsls	r2, r2, #4
  4088b0:	b2d2      	uxtb	r2, r2
  4088b2:	440b      	add	r3, r1
  4088b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4088b8:	370c      	adds	r7, #12
  4088ba:	46bd      	mov	sp, r7
  4088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4088c0:	4770      	bx	lr
  4088c2:	bf00      	nop
  4088c4:	e000ed00 	.word	0xe000ed00
  4088c8:	e000e100 	.word	0xe000e100

004088cc <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4088cc:	b580      	push	{r7, lr}
  4088ce:	b082      	sub	sp, #8
  4088d0:	af00      	add	r7, sp, #0
  4088d2:	6078      	str	r0, [r7, #4]
  4088d4:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4088d6:	4804      	ldr	r0, [pc, #16]	; (4088e8 <vApplicationStackOverflowHook+0x1c>)
  4088d8:	6879      	ldr	r1, [r7, #4]
  4088da:	683a      	ldr	r2, [r7, #0]
  4088dc:	4b03      	ldr	r3, [pc, #12]	; (4088ec <vApplicationStackOverflowHook+0x20>)
  4088de:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  4088e0:	2019      	movs	r0, #25
  4088e2:	4b03      	ldr	r3, [pc, #12]	; (4088f0 <vApplicationStackOverflowHook+0x24>)
  4088e4:	4798      	blx	r3
	}
  4088e6:	e7fb      	b.n	4088e0 <vApplicationStackOverflowHook+0x14>
  4088e8:	00413628 	.word	0x00413628
  4088ec:	0040ae91 	.word	0x0040ae91
  4088f0:	00403a85 	.word	0x00403a85

004088f4 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  4088f4:	b480      	push	{r7}
  4088f6:	af00      	add	r7, sp, #0
}
  4088f8:	46bd      	mov	sp, r7
  4088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4088fe:	4770      	bx	lr

00408900 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  408900:	b480      	push	{r7}
  408902:	af00      	add	r7, sp, #0
	g_tickCounter++;
  408904:	4b04      	ldr	r3, [pc, #16]	; (408918 <vApplicationTickHook+0x18>)
  408906:	681b      	ldr	r3, [r3, #0]
  408908:	1c5a      	adds	r2, r3, #1
  40890a:	4b03      	ldr	r3, [pc, #12]	; (408918 <vApplicationTickHook+0x18>)
  40890c:	601a      	str	r2, [r3, #0]
}
  40890e:	46bd      	mov	sp, r7
  408910:	f85d 7b04 	ldr.w	r7, [sp], #4
  408914:	4770      	bx	lr
  408916:	bf00      	nop
  408918:	20003fb0 	.word	0x20003fb0

0040891c <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  40891c:	b580      	push	{r7, lr}
  40891e:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  408920:	4b02      	ldr	r3, [pc, #8]	; (40892c <vApplicationMallocFailedHook+0x10>)
  408922:	4798      	blx	r3
	for (;;) {
		LED_On(LED2_GPIO);
  408924:	2019      	movs	r0, #25
  408926:	4b02      	ldr	r3, [pc, #8]	; (408930 <vApplicationMallocFailedHook+0x14>)
  408928:	4798      	blx	r3
	}
  40892a:	e7fb      	b.n	408924 <vApplicationMallocFailedHook+0x8>
  40892c:	00405e15 	.word	0x00405e15
  408930:	00403a85 	.word	0x00403a85

00408934 <task_led0>:
		printf_mux("Free Heap: %u\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  408934:	b580      	push	{r7, lr}
  408936:	b082      	sub	sp, #8
  408938:	af00      	add	r7, sp, #0
  40893a:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  40893c:	2017      	movs	r0, #23
  40893e:	4b03      	ldr	r3, [pc, #12]	; (40894c <task_led0+0x18>)
  408940:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  408942:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  408946:	4b02      	ldr	r3, [pc, #8]	; (408950 <task_led0+0x1c>)
  408948:	4798      	blx	r3
	}
  40894a:	e7f7      	b.n	40893c <task_led0+0x8>
  40894c:	004049f9 	.word	0x004049f9
  408950:	00406ca5 	.word	0x00406ca5

00408954 <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  408954:	b590      	push	{r4, r7, lr}
  408956:	b083      	sub	sp, #12
  408958:	af00      	add	r7, sp, #0
  40895a:	6078      	str	r0, [r7, #4]
  40895c:	6039      	str	r1, [r7, #0]
	LED_Toggle(LED2_GPIO);
  40895e:	2019      	movs	r0, #25
  408960:	4b06      	ldr	r3, [pc, #24]	; (40897c <button_handler+0x28>)
  408962:	4798      	blx	r3
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  408964:	4b06      	ldr	r3, [pc, #24]	; (408980 <button_handler+0x2c>)
  408966:	681b      	ldr	r3, [r3, #0]
  408968:	4618      	mov	r0, r3
  40896a:	2100      	movs	r1, #0
  40896c:	2200      	movs	r2, #0
  40896e:	2300      	movs	r3, #0
  408970:	4c04      	ldr	r4, [pc, #16]	; (408984 <button_handler+0x30>)
  408972:	47a0      	blx	r4
}
  408974:	370c      	adds	r7, #12
  408976:	46bd      	mov	sp, r7
  408978:	bd90      	pop	{r4, r7, pc}
  40897a:	bf00      	nop
  40897c:	004049f9 	.word	0x004049f9
  408980:	20004070 	.word	0x20004070
  408984:	0040651d 	.word	0x0040651d

00408988 <config_interrupt>:

void config_interrupt(){
  408988:	b590      	push	{r4, r7, lr}
  40898a:	b083      	sub	sp, #12
  40898c:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  40898e:	4b21      	ldr	r3, [pc, #132]	; (408a14 <config_interrupt+0x8c>)
  408990:	9300      	str	r3, [sp, #0]
  408992:	4821      	ldr	r0, [pc, #132]	; (408a18 <config_interrupt+0x90>)
  408994:	210b      	movs	r1, #11
  408996:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40899a:	2350      	movs	r3, #80	; 0x50
  40899c:	4c1f      	ldr	r4, [pc, #124]	; (408a1c <config_interrupt+0x94>)
  40899e:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  4089a0:	481d      	ldr	r0, [pc, #116]	; (408a18 <config_interrupt+0x90>)
  4089a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4089a6:	4b1e      	ldr	r3, [pc, #120]	; (408a20 <config_interrupt+0x98>)
  4089a8:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	NVIC_DisableIRQ(PIOA_IRQn);
  4089aa:	200b      	movs	r0, #11
  4089ac:	4b1d      	ldr	r3, [pc, #116]	; (408a24 <config_interrupt+0x9c>)
  4089ae:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  4089b0:	200b      	movs	r0, #11
  4089b2:	4b1d      	ldr	r3, [pc, #116]	; (408a28 <config_interrupt+0xa0>)
  4089b4:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  4089b6:	200b      	movs	r0, #11
  4089b8:	2100      	movs	r1, #0
  4089ba:	4b1c      	ldr	r3, [pc, #112]	; (408a2c <config_interrupt+0xa4>)
  4089bc:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  4089be:	200b      	movs	r0, #11
  4089c0:	4b1b      	ldr	r3, [pc, #108]	; (408a30 <config_interrupt+0xa8>)
  4089c2:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  4089c4:	2001      	movs	r0, #1
  4089c6:	2100      	movs	r1, #0
  4089c8:	2203      	movs	r2, #3
  4089ca:	4b1a      	ldr	r3, [pc, #104]	; (408a34 <config_interrupt+0xac>)
  4089cc:	4798      	blx	r3
  4089ce:	4602      	mov	r2, r0
  4089d0:	4b19      	ldr	r3, [pc, #100]	; (408a38 <config_interrupt+0xb0>)
  4089d2:	601a      	str	r2, [r3, #0]
  4089d4:	4b18      	ldr	r3, [pc, #96]	; (408a38 <config_interrupt+0xb0>)
  4089d6:	681b      	ldr	r3, [r3, #0]
  4089d8:	2b00      	cmp	r3, #0
  4089da:	d007      	beq.n	4089ec <config_interrupt+0x64>
  4089dc:	4b16      	ldr	r3, [pc, #88]	; (408a38 <config_interrupt+0xb0>)
  4089de:	681b      	ldr	r3, [r3, #0]
  4089e0:	4618      	mov	r0, r3
  4089e2:	2100      	movs	r1, #0
  4089e4:	2200      	movs	r2, #0
  4089e6:	2300      	movs	r3, #0
  4089e8:	4c14      	ldr	r4, [pc, #80]	; (408a3c <config_interrupt+0xb4>)
  4089ea:	47a0      	blx	r4
	configASSERT(xseMonitor);
  4089ec:	4b12      	ldr	r3, [pc, #72]	; (408a38 <config_interrupt+0xb0>)
  4089ee:	681b      	ldr	r3, [r3, #0]
  4089f0:	2b00      	cmp	r3, #0
  4089f2:	d103      	bne.n	4089fc <config_interrupt+0x74>
  4089f4:	4b12      	ldr	r3, [pc, #72]	; (408a40 <config_interrupt+0xb8>)
  4089f6:	4798      	blx	r3
  4089f8:	bf00      	nop
  4089fa:	e7fd      	b.n	4089f8 <config_interrupt+0x70>
	xSemaphoreTake(xseMonitor, 0);
  4089fc:	4b0e      	ldr	r3, [pc, #56]	; (408a38 <config_interrupt+0xb0>)
  4089fe:	681b      	ldr	r3, [r3, #0]
  408a00:	4618      	mov	r0, r3
  408a02:	2100      	movs	r1, #0
  408a04:	2200      	movs	r2, #0
  408a06:	2300      	movs	r3, #0
  408a08:	4c0e      	ldr	r4, [pc, #56]	; (408a44 <config_interrupt+0xbc>)
  408a0a:	47a0      	blx	r4
}
  408a0c:	3704      	adds	r7, #4
  408a0e:	46bd      	mov	sp, r7
  408a10:	bd90      	pop	{r4, r7, pc}
  408a12:	bf00      	nop
  408a14:	00408955 	.word	0x00408955
  408a18:	400e0e00 	.word	0x400e0e00
  408a1c:	00404e01 	.word	0x00404e01
  408a20:	00404935 	.word	0x00404935
  408a24:	00408811 	.word	0x00408811
  408a28:	00408845 	.word	0x00408845
  408a2c:	00408879 	.word	0x00408879
  408a30:	004087e1 	.word	0x004087e1
  408a34:	0040622d 	.word	0x0040622d
  408a38:	20004070 	.word	0x20004070
  408a3c:	004063ad 	.word	0x004063ad
  408a40:	00405e15 	.word	0x00405e15
  408a44:	004065d9 	.word	0x004065d9

00408a48 <main>:

int main (void)
{
  408a48:	b590      	push	{r4, r7, lr}
  408a4a:	b085      	sub	sp, #20
  408a4c:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  408a4e:	4b55      	ldr	r3, [pc, #340]	; (408ba4 <main+0x15c>)
  408a50:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  408a52:	2000      	movs	r0, #0
  408a54:	4b54      	ldr	r3, [pc, #336]	; (408ba8 <main+0x160>)
  408a56:	4798      	blx	r3
	board_init();
  408a58:	4b54      	ldr	r3, [pc, #336]	; (408bac <main+0x164>)
  408a5a:	4798      	blx	r3
	g_tickCounter = 0;
  408a5c:	4b54      	ldr	r3, [pc, #336]	; (408bb0 <main+0x168>)
  408a5e:	2200      	movs	r2, #0
  408a60:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  408a62:	4b54      	ldr	r3, [pc, #336]	; (408bb4 <main+0x16c>)
  408a64:	4798      	blx	r3
	printf("Console OK!\n");
  408a66:	4854      	ldr	r0, [pc, #336]	; (408bb8 <main+0x170>)
  408a68:	4b54      	ldr	r3, [pc, #336]	; (408bbc <main+0x174>)
  408a6a:	4798      	blx	r3
	
	config_interrupt();
  408a6c:	4b54      	ldr	r3, [pc, #336]	; (408bc0 <main+0x178>)
  408a6e:	4798      	blx	r3
	} else {
		printf("Task Monitor Created!\n");
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  408a70:	2301      	movs	r3, #1
  408a72:	9300      	str	r3, [sp, #0]
  408a74:	2300      	movs	r3, #0
  408a76:	9301      	str	r3, [sp, #4]
  408a78:	2300      	movs	r3, #0
  408a7a:	9302      	str	r3, [sp, #8]
  408a7c:	2300      	movs	r3, #0
  408a7e:	9303      	str	r3, [sp, #12]
  408a80:	4850      	ldr	r0, [pc, #320]	; (408bc4 <main+0x17c>)
  408a82:	4951      	ldr	r1, [pc, #324]	; (408bc8 <main+0x180>)
  408a84:	2246      	movs	r2, #70	; 0x46
  408a86:	2300      	movs	r3, #0
  408a88:	4c50      	ldr	r4, [pc, #320]	; (408bcc <main+0x184>)
  408a8a:	47a0      	blx	r4
  408a8c:	4603      	mov	r3, r0
  408a8e:	2b01      	cmp	r3, #1
  408a90:	d006      	beq.n	408aa0 <main+0x58>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  408a92:	484f      	ldr	r0, [pc, #316]	; (408bd0 <main+0x188>)
  408a94:	4b49      	ldr	r3, [pc, #292]	; (408bbc <main+0x174>)
  408a96:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408a98:	2019      	movs	r0, #25
  408a9a:	4b4e      	ldr	r3, [pc, #312]	; (408bd4 <main+0x18c>)
  408a9c:	4798      	blx	r3
  408a9e:	e002      	b.n	408aa6 <main+0x5e>
	} else {
		printf("Task Led0 Created!\n");
  408aa0:	484d      	ldr	r0, [pc, #308]	; (408bd8 <main+0x190>)
  408aa2:	4b46      	ldr	r3, [pc, #280]	; (408bbc <main+0x174>)
  408aa4:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  408aa6:	2304      	movs	r3, #4
  408aa8:	9300      	str	r3, [sp, #0]
  408aaa:	2300      	movs	r3, #0
  408aac:	9301      	str	r3, [sp, #4]
  408aae:	2300      	movs	r3, #0
  408ab0:	9302      	str	r3, [sp, #8]
  408ab2:	2300      	movs	r3, #0
  408ab4:	9303      	str	r3, [sp, #12]
  408ab6:	4849      	ldr	r0, [pc, #292]	; (408bdc <main+0x194>)
  408ab8:	4949      	ldr	r1, [pc, #292]	; (408be0 <main+0x198>)
  408aba:	f44f 7200 	mov.w	r2, #512	; 0x200
  408abe:	2300      	movs	r3, #0
  408ac0:	4c42      	ldr	r4, [pc, #264]	; (408bcc <main+0x184>)
  408ac2:	47a0      	blx	r4
  408ac4:	4603      	mov	r3, r0
  408ac6:	2b01      	cmp	r3, #1
  408ac8:	d006      	beq.n	408ad8 <main+0x90>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  408aca:	4846      	ldr	r0, [pc, #280]	; (408be4 <main+0x19c>)
  408acc:	4b3b      	ldr	r3, [pc, #236]	; (408bbc <main+0x174>)
  408ace:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408ad0:	2019      	movs	r0, #25
  408ad2:	4b40      	ldr	r3, [pc, #256]	; (408bd4 <main+0x18c>)
  408ad4:	4798      	blx	r3
  408ad6:	e002      	b.n	408ade <main+0x96>
	} else {
		printf("Task IMU_T Created!\n");
  408ad8:	4843      	ldr	r0, [pc, #268]	; (408be8 <main+0x1a0>)
  408ada:	4b38      	ldr	r3, [pc, #224]	; (408bbc <main+0x174>)
  408adc:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  408ade:	2302      	movs	r3, #2
  408ae0:	9300      	str	r3, [sp, #0]
  408ae2:	2300      	movs	r3, #0
  408ae4:	9301      	str	r3, [sp, #4]
  408ae6:	2300      	movs	r3, #0
  408ae8:	9302      	str	r3, [sp, #8]
  408aea:	2300      	movs	r3, #0
  408aec:	9303      	str	r3, [sp, #12]
  408aee:	483f      	ldr	r0, [pc, #252]	; (408bec <main+0x1a4>)
  408af0:	493f      	ldr	r1, [pc, #252]	; (408bf0 <main+0x1a8>)
  408af2:	f44f 7280 	mov.w	r2, #256	; 0x100
  408af6:	2300      	movs	r3, #0
  408af8:	4c34      	ldr	r4, [pc, #208]	; (408bcc <main+0x184>)
  408afa:	47a0      	blx	r4
  408afc:	4603      	mov	r3, r0
  408afe:	2b01      	cmp	r3, #1
  408b00:	d006      	beq.n	408b10 <main+0xc8>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  408b02:	483c      	ldr	r0, [pc, #240]	; (408bf4 <main+0x1ac>)
  408b04:	4b2d      	ldr	r3, [pc, #180]	; (408bbc <main+0x174>)
  408b06:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408b08:	2019      	movs	r0, #25
  408b0a:	4b32      	ldr	r3, [pc, #200]	; (408bd4 <main+0x18c>)
  408b0c:	4798      	blx	r3
  408b0e:	e002      	b.n	408b16 <main+0xce>
	} else {
		printf("Task LCD_T Created!\n");
  408b10:	4839      	ldr	r0, [pc, #228]	; (408bf8 <main+0x1b0>)
  408b12:	4b2a      	ldr	r3, [pc, #168]	; (408bbc <main+0x174>)
  408b14:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_T", TASK_UART_STACK_SIZE, NULL,
  408b16:	2303      	movs	r3, #3
  408b18:	9300      	str	r3, [sp, #0]
  408b1a:	4b38      	ldr	r3, [pc, #224]	; (408bfc <main+0x1b4>)
  408b1c:	9301      	str	r3, [sp, #4]
  408b1e:	2300      	movs	r3, #0
  408b20:	9302      	str	r3, [sp, #8]
  408b22:	2300      	movs	r3, #0
  408b24:	9303      	str	r3, [sp, #12]
  408b26:	4836      	ldr	r0, [pc, #216]	; (408c00 <main+0x1b8>)
  408b28:	4936      	ldr	r1, [pc, #216]	; (408c04 <main+0x1bc>)
  408b2a:	f44f 7200 	mov.w	r2, #512	; 0x200
  408b2e:	2300      	movs	r3, #0
  408b30:	4c26      	ldr	r4, [pc, #152]	; (408bcc <main+0x184>)
  408b32:	47a0      	blx	r4
  408b34:	4603      	mov	r3, r0
  408b36:	2b01      	cmp	r3, #1
  408b38:	d006      	beq.n	408b48 <main+0x100>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  408b3a:	4833      	ldr	r0, [pc, #204]	; (408c08 <main+0x1c0>)
  408b3c:	4b1f      	ldr	r3, [pc, #124]	; (408bbc <main+0x174>)
  408b3e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408b40:	2019      	movs	r0, #25
  408b42:	4b24      	ldr	r3, [pc, #144]	; (408bd4 <main+0x18c>)
  408b44:	4798      	blx	r3
  408b46:	e007      	b.n	408b58 <main+0x110>
	} else {
		//Starts Suspend (Commands by UART will control the resume):
		vTaskSuspend(xTXHandler);
  408b48:	4b2c      	ldr	r3, [pc, #176]	; (408bfc <main+0x1b4>)
  408b4a:	681b      	ldr	r3, [r3, #0]
  408b4c:	4618      	mov	r0, r3
  408b4e:	4b2f      	ldr	r3, [pc, #188]	; (408c0c <main+0x1c4>)
  408b50:	4798      	blx	r3
		printf("Task TX_T Created!\n");
  408b52:	482f      	ldr	r0, [pc, #188]	; (408c10 <main+0x1c8>)
  408b54:	4b19      	ldr	r3, [pc, #100]	; (408bbc <main+0x174>)
  408b56:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, "RX_T", TASK_UART_STACK_SIZE, NULL,
  408b58:	2303      	movs	r3, #3
  408b5a:	9300      	str	r3, [sp, #0]
  408b5c:	2300      	movs	r3, #0
  408b5e:	9301      	str	r3, [sp, #4]
  408b60:	2300      	movs	r3, #0
  408b62:	9302      	str	r3, [sp, #8]
  408b64:	2300      	movs	r3, #0
  408b66:	9303      	str	r3, [sp, #12]
  408b68:	482a      	ldr	r0, [pc, #168]	; (408c14 <main+0x1cc>)
  408b6a:	492b      	ldr	r1, [pc, #172]	; (408c18 <main+0x1d0>)
  408b6c:	f44f 7200 	mov.w	r2, #512	; 0x200
  408b70:	2300      	movs	r3, #0
  408b72:	4c16      	ldr	r4, [pc, #88]	; (408bcc <main+0x184>)
  408b74:	47a0      	blx	r4
  408b76:	4603      	mov	r3, r0
  408b78:	2b01      	cmp	r3, #1
  408b7a:	d006      	beq.n	408b8a <main+0x142>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  408b7c:	4827      	ldr	r0, [pc, #156]	; (408c1c <main+0x1d4>)
  408b7e:	4b0f      	ldr	r3, [pc, #60]	; (408bbc <main+0x174>)
  408b80:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408b82:	2019      	movs	r0, #25
  408b84:	4b13      	ldr	r3, [pc, #76]	; (408bd4 <main+0x18c>)
  408b86:	4798      	blx	r3
  408b88:	e002      	b.n	408b90 <main+0x148>
	} else {
		printf("Task RX_T Created!\n");
  408b8a:	4825      	ldr	r0, [pc, #148]	; (408c20 <main+0x1d8>)
  408b8c:	4b0b      	ldr	r3, [pc, #44]	; (408bbc <main+0x174>)
  408b8e:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  408b90:	4b24      	ldr	r3, [pc, #144]	; (408c24 <main+0x1dc>)
  408b92:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  408b94:	2019      	movs	r0, #25
  408b96:	4b0f      	ldr	r3, [pc, #60]	; (408bd4 <main+0x18c>)
  408b98:	4798      	blx	r3
	return 0;
  408b9a:	2300      	movs	r3, #0
}
  408b9c:	4618      	mov	r0, r3
  408b9e:	3704      	adds	r7, #4
  408ba0:	46bd      	mov	sp, r7
  408ba2:	bd90      	pop	{r4, r7, pc}
  408ba4:	00401d85 	.word	0x00401d85
  408ba8:	00408799 	.word	0x00408799
  408bac:	00403921 	.word	0x00403921
  408bb0:	20003fb0 	.word	0x20003fb0
  408bb4:	00401331 	.word	0x00401331
  408bb8:	0041368c 	.word	0x0041368c
  408bbc:	0040ae91 	.word	0x0040ae91
  408bc0:	00408989 	.word	0x00408989
  408bc4:	00408935 	.word	0x00408935
  408bc8:	0041369c 	.word	0x0041369c
  408bcc:	00406a39 	.word	0x00406a39
  408bd0:	004136a4 	.word	0x004136a4
  408bd4:	00403a85 	.word	0x00403a85
  408bd8:	004136c8 	.word	0x004136c8
  408bdc:	00408279 	.word	0x00408279
  408be0:	004136dc 	.word	0x004136dc
  408be4:	004136e4 	.word	0x004136e4
  408be8:	00413704 	.word	0x00413704
  408bec:	00401459 	.word	0x00401459
  408bf0:	0041371c 	.word	0x0041371c
  408bf4:	00413724 	.word	0x00413724
  408bf8:	00413744 	.word	0x00413744
  408bfc:	20003f8c 	.word	0x20003f8c
  408c00:	004017a9 	.word	0x004017a9
  408c04:	0041375c 	.word	0x0041375c
  408c08:	00413764 	.word	0x00413764
  408c0c:	00406d09 	.word	0x00406d09
  408c10:	00413784 	.word	0x00413784
  408c14:	004019d1 	.word	0x004019d1
  408c18:	00413798 	.word	0x00413798
  408c1c:	004137a0 	.word	0x004137a0
  408c20:	004137c0 	.word	0x004137c0
  408c24:	00406ec5 	.word	0x00406ec5

00408c28 <sin>:
  408c28:	b570      	push	{r4, r5, r6, lr}
  408c2a:	4e22      	ldr	r6, [pc, #136]	; (408cb4 <sin+0x8c>)
  408c2c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  408c30:	42b4      	cmp	r4, r6
  408c32:	b086      	sub	sp, #24
  408c34:	4602      	mov	r2, r0
  408c36:	460b      	mov	r3, r1
  408c38:	dd1a      	ble.n	408c70 <sin+0x48>
  408c3a:	4d1f      	ldr	r5, [pc, #124]	; (408cb8 <sin+0x90>)
  408c3c:	42ac      	cmp	r4, r5
  408c3e:	dd03      	ble.n	408c48 <sin+0x20>
  408c40:	f001 f93c 	bl	409ebc <__aeabi_dsub>
  408c44:	b006      	add	sp, #24
  408c46:	bd70      	pop	{r4, r5, r6, pc}
  408c48:	aa02      	add	r2, sp, #8
  408c4a:	f000 f839 	bl	408cc0 <__ieee754_rem_pio2>
  408c4e:	f000 0003 	and.w	r0, r0, #3
  408c52:	2801      	cmp	r0, #1
  408c54:	d01d      	beq.n	408c92 <sin+0x6a>
  408c56:	2802      	cmp	r0, #2
  408c58:	d012      	beq.n	408c80 <sin+0x58>
  408c5a:	b308      	cbz	r0, 408ca0 <sin+0x78>
  408c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408c64:	f000 fa4c 	bl	409100 <__kernel_cos>
  408c68:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408c6c:	b006      	add	sp, #24
  408c6e:	bd70      	pop	{r4, r5, r6, pc}
  408c70:	2300      	movs	r3, #0
  408c72:	9300      	str	r3, [sp, #0]
  408c74:	2200      	movs	r2, #0
  408c76:	2300      	movs	r3, #0
  408c78:	f000 ff46 	bl	409b08 <__kernel_sin>
  408c7c:	b006      	add	sp, #24
  408c7e:	bd70      	pop	{r4, r5, r6, pc}
  408c80:	2301      	movs	r3, #1
  408c82:	9300      	str	r3, [sp, #0]
  408c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408c88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408c8c:	f000 ff3c 	bl	409b08 <__kernel_sin>
  408c90:	e7ea      	b.n	408c68 <sin+0x40>
  408c92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408c96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408c9a:	f000 fa31 	bl	409100 <__kernel_cos>
  408c9e:	e7d1      	b.n	408c44 <sin+0x1c>
  408ca0:	2301      	movs	r3, #1
  408ca2:	9300      	str	r3, [sp, #0]
  408ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408cac:	f000 ff2c 	bl	409b08 <__kernel_sin>
  408cb0:	e7c8      	b.n	408c44 <sin+0x1c>
  408cb2:	bf00      	nop
  408cb4:	3fe921fb 	.word	0x3fe921fb
  408cb8:	7fefffff 	.word	0x7fefffff
  408cbc:	00000000 	.word	0x00000000

00408cc0 <__ieee754_rem_pio2>:
  408cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408cc4:	4b96      	ldr	r3, [pc, #600]	; (408f20 <__ieee754_rem_pio2+0x260>)
  408cc6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  408cca:	429e      	cmp	r6, r3
  408ccc:	b091      	sub	sp, #68	; 0x44
  408cce:	4604      	mov	r4, r0
  408cd0:	460d      	mov	r5, r1
  408cd2:	468b      	mov	fp, r1
  408cd4:	4690      	mov	r8, r2
  408cd6:	f340 8081 	ble.w	408ddc <__ieee754_rem_pio2+0x11c>
  408cda:	4b92      	ldr	r3, [pc, #584]	; (408f24 <__ieee754_rem_pio2+0x264>)
  408cdc:	429e      	cmp	r6, r3
  408cde:	dc26      	bgt.n	408d2e <__ieee754_rem_pio2+0x6e>
  408ce0:	a385      	add	r3, pc, #532	; (adr r3, 408ef8 <__ieee754_rem_pio2+0x238>)
  408ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ce6:	2900      	cmp	r1, #0
  408ce8:	f340 81a0 	ble.w	40902c <__ieee754_rem_pio2+0x36c>
  408cec:	f001 f8e6 	bl	409ebc <__aeabi_dsub>
  408cf0:	4b8d      	ldr	r3, [pc, #564]	; (408f28 <__ieee754_rem_pio2+0x268>)
  408cf2:	4604      	mov	r4, r0
  408cf4:	429e      	cmp	r6, r3
  408cf6:	460d      	mov	r5, r1
  408cf8:	f000 8085 	beq.w	408e06 <__ieee754_rem_pio2+0x146>
  408cfc:	a380      	add	r3, pc, #512	; (adr r3, 408f00 <__ieee754_rem_pio2+0x240>)
  408cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d02:	f001 f8db 	bl	409ebc <__aeabi_dsub>
  408d06:	4602      	mov	r2, r0
  408d08:	460b      	mov	r3, r1
  408d0a:	e9c8 2300 	strd	r2, r3, [r8]
  408d0e:	4620      	mov	r0, r4
  408d10:	4629      	mov	r1, r5
  408d12:	f001 f8d3 	bl	409ebc <__aeabi_dsub>
  408d16:	a37a      	add	r3, pc, #488	; (adr r3, 408f00 <__ieee754_rem_pio2+0x240>)
  408d18:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d1c:	f001 f8ce 	bl	409ebc <__aeabi_dsub>
  408d20:	2701      	movs	r7, #1
  408d22:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408d26:	4638      	mov	r0, r7
  408d28:	b011      	add	sp, #68	; 0x44
  408d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d2e:	4b7f      	ldr	r3, [pc, #508]	; (408f2c <__ieee754_rem_pio2+0x26c>)
  408d30:	429e      	cmp	r6, r3
  408d32:	f340 8085 	ble.w	408e40 <__ieee754_rem_pio2+0x180>
  408d36:	4b7e      	ldr	r3, [pc, #504]	; (408f30 <__ieee754_rem_pio2+0x270>)
  408d38:	429e      	cmp	r6, r3
  408d3a:	dc5a      	bgt.n	408df2 <__ieee754_rem_pio2+0x132>
  408d3c:	ea4f 5926 	mov.w	r9, r6, asr #20
  408d40:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
  408d44:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
  408d48:	4629      	mov	r1, r5
  408d4a:	4604      	mov	r4, r0
  408d4c:	f001 fd04 	bl	40a758 <__aeabi_d2iz>
  408d50:	f001 fa02 	bl	40a158 <__aeabi_i2d>
  408d54:	4606      	mov	r6, r0
  408d56:	460f      	mov	r7, r1
  408d58:	4602      	mov	r2, r0
  408d5a:	460b      	mov	r3, r1
  408d5c:	4620      	mov	r0, r4
  408d5e:	4629      	mov	r1, r5
  408d60:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  408d64:	f001 f8aa 	bl	409ebc <__aeabi_dsub>
  408d68:	2200      	movs	r2, #0
  408d6a:	4b72      	ldr	r3, [pc, #456]	; (408f34 <__ieee754_rem_pio2+0x274>)
  408d6c:	f001 fa5a 	bl	40a224 <__aeabi_dmul>
  408d70:	460f      	mov	r7, r1
  408d72:	4606      	mov	r6, r0
  408d74:	f001 fcf0 	bl	40a758 <__aeabi_d2iz>
  408d78:	f001 f9ee 	bl	40a158 <__aeabi_i2d>
  408d7c:	4602      	mov	r2, r0
  408d7e:	460b      	mov	r3, r1
  408d80:	4604      	mov	r4, r0
  408d82:	460d      	mov	r5, r1
  408d84:	4630      	mov	r0, r6
  408d86:	4639      	mov	r1, r7
  408d88:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  408d8c:	f001 f896 	bl	409ebc <__aeabi_dsub>
  408d90:	2200      	movs	r2, #0
  408d92:	4b68      	ldr	r3, [pc, #416]	; (408f34 <__ieee754_rem_pio2+0x274>)
  408d94:	f001 fa46 	bl	40a224 <__aeabi_dmul>
  408d98:	2200      	movs	r2, #0
  408d9a:	2300      	movs	r3, #0
  408d9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  408da0:	f001 fca8 	bl	40a6f4 <__aeabi_dcmpeq>
  408da4:	2800      	cmp	r0, #0
  408da6:	f000 816d 	beq.w	409084 <__ieee754_rem_pio2+0x3c4>
  408daa:	2300      	movs	r3, #0
  408dac:	4620      	mov	r0, r4
  408dae:	4629      	mov	r1, r5
  408db0:	2200      	movs	r2, #0
  408db2:	f001 fc9f 	bl	40a6f4 <__aeabi_dcmpeq>
  408db6:	2800      	cmp	r0, #0
  408db8:	bf14      	ite	ne
  408dba:	2301      	movne	r3, #1
  408dbc:	2302      	moveq	r3, #2
  408dbe:	485e      	ldr	r0, [pc, #376]	; (408f38 <__ieee754_rem_pio2+0x278>)
  408dc0:	2102      	movs	r1, #2
  408dc2:	9001      	str	r0, [sp, #4]
  408dc4:	9100      	str	r1, [sp, #0]
  408dc6:	464a      	mov	r2, r9
  408dc8:	a80a      	add	r0, sp, #40	; 0x28
  408dca:	4641      	mov	r1, r8
  408dcc:	f000 fabc 	bl	409348 <__kernel_rem_pio2>
  408dd0:	f1bb 0f00 	cmp.w	fp, #0
  408dd4:	f2c0 8148 	blt.w	409068 <__ieee754_rem_pio2+0x3a8>
  408dd8:	4607      	mov	r7, r0
  408dda:	e006      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  408ddc:	2200      	movs	r2, #0
  408dde:	2300      	movs	r3, #0
  408de0:	e9c8 4500 	strd	r4, r5, [r8]
  408de4:	e9c8 2302 	strd	r2, r3, [r8, #8]
  408de8:	2700      	movs	r7, #0
  408dea:	4638      	mov	r0, r7
  408dec:	b011      	add	sp, #68	; 0x44
  408dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408df2:	4602      	mov	r2, r0
  408df4:	460b      	mov	r3, r1
  408df6:	f001 f861 	bl	409ebc <__aeabi_dsub>
  408dfa:	2700      	movs	r7, #0
  408dfc:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408e00:	e9c8 0100 	strd	r0, r1, [r8]
  408e04:	e7f1      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  408e06:	a340      	add	r3, pc, #256	; (adr r3, 408f08 <__ieee754_rem_pio2+0x248>)
  408e08:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e0c:	f001 f856 	bl	409ebc <__aeabi_dsub>
  408e10:	a33f      	add	r3, pc, #252	; (adr r3, 408f10 <__ieee754_rem_pio2+0x250>)
  408e12:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e16:	4604      	mov	r4, r0
  408e18:	460d      	mov	r5, r1
  408e1a:	f001 f84f 	bl	409ebc <__aeabi_dsub>
  408e1e:	4602      	mov	r2, r0
  408e20:	460b      	mov	r3, r1
  408e22:	e9c8 2300 	strd	r2, r3, [r8]
  408e26:	4620      	mov	r0, r4
  408e28:	4629      	mov	r1, r5
  408e2a:	f001 f847 	bl	409ebc <__aeabi_dsub>
  408e2e:	a338      	add	r3, pc, #224	; (adr r3, 408f10 <__ieee754_rem_pio2+0x250>)
  408e30:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e34:	f001 f842 	bl	409ebc <__aeabi_dsub>
  408e38:	2701      	movs	r7, #1
  408e3a:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408e3e:	e7d4      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  408e40:	f000 ff1a 	bl	409c78 <fabs>
  408e44:	a334      	add	r3, pc, #208	; (adr r3, 408f18 <__ieee754_rem_pio2+0x258>)
  408e46:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e4a:	4604      	mov	r4, r0
  408e4c:	460d      	mov	r5, r1
  408e4e:	f001 f9e9 	bl	40a224 <__aeabi_dmul>
  408e52:	2200      	movs	r2, #0
  408e54:	4b39      	ldr	r3, [pc, #228]	; (408f3c <__ieee754_rem_pio2+0x27c>)
  408e56:	f001 f833 	bl	409ec0 <__adddf3>
  408e5a:	f001 fc7d 	bl	40a758 <__aeabi_d2iz>
  408e5e:	4607      	mov	r7, r0
  408e60:	f001 f97a 	bl	40a158 <__aeabi_i2d>
  408e64:	a324      	add	r3, pc, #144	; (adr r3, 408ef8 <__ieee754_rem_pio2+0x238>)
  408e66:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408e6e:	f001 f9d9 	bl	40a224 <__aeabi_dmul>
  408e72:	4602      	mov	r2, r0
  408e74:	460b      	mov	r3, r1
  408e76:	4620      	mov	r0, r4
  408e78:	4629      	mov	r1, r5
  408e7a:	f001 f81f 	bl	409ebc <__aeabi_dsub>
  408e7e:	a320      	add	r3, pc, #128	; (adr r3, 408f00 <__ieee754_rem_pio2+0x240>)
  408e80:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408e88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408e8c:	f001 f9ca 	bl	40a224 <__aeabi_dmul>
  408e90:	2f1f      	cmp	r7, #31
  408e92:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408e96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408e9a:	dc53      	bgt.n	408f44 <__ieee754_rem_pio2+0x284>
  408e9c:	4b28      	ldr	r3, [pc, #160]	; (408f40 <__ieee754_rem_pio2+0x280>)
  408e9e:	1e7a      	subs	r2, r7, #1
  408ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408ea4:	42b3      	cmp	r3, r6
  408ea6:	d04d      	beq.n	408f44 <__ieee754_rem_pio2+0x284>
  408ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408eac:	f001 f806 	bl	409ebc <__aeabi_dsub>
  408eb0:	4604      	mov	r4, r0
  408eb2:	460d      	mov	r5, r1
  408eb4:	e9c8 4500 	strd	r4, r5, [r8]
  408eb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408ebc:	4622      	mov	r2, r4
  408ebe:	462b      	mov	r3, r5
  408ec0:	f000 fffc 	bl	409ebc <__aeabi_dsub>
  408ec4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408ec8:	f000 fff8 	bl	409ebc <__aeabi_dsub>
  408ecc:	f1bb 0f00 	cmp.w	fp, #0
  408ed0:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408ed4:	da89      	bge.n	408dea <__ieee754_rem_pio2+0x12a>
  408ed6:	4626      	mov	r6, r4
  408ed8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408edc:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
  408ee0:	427f      	negs	r7, r7
  408ee2:	f8c8 6000 	str.w	r6, [r8]
  408ee6:	f8c8 4004 	str.w	r4, [r8, #4]
  408eea:	f8c8 0008 	str.w	r0, [r8, #8]
  408eee:	f8c8 300c 	str.w	r3, [r8, #12]
  408ef2:	e77a      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  408ef4:	f3af 8000 	nop.w
  408ef8:	54400000 	.word	0x54400000
  408efc:	3ff921fb 	.word	0x3ff921fb
  408f00:	1a626331 	.word	0x1a626331
  408f04:	3dd0b461 	.word	0x3dd0b461
  408f08:	1a600000 	.word	0x1a600000
  408f0c:	3dd0b461 	.word	0x3dd0b461
  408f10:	2e037073 	.word	0x2e037073
  408f14:	3ba3198a 	.word	0x3ba3198a
  408f18:	6dc9c883 	.word	0x6dc9c883
  408f1c:	3fe45f30 	.word	0x3fe45f30
  408f20:	3fe921fb 	.word	0x3fe921fb
  408f24:	4002d97b 	.word	0x4002d97b
  408f28:	3ff921fb 	.word	0x3ff921fb
  408f2c:	413921fb 	.word	0x413921fb
  408f30:	7fefffff 	.word	0x7fefffff
  408f34:	41700000 	.word	0x41700000
  408f38:	00413854 	.word	0x00413854
  408f3c:	3fe00000 	.word	0x3fe00000
  408f40:	004137d4 	.word	0x004137d4
  408f44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408f48:	f000 ffb8 	bl	409ebc <__aeabi_dsub>
  408f4c:	1536      	asrs	r6, r6, #20
  408f4e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408f52:	1af3      	subs	r3, r6, r3
  408f54:	4604      	mov	r4, r0
  408f56:	460d      	mov	r5, r1
  408f58:	2b10      	cmp	r3, #16
  408f5a:	e9c8 4500 	strd	r4, r5, [r8]
  408f5e:	ddab      	ble.n	408eb8 <__ieee754_rem_pio2+0x1f8>
  408f60:	a35b      	add	r3, pc, #364	; (adr r3, 4090d0 <__ieee754_rem_pio2+0x410>)
  408f62:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408f6a:	f001 f95b 	bl	40a224 <__aeabi_dmul>
  408f6e:	4604      	mov	r4, r0
  408f70:	460d      	mov	r5, r1
  408f72:	4622      	mov	r2, r4
  408f74:	462b      	mov	r3, r5
  408f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408f7a:	f000 ff9f 	bl	409ebc <__aeabi_dsub>
  408f7e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  408f82:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  408f86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408f8a:	f000 ff97 	bl	409ebc <__aeabi_dsub>
  408f8e:	4622      	mov	r2, r4
  408f90:	462b      	mov	r3, r5
  408f92:	f000 ff93 	bl	409ebc <__aeabi_dsub>
  408f96:	a350      	add	r3, pc, #320	; (adr r3, 4090d8 <__ieee754_rem_pio2+0x418>)
  408f98:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f9c:	4604      	mov	r4, r0
  408f9e:	460d      	mov	r5, r1
  408fa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408fa4:	f001 f93e 	bl	40a224 <__aeabi_dmul>
  408fa8:	4622      	mov	r2, r4
  408faa:	462b      	mov	r3, r5
  408fac:	f000 ff86 	bl	409ebc <__aeabi_dsub>
  408fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408fb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408fb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408fbc:	f000 ff7e 	bl	409ebc <__aeabi_dsub>
  408fc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408fc4:	1af6      	subs	r6, r6, r3
  408fc6:	4604      	mov	r4, r0
  408fc8:	460d      	mov	r5, r1
  408fca:	2e31      	cmp	r6, #49	; 0x31
  408fcc:	e9c8 4500 	strd	r4, r5, [r8]
  408fd0:	dd78      	ble.n	4090c4 <__ieee754_rem_pio2+0x404>
  408fd2:	a343      	add	r3, pc, #268	; (adr r3, 4090e0 <__ieee754_rem_pio2+0x420>)
  408fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408fdc:	f001 f922 	bl	40a224 <__aeabi_dmul>
  408fe0:	4604      	mov	r4, r0
  408fe2:	460d      	mov	r5, r1
  408fe4:	4622      	mov	r2, r4
  408fe6:	462b      	mov	r3, r5
  408fe8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408fec:	f000 ff66 	bl	409ebc <__aeabi_dsub>
  408ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408ff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408ff8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408ffc:	f000 ff5e 	bl	409ebc <__aeabi_dsub>
  409000:	4622      	mov	r2, r4
  409002:	462b      	mov	r3, r5
  409004:	f000 ff5a 	bl	409ebc <__aeabi_dsub>
  409008:	a337      	add	r3, pc, #220	; (adr r3, 4090e8 <__ieee754_rem_pio2+0x428>)
  40900a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40900e:	4604      	mov	r4, r0
  409010:	460d      	mov	r5, r1
  409012:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  409016:	f001 f905 	bl	40a224 <__aeabi_dmul>
  40901a:	4622      	mov	r2, r4
  40901c:	462b      	mov	r3, r5
  40901e:	f000 ff4d 	bl	409ebc <__aeabi_dsub>
  409022:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40902a:	e73d      	b.n	408ea8 <__ieee754_rem_pio2+0x1e8>
  40902c:	f000 ff48 	bl	409ec0 <__adddf3>
  409030:	4b31      	ldr	r3, [pc, #196]	; (4090f8 <__ieee754_rem_pio2+0x438>)
  409032:	4604      	mov	r4, r0
  409034:	429e      	cmp	r6, r3
  409036:	460d      	mov	r5, r1
  409038:	d026      	beq.n	409088 <__ieee754_rem_pio2+0x3c8>
  40903a:	a32d      	add	r3, pc, #180	; (adr r3, 4090f0 <__ieee754_rem_pio2+0x430>)
  40903c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409040:	f000 ff3e 	bl	409ec0 <__adddf3>
  409044:	4602      	mov	r2, r0
  409046:	460b      	mov	r3, r1
  409048:	e9c8 2300 	strd	r2, r3, [r8]
  40904c:	4620      	mov	r0, r4
  40904e:	4629      	mov	r1, r5
  409050:	f000 ff34 	bl	409ebc <__aeabi_dsub>
  409054:	a326      	add	r3, pc, #152	; (adr r3, 4090f0 <__ieee754_rem_pio2+0x430>)
  409056:	e9d3 2300 	ldrd	r2, r3, [r3]
  40905a:	f000 ff31 	bl	409ec0 <__adddf3>
  40905e:	f04f 37ff 	mov.w	r7, #4294967295
  409062:	e9c8 0102 	strd	r0, r1, [r8, #8]
  409066:	e6c0      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  409068:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40906c:	f8d8 300c 	ldr.w	r3, [r8, #12]
  409070:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  409074:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  409078:	4247      	negs	r7, r0
  40907a:	f8c8 2004 	str.w	r2, [r8, #4]
  40907e:	f8c8 300c 	str.w	r3, [r8, #12]
  409082:	e6b2      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  409084:	2303      	movs	r3, #3
  409086:	e69a      	b.n	408dbe <__ieee754_rem_pio2+0xfe>
  409088:	a311      	add	r3, pc, #68	; (adr r3, 4090d0 <__ieee754_rem_pio2+0x410>)
  40908a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40908e:	f000 ff17 	bl	409ec0 <__adddf3>
  409092:	a311      	add	r3, pc, #68	; (adr r3, 4090d8 <__ieee754_rem_pio2+0x418>)
  409094:	e9d3 2300 	ldrd	r2, r3, [r3]
  409098:	4604      	mov	r4, r0
  40909a:	460d      	mov	r5, r1
  40909c:	f000 ff10 	bl	409ec0 <__adddf3>
  4090a0:	4602      	mov	r2, r0
  4090a2:	460b      	mov	r3, r1
  4090a4:	e9c8 2300 	strd	r2, r3, [r8]
  4090a8:	4620      	mov	r0, r4
  4090aa:	4629      	mov	r1, r5
  4090ac:	f000 ff06 	bl	409ebc <__aeabi_dsub>
  4090b0:	a309      	add	r3, pc, #36	; (adr r3, 4090d8 <__ieee754_rem_pio2+0x418>)
  4090b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4090b6:	f000 ff03 	bl	409ec0 <__adddf3>
  4090ba:	f04f 37ff 	mov.w	r7, #4294967295
  4090be:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4090c2:	e692      	b.n	408dea <__ieee754_rem_pio2+0x12a>
  4090c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4090c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4090cc:	e6f4      	b.n	408eb8 <__ieee754_rem_pio2+0x1f8>
  4090ce:	bf00      	nop
  4090d0:	1a600000 	.word	0x1a600000
  4090d4:	3dd0b461 	.word	0x3dd0b461
  4090d8:	2e037073 	.word	0x2e037073
  4090dc:	3ba3198a 	.word	0x3ba3198a
  4090e0:	2e000000 	.word	0x2e000000
  4090e4:	3ba3198a 	.word	0x3ba3198a
  4090e8:	252049c1 	.word	0x252049c1
  4090ec:	397b839a 	.word	0x397b839a
  4090f0:	1a626331 	.word	0x1a626331
  4090f4:	3dd0b461 	.word	0x3dd0b461
  4090f8:	3ff921fb 	.word	0x3ff921fb
  4090fc:	f3af 8000 	nop.w

00409100 <__kernel_cos>:
  409100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409104:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  409108:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
  40910c:	b085      	sub	sp, #20
  40910e:	4606      	mov	r6, r0
  409110:	460f      	mov	r7, r1
  409112:	4692      	mov	sl, r2
  409114:	469b      	mov	fp, r3
  409116:	da6b      	bge.n	4091f0 <__kernel_cos+0xf0>
  409118:	f001 fb1e 	bl	40a758 <__aeabi_d2iz>
  40911c:	2800      	cmp	r0, #0
  40911e:	f000 80ea 	beq.w	4092f6 <__kernel_cos+0x1f6>
  409122:	4632      	mov	r2, r6
  409124:	463b      	mov	r3, r7
  409126:	4630      	mov	r0, r6
  409128:	4639      	mov	r1, r7
  40912a:	f001 f87b 	bl	40a224 <__aeabi_dmul>
  40912e:	a374      	add	r3, pc, #464	; (adr r3, 409300 <__kernel_cos+0x200>)
  409130:	e9d3 2300 	ldrd	r2, r3, [r3]
  409134:	4604      	mov	r4, r0
  409136:	460d      	mov	r5, r1
  409138:	f001 f874 	bl	40a224 <__aeabi_dmul>
  40913c:	a372      	add	r3, pc, #456	; (adr r3, 409308 <__kernel_cos+0x208>)
  40913e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409142:	f000 febd 	bl	409ec0 <__adddf3>
  409146:	4622      	mov	r2, r4
  409148:	462b      	mov	r3, r5
  40914a:	f001 f86b 	bl	40a224 <__aeabi_dmul>
  40914e:	a370      	add	r3, pc, #448	; (adr r3, 409310 <__kernel_cos+0x210>)
  409150:	e9d3 2300 	ldrd	r2, r3, [r3]
  409154:	f000 feb2 	bl	409ebc <__aeabi_dsub>
  409158:	4622      	mov	r2, r4
  40915a:	462b      	mov	r3, r5
  40915c:	f001 f862 	bl	40a224 <__aeabi_dmul>
  409160:	a36d      	add	r3, pc, #436	; (adr r3, 409318 <__kernel_cos+0x218>)
  409162:	e9d3 2300 	ldrd	r2, r3, [r3]
  409166:	f000 feab 	bl	409ec0 <__adddf3>
  40916a:	4622      	mov	r2, r4
  40916c:	462b      	mov	r3, r5
  40916e:	f001 f859 	bl	40a224 <__aeabi_dmul>
  409172:	a36b      	add	r3, pc, #428	; (adr r3, 409320 <__kernel_cos+0x220>)
  409174:	e9d3 2300 	ldrd	r2, r3, [r3]
  409178:	f000 fea0 	bl	409ebc <__aeabi_dsub>
  40917c:	4622      	mov	r2, r4
  40917e:	462b      	mov	r3, r5
  409180:	f001 f850 	bl	40a224 <__aeabi_dmul>
  409184:	a368      	add	r3, pc, #416	; (adr r3, 409328 <__kernel_cos+0x228>)
  409186:	e9d3 2300 	ldrd	r2, r3, [r3]
  40918a:	f000 fe99 	bl	409ec0 <__adddf3>
  40918e:	4622      	mov	r2, r4
  409190:	462b      	mov	r3, r5
  409192:	f001 f847 	bl	40a224 <__aeabi_dmul>
  409196:	e9cd 0100 	strd	r0, r1, [sp]
  40919a:	4620      	mov	r0, r4
  40919c:	4629      	mov	r1, r5
  40919e:	2200      	movs	r2, #0
  4091a0:	4b63      	ldr	r3, [pc, #396]	; (409330 <__kernel_cos+0x230>)
  4091a2:	f001 f83f 	bl	40a224 <__aeabi_dmul>
  4091a6:	e9dd 2300 	ldrd	r2, r3, [sp]
  4091aa:	4680      	mov	r8, r0
  4091ac:	4689      	mov	r9, r1
  4091ae:	4620      	mov	r0, r4
  4091b0:	4629      	mov	r1, r5
  4091b2:	f001 f837 	bl	40a224 <__aeabi_dmul>
  4091b6:	4652      	mov	r2, sl
  4091b8:	4604      	mov	r4, r0
  4091ba:	460d      	mov	r5, r1
  4091bc:	465b      	mov	r3, fp
  4091be:	4630      	mov	r0, r6
  4091c0:	4639      	mov	r1, r7
  4091c2:	f001 f82f 	bl	40a224 <__aeabi_dmul>
  4091c6:	4602      	mov	r2, r0
  4091c8:	460b      	mov	r3, r1
  4091ca:	4620      	mov	r0, r4
  4091cc:	4629      	mov	r1, r5
  4091ce:	f000 fe75 	bl	409ebc <__aeabi_dsub>
  4091d2:	4602      	mov	r2, r0
  4091d4:	460b      	mov	r3, r1
  4091d6:	4640      	mov	r0, r8
  4091d8:	4649      	mov	r1, r9
  4091da:	f000 fe6f 	bl	409ebc <__aeabi_dsub>
  4091de:	4602      	mov	r2, r0
  4091e0:	460b      	mov	r3, r1
  4091e2:	2000      	movs	r0, #0
  4091e4:	4953      	ldr	r1, [pc, #332]	; (409334 <__kernel_cos+0x234>)
  4091e6:	f000 fe69 	bl	409ebc <__aeabi_dsub>
  4091ea:	b005      	add	sp, #20
  4091ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4091f0:	4602      	mov	r2, r0
  4091f2:	460b      	mov	r3, r1
  4091f4:	f001 f816 	bl	40a224 <__aeabi_dmul>
  4091f8:	a341      	add	r3, pc, #260	; (adr r3, 409300 <__kernel_cos+0x200>)
  4091fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4091fe:	4604      	mov	r4, r0
  409200:	460d      	mov	r5, r1
  409202:	f001 f80f 	bl	40a224 <__aeabi_dmul>
  409206:	a340      	add	r3, pc, #256	; (adr r3, 409308 <__kernel_cos+0x208>)
  409208:	e9d3 2300 	ldrd	r2, r3, [r3]
  40920c:	f000 fe58 	bl	409ec0 <__adddf3>
  409210:	4622      	mov	r2, r4
  409212:	462b      	mov	r3, r5
  409214:	f001 f806 	bl	40a224 <__aeabi_dmul>
  409218:	a33d      	add	r3, pc, #244	; (adr r3, 409310 <__kernel_cos+0x210>)
  40921a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40921e:	f000 fe4d 	bl	409ebc <__aeabi_dsub>
  409222:	4622      	mov	r2, r4
  409224:	462b      	mov	r3, r5
  409226:	f000 fffd 	bl	40a224 <__aeabi_dmul>
  40922a:	a33b      	add	r3, pc, #236	; (adr r3, 409318 <__kernel_cos+0x218>)
  40922c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409230:	f000 fe46 	bl	409ec0 <__adddf3>
  409234:	4622      	mov	r2, r4
  409236:	462b      	mov	r3, r5
  409238:	f000 fff4 	bl	40a224 <__aeabi_dmul>
  40923c:	a338      	add	r3, pc, #224	; (adr r3, 409320 <__kernel_cos+0x220>)
  40923e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409242:	f000 fe3b 	bl	409ebc <__aeabi_dsub>
  409246:	4622      	mov	r2, r4
  409248:	462b      	mov	r3, r5
  40924a:	f000 ffeb 	bl	40a224 <__aeabi_dmul>
  40924e:	a336      	add	r3, pc, #216	; (adr r3, 409328 <__kernel_cos+0x228>)
  409250:	e9d3 2300 	ldrd	r2, r3, [r3]
  409254:	f000 fe34 	bl	409ec0 <__adddf3>
  409258:	462b      	mov	r3, r5
  40925a:	4622      	mov	r2, r4
  40925c:	f000 ffe2 	bl	40a224 <__aeabi_dmul>
  409260:	4b35      	ldr	r3, [pc, #212]	; (409338 <__kernel_cos+0x238>)
  409262:	e9cd 0100 	strd	r0, r1, [sp]
  409266:	4599      	cmp	r9, r3
  409268:	dd97      	ble.n	40919a <__kernel_cos+0x9a>
  40926a:	4b34      	ldr	r3, [pc, #208]	; (40933c <__kernel_cos+0x23c>)
  40926c:	2200      	movs	r2, #0
  40926e:	4599      	cmp	r9, r3
  409270:	dc39      	bgt.n	4092e6 <__kernel_cos+0x1e6>
  409272:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
  409276:	2200      	movs	r2, #0
  409278:	2000      	movs	r0, #0
  40927a:	492e      	ldr	r1, [pc, #184]	; (409334 <__kernel_cos+0x234>)
  40927c:	4690      	mov	r8, r2
  40927e:	4699      	mov	r9, r3
  409280:	f000 fe1c 	bl	409ebc <__aeabi_dsub>
  409284:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409288:	4620      	mov	r0, r4
  40928a:	4629      	mov	r1, r5
  40928c:	2200      	movs	r2, #0
  40928e:	4b28      	ldr	r3, [pc, #160]	; (409330 <__kernel_cos+0x230>)
  409290:	f000 ffc8 	bl	40a224 <__aeabi_dmul>
  409294:	4642      	mov	r2, r8
  409296:	464b      	mov	r3, r9
  409298:	f000 fe10 	bl	409ebc <__aeabi_dsub>
  40929c:	e9dd 2300 	ldrd	r2, r3, [sp]
  4092a0:	4680      	mov	r8, r0
  4092a2:	4689      	mov	r9, r1
  4092a4:	4620      	mov	r0, r4
  4092a6:	4629      	mov	r1, r5
  4092a8:	f000 ffbc 	bl	40a224 <__aeabi_dmul>
  4092ac:	4652      	mov	r2, sl
  4092ae:	4604      	mov	r4, r0
  4092b0:	460d      	mov	r5, r1
  4092b2:	465b      	mov	r3, fp
  4092b4:	4630      	mov	r0, r6
  4092b6:	4639      	mov	r1, r7
  4092b8:	f000 ffb4 	bl	40a224 <__aeabi_dmul>
  4092bc:	4602      	mov	r2, r0
  4092be:	460b      	mov	r3, r1
  4092c0:	4620      	mov	r0, r4
  4092c2:	4629      	mov	r1, r5
  4092c4:	f000 fdfa 	bl	409ebc <__aeabi_dsub>
  4092c8:	4602      	mov	r2, r0
  4092ca:	460b      	mov	r3, r1
  4092cc:	4640      	mov	r0, r8
  4092ce:	4649      	mov	r1, r9
  4092d0:	f000 fdf4 	bl	409ebc <__aeabi_dsub>
  4092d4:	4602      	mov	r2, r0
  4092d6:	460b      	mov	r3, r1
  4092d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4092dc:	f000 fdee 	bl	409ebc <__aeabi_dsub>
  4092e0:	b005      	add	sp, #20
  4092e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092e6:	4b16      	ldr	r3, [pc, #88]	; (409340 <__kernel_cos+0x240>)
  4092e8:	f04f 0800 	mov.w	r8, #0
  4092ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4092f0:	f8df 9050 	ldr.w	r9, [pc, #80]	; 409344 <__kernel_cos+0x244>
  4092f4:	e7c8      	b.n	409288 <__kernel_cos+0x188>
  4092f6:	490f      	ldr	r1, [pc, #60]	; (409334 <__kernel_cos+0x234>)
  4092f8:	2000      	movs	r0, #0
  4092fa:	b005      	add	sp, #20
  4092fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409300:	be8838d4 	.word	0xbe8838d4
  409304:	bda8fae9 	.word	0xbda8fae9
  409308:	bdb4b1c4 	.word	0xbdb4b1c4
  40930c:	3e21ee9e 	.word	0x3e21ee9e
  409310:	809c52ad 	.word	0x809c52ad
  409314:	3e927e4f 	.word	0x3e927e4f
  409318:	19cb1590 	.word	0x19cb1590
  40931c:	3efa01a0 	.word	0x3efa01a0
  409320:	16c15177 	.word	0x16c15177
  409324:	3f56c16c 	.word	0x3f56c16c
  409328:	5555554c 	.word	0x5555554c
  40932c:	3fa55555 	.word	0x3fa55555
  409330:	3fe00000 	.word	0x3fe00000
  409334:	3ff00000 	.word	0x3ff00000
  409338:	3fd33332 	.word	0x3fd33332
  40933c:	3fe90000 	.word	0x3fe90000
  409340:	3fe70000 	.word	0x3fe70000
  409344:	3fd20000 	.word	0x3fd20000

00409348 <__kernel_rem_pio2>:
  409348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40934c:	4d7b      	ldr	r5, [pc, #492]	; (40953c <__kernel_rem_pio2+0x1f4>)
  40934e:	1ed4      	subs	r4, r2, #3
  409350:	fb85 6504 	smull	r6, r5, r5, r4
  409354:	17e4      	asrs	r4, r4, #31
  409356:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
  40935a:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  40935e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  409362:	950e      	str	r5, [sp, #56]	; 0x38
  409364:	4699      	mov	r9, r3
  409366:	4c76      	ldr	r4, [pc, #472]	; (409540 <__kernel_rem_pio2+0x1f8>)
  409368:	43eb      	mvns	r3, r5
  40936a:	9da6      	ldr	r5, [sp, #664]	; 0x298
  40936c:	f109 36ff 	add.w	r6, r9, #4294967295
  409370:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  409374:	9604      	str	r6, [sp, #16]
  409376:	940c      	str	r4, [sp, #48]	; 0x30
  409378:	9007      	str	r0, [sp, #28]
  40937a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40937c:	9d04      	ldr	r5, [sp, #16]
  40937e:	980c      	ldr	r0, [sp, #48]	; 0x30
  409380:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  409384:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  409388:	1ba6      	subs	r6, r4, r6
  40938a:	182c      	adds	r4, r5, r0
  40938c:	910b      	str	r1, [sp, #44]	; 0x2c
  40938e:	930a      	str	r3, [sp, #40]	; 0x28
  409390:	d417      	bmi.n	4093c2 <__kernel_rem_pio2+0x7a>
  409392:	98a7      	ldr	r0, [sp, #668]	; 0x29c
  409394:	4434      	add	r4, r6
  409396:	3401      	adds	r4, #1
  409398:	f10d 0888 	add.w	r8, sp, #136	; 0x88
  40939c:	eb00 0586 	add.w	r5, r0, r6, lsl #2
  4093a0:	2700      	movs	r7, #0
  4093a2:	e009      	b.n	4093b8 <__kernel_rem_pio2+0x70>
  4093a4:	59e8      	ldr	r0, [r5, r7]
  4093a6:	f000 fed7 	bl	40a158 <__aeabi_i2d>
  4093aa:	3601      	adds	r6, #1
  4093ac:	42a6      	cmp	r6, r4
  4093ae:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4093b2:	f107 0704 	add.w	r7, r7, #4
  4093b6:	d004      	beq.n	4093c2 <__kernel_rem_pio2+0x7a>
  4093b8:	2e00      	cmp	r6, #0
  4093ba:	daf3      	bge.n	4093a4 <__kernel_rem_pio2+0x5c>
  4093bc:	2000      	movs	r0, #0
  4093be:	2100      	movs	r1, #0
  4093c0:	e7f3      	b.n	4093aa <__kernel_rem_pio2+0x62>
  4093c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4093c4:	2c00      	cmp	r4, #0
  4093c6:	db2d      	blt.n	409424 <__kernel_rem_pio2+0xdc>
  4093c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4093ca:	ae74      	add	r6, sp, #464	; 0x1d0
  4093cc:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
  4093d0:	a824      	add	r0, sp, #144	; 0x90
  4093d2:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
  4093d6:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
  4093da:	f8cd b00c 	str.w	fp, [sp, #12]
  4093de:	9c04      	ldr	r4, [sp, #16]
  4093e0:	2c00      	cmp	r4, #0
  4093e2:	f2c0 8195 	blt.w	409710 <__kernel_rem_pio2+0x3c8>
  4093e6:	9d07      	ldr	r5, [sp, #28]
  4093e8:	4657      	mov	r7, sl
  4093ea:	f1a5 0b08 	sub.w	fp, r5, #8
  4093ee:	2400      	movs	r4, #0
  4093f0:	2500      	movs	r5, #0
  4093f2:	2600      	movs	r6, #0
  4093f4:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  4093f8:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
  4093fc:	f000 ff12 	bl	40a224 <__aeabi_dmul>
  409400:	4602      	mov	r2, r0
  409402:	460b      	mov	r3, r1
  409404:	4620      	mov	r0, r4
  409406:	4629      	mov	r1, r5
  409408:	f000 fd5a 	bl	409ec0 <__adddf3>
  40940c:	3601      	adds	r6, #1
  40940e:	454e      	cmp	r6, r9
  409410:	4604      	mov	r4, r0
  409412:	460d      	mov	r5, r1
  409414:	d1ee      	bne.n	4093f4 <__kernel_rem_pio2+0xac>
  409416:	e9e8 4502 	strd	r4, r5, [r8, #8]!
  40941a:	9c03      	ldr	r4, [sp, #12]
  40941c:	f10a 0a08 	add.w	sl, sl, #8
  409420:	45a0      	cmp	r8, r4
  409422:	d1dc      	bne.n	4093de <__kernel_rem_pio2+0x96>
  409424:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  409426:	ac10      	add	r4, sp, #64	; 0x40
  409428:	eb04 0685 	add.w	r6, r4, r5, lsl #2
  40942c:	9402      	str	r4, [sp, #8]
  40942e:	960f      	str	r6, [sp, #60]	; 0x3c
  409430:	9503      	str	r5, [sp, #12]
  409432:	9e03      	ldr	r6, [sp, #12]
  409434:	ab9c      	add	r3, sp, #624	; 0x270
  409436:	00f6      	lsls	r6, r6, #3
  409438:	4433      	add	r3, r6
  40943a:	9606      	str	r6, [sp, #24]
  40943c:	9e03      	ldr	r6, [sp, #12]
  40943e:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  409442:	2e00      	cmp	r6, #0
  409444:	dd2e      	ble.n	4094a4 <__kernel_rem_pio2+0x15c>
  409446:	9e06      	ldr	r6, [sp, #24]
  409448:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  40944c:	44b2      	add	sl, r6
  40944e:	9e03      	ldr	r6, [sp, #12]
  409450:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
  409454:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
  409458:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
  40945c:	2200      	movs	r2, #0
  40945e:	4b39      	ldr	r3, [pc, #228]	; (409544 <__kernel_rem_pio2+0x1fc>)
  409460:	4620      	mov	r0, r4
  409462:	4629      	mov	r1, r5
  409464:	f000 fede 	bl	40a224 <__aeabi_dmul>
  409468:	f001 f976 	bl	40a758 <__aeabi_d2iz>
  40946c:	f000 fe74 	bl	40a158 <__aeabi_i2d>
  409470:	2200      	movs	r2, #0
  409472:	4b35      	ldr	r3, [pc, #212]	; (409548 <__kernel_rem_pio2+0x200>)
  409474:	4606      	mov	r6, r0
  409476:	460f      	mov	r7, r1
  409478:	f000 fed4 	bl	40a224 <__aeabi_dmul>
  40947c:	4602      	mov	r2, r0
  40947e:	460b      	mov	r3, r1
  409480:	4620      	mov	r0, r4
  409482:	4629      	mov	r1, r5
  409484:	f000 fd1a 	bl	409ebc <__aeabi_dsub>
  409488:	f001 f966 	bl	40a758 <__aeabi_d2iz>
  40948c:	4632      	mov	r2, r6
  40948e:	f848 0f04 	str.w	r0, [r8, #4]!
  409492:	463b      	mov	r3, r7
  409494:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  409498:	f000 fd12 	bl	409ec0 <__adddf3>
  40949c:	45d8      	cmp	r8, fp
  40949e:	4604      	mov	r4, r0
  4094a0:	460d      	mov	r5, r1
  4094a2:	d1db      	bne.n	40945c <__kernel_rem_pio2+0x114>
  4094a4:	4620      	mov	r0, r4
  4094a6:	4629      	mov	r1, r5
  4094a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4094aa:	f000 fc79 	bl	409da0 <scalbn>
  4094ae:	2200      	movs	r2, #0
  4094b0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4094b4:	4604      	mov	r4, r0
  4094b6:	460d      	mov	r5, r1
  4094b8:	f000 feb4 	bl	40a224 <__aeabi_dmul>
  4094bc:	f000 fbe0 	bl	409c80 <floor>
  4094c0:	2200      	movs	r2, #0
  4094c2:	4b22      	ldr	r3, [pc, #136]	; (40954c <__kernel_rem_pio2+0x204>)
  4094c4:	f000 feae 	bl	40a224 <__aeabi_dmul>
  4094c8:	4602      	mov	r2, r0
  4094ca:	460b      	mov	r3, r1
  4094cc:	4620      	mov	r0, r4
  4094ce:	4629      	mov	r1, r5
  4094d0:	f000 fcf4 	bl	409ebc <__aeabi_dsub>
  4094d4:	4604      	mov	r4, r0
  4094d6:	460d      	mov	r5, r1
  4094d8:	f001 f93e 	bl	40a758 <__aeabi_d2iz>
  4094dc:	4682      	mov	sl, r0
  4094de:	f000 fe3b 	bl	40a158 <__aeabi_i2d>
  4094e2:	4602      	mov	r2, r0
  4094e4:	460b      	mov	r3, r1
  4094e6:	4620      	mov	r0, r4
  4094e8:	4629      	mov	r1, r5
  4094ea:	f000 fce7 	bl	409ebc <__aeabi_dsub>
  4094ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4094f0:	4606      	mov	r6, r0
  4094f2:	2c00      	cmp	r4, #0
  4094f4:	460f      	mov	r7, r1
  4094f6:	f340 80f2 	ble.w	4096de <__kernel_rem_pio2+0x396>
  4094fa:	9d03      	ldr	r5, [sp, #12]
  4094fc:	a810      	add	r0, sp, #64	; 0x40
  4094fe:	1e69      	subs	r1, r5, #1
  409500:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
  409504:	f1c4 0018 	rsb	r0, r4, #24
  409508:	fa43 f200 	asr.w	r2, r3, r0
  40950c:	fa02 f000 	lsl.w	r0, r2, r0
  409510:	f1c4 0517 	rsb	r5, r4, #23
  409514:	1a1b      	subs	r3, r3, r0
  409516:	fa43 f505 	asr.w	r5, r3, r5
  40951a:	ac10      	add	r4, sp, #64	; 0x40
  40951c:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  409520:	4492      	add	sl, r2
  409522:	2d00      	cmp	r5, #0
  409524:	dd3e      	ble.n	4095a4 <__kernel_rem_pio2+0x25c>
  409526:	9c03      	ldr	r4, [sp, #12]
  409528:	f10a 0a01 	add.w	sl, sl, #1
  40952c:	2c00      	cmp	r4, #0
  40952e:	f340 80f9 	ble.w	409724 <__kernel_rem_pio2+0x3dc>
  409532:	ab10      	add	r3, sp, #64	; 0x40
  409534:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  409538:	2400      	movs	r4, #0
  40953a:	e011      	b.n	409560 <__kernel_rem_pio2+0x218>
  40953c:	2aaaaaab 	.word	0x2aaaaaab
  409540:	0041395c 	.word	0x0041395c
  409544:	3e700000 	.word	0x3e700000
  409548:	41700000 	.word	0x41700000
  40954c:	40200000 	.word	0x40200000
  409550:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
  409554:	b112      	cbz	r2, 40955c <__kernel_rem_pio2+0x214>
  409556:	f843 0c04 	str.w	r0, [r3, #-4]
  40955a:	2401      	movs	r4, #1
  40955c:	428b      	cmp	r3, r1
  40955e:	d00d      	beq.n	40957c <__kernel_rem_pio2+0x234>
  409560:	f853 2b04 	ldr.w	r2, [r3], #4
  409564:	2c00      	cmp	r4, #0
  409566:	d0f3      	beq.n	409550 <__kernel_rem_pio2+0x208>
  409568:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
  40956c:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
  409570:	428b      	cmp	r3, r1
  409572:	f843 2c04 	str.w	r2, [r3, #-4]
  409576:	f04f 0401 	mov.w	r4, #1
  40957a:	d1f1      	bne.n	409560 <__kernel_rem_pio2+0x218>
  40957c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40957e:	2800      	cmp	r0, #0
  409580:	dd0d      	ble.n	40959e <__kernel_rem_pio2+0x256>
  409582:	2801      	cmp	r0, #1
  409584:	f000 80b3 	beq.w	4096ee <__kernel_rem_pio2+0x3a6>
  409588:	2802      	cmp	r0, #2
  40958a:	d108      	bne.n	40959e <__kernel_rem_pio2+0x256>
  40958c:	9903      	ldr	r1, [sp, #12]
  40958e:	a810      	add	r0, sp, #64	; 0x40
  409590:	1e4b      	subs	r3, r1, #1
  409592:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  409596:	f3c2 0215 	ubfx	r2, r2, #0, #22
  40959a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  40959e:	2d02      	cmp	r5, #2
  4095a0:	f000 8084 	beq.w	4096ac <__kernel_rem_pio2+0x364>
  4095a4:	4630      	mov	r0, r6
  4095a6:	4639      	mov	r1, r7
  4095a8:	2200      	movs	r2, #0
  4095aa:	2300      	movs	r3, #0
  4095ac:	f001 f8a2 	bl	40a6f4 <__aeabi_dcmpeq>
  4095b0:	2800      	cmp	r0, #0
  4095b2:	f000 80b9 	beq.w	409728 <__kernel_rem_pio2+0x3e0>
  4095b6:	9c03      	ldr	r4, [sp, #12]
  4095b8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4095ba:	f104 38ff 	add.w	r8, r4, #4294967295
  4095be:	4546      	cmp	r6, r8
  4095c0:	dc0d      	bgt.n	4095de <__kernel_rem_pio2+0x296>
  4095c2:	a810      	add	r0, sp, #64	; 0x40
  4095c4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  4095c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4095ca:	2200      	movs	r2, #0
  4095cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4095d0:	4283      	cmp	r3, r0
  4095d2:	ea42 0201 	orr.w	r2, r2, r1
  4095d6:	d1f9      	bne.n	4095cc <__kernel_rem_pio2+0x284>
  4095d8:	2a00      	cmp	r2, #0
  4095da:	f040 8244 	bne.w	409a66 <__kernel_rem_pio2+0x71e>
  4095de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4095e0:	ad10      	add	r5, sp, #64	; 0x40
  4095e2:	1e62      	subs	r2, r4, #1
  4095e4:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  4095e8:	2b00      	cmp	r3, #0
  4095ea:	f040 8254 	bne.w	409a96 <__kernel_rem_pio2+0x74e>
  4095ee:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  4095f2:	2301      	movs	r3, #1
  4095f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4095f8:	3301      	adds	r3, #1
  4095fa:	2900      	cmp	r1, #0
  4095fc:	d0fa      	beq.n	4095f4 <__kernel_rem_pio2+0x2ac>
  4095fe:	9e03      	ldr	r6, [sp, #12]
  409600:	9c03      	ldr	r4, [sp, #12]
  409602:	441e      	add	r6, r3
  409604:	1c63      	adds	r3, r4, #1
  409606:	42b3      	cmp	r3, r6
  409608:	960d      	str	r6, [sp, #52]	; 0x34
  40960a:	dc49      	bgt.n	4096a0 <__kernel_rem_pio2+0x358>
  40960c:	9d04      	ldr	r5, [sp, #16]
  40960e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  409610:	442b      	add	r3, r5
  409612:	4621      	mov	r1, r4
  409614:	4622      	mov	r2, r4
  409616:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409618:	4432      	add	r2, r6
  40961a:	4449      	add	r1, r9
  40961c:	ae24      	add	r6, sp, #144	; 0x90
  40961e:	f103 3bff 	add.w	fp, r3, #4294967295
  409622:	1b2b      	subs	r3, r5, r4
  409624:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
  409628:	9409      	str	r4, [sp, #36]	; 0x24
  40962a:	9da7      	ldr	r5, [sp, #668]	; 0x29c
  40962c:	9c06      	ldr	r4, [sp, #24]
  40962e:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
  409632:	ae74      	add	r6, sp, #464	; 0x1d0
  409634:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  409638:	00db      	lsls	r3, r3, #3
  40963a:	4426      	add	r6, r4
  40963c:	9203      	str	r2, [sp, #12]
  40963e:	9308      	str	r3, [sp, #32]
  409640:	9606      	str	r6, [sp, #24]
  409642:	f04f 0800 	mov.w	r8, #0
  409646:	9d03      	ldr	r5, [sp, #12]
  409648:	f108 0808 	add.w	r8, r8, #8
  40964c:	f855 0f04 	ldr.w	r0, [r5, #4]!
  409650:	9503      	str	r5, [sp, #12]
  409652:	f000 fd81 	bl	40a158 <__aeabi_i2d>
  409656:	9e04      	ldr	r6, [sp, #16]
  409658:	e9eb 0102 	strd	r0, r1, [fp, #8]!
  40965c:	2e00      	cmp	r6, #0
  40965e:	db22      	blt.n	4096a6 <__kernel_rem_pio2+0x35e>
  409660:	9c07      	ldr	r4, [sp, #28]
  409662:	9f09      	ldr	r7, [sp, #36]	; 0x24
  409664:	f1a4 0a08 	sub.w	sl, r4, #8
  409668:	4447      	add	r7, r8
  40966a:	2400      	movs	r4, #0
  40966c:	2500      	movs	r5, #0
  40966e:	2600      	movs	r6, #0
  409670:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  409674:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  409678:	f000 fdd4 	bl	40a224 <__aeabi_dmul>
  40967c:	4602      	mov	r2, r0
  40967e:	460b      	mov	r3, r1
  409680:	4620      	mov	r0, r4
  409682:	4629      	mov	r1, r5
  409684:	f000 fc1c 	bl	409ec0 <__adddf3>
  409688:	3601      	adds	r6, #1
  40968a:	454e      	cmp	r6, r9
  40968c:	4604      	mov	r4, r0
  40968e:	460d      	mov	r5, r1
  409690:	d1ee      	bne.n	409670 <__kernel_rem_pio2+0x328>
  409692:	9e06      	ldr	r6, [sp, #24]
  409694:	e9e6 4502 	strd	r4, r5, [r6, #8]!
  409698:	9c08      	ldr	r4, [sp, #32]
  40969a:	9606      	str	r6, [sp, #24]
  40969c:	45a0      	cmp	r8, r4
  40969e:	d1d2      	bne.n	409646 <__kernel_rem_pio2+0x2fe>
  4096a0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  4096a2:	9503      	str	r5, [sp, #12]
  4096a4:	e6c5      	b.n	409432 <__kernel_rem_pio2+0xea>
  4096a6:	2400      	movs	r4, #0
  4096a8:	2500      	movs	r5, #0
  4096aa:	e7f2      	b.n	409692 <__kernel_rem_pio2+0x34a>
  4096ac:	4632      	mov	r2, r6
  4096ae:	463b      	mov	r3, r7
  4096b0:	2000      	movs	r0, #0
  4096b2:	4992      	ldr	r1, [pc, #584]	; (4098fc <__kernel_rem_pio2+0x5b4>)
  4096b4:	f000 fc02 	bl	409ebc <__aeabi_dsub>
  4096b8:	4606      	mov	r6, r0
  4096ba:	460f      	mov	r7, r1
  4096bc:	2c00      	cmp	r4, #0
  4096be:	f43f af71 	beq.w	4095a4 <__kernel_rem_pio2+0x25c>
  4096c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4096c4:	2000      	movs	r0, #0
  4096c6:	498d      	ldr	r1, [pc, #564]	; (4098fc <__kernel_rem_pio2+0x5b4>)
  4096c8:	f000 fb6a 	bl	409da0 <scalbn>
  4096cc:	4602      	mov	r2, r0
  4096ce:	460b      	mov	r3, r1
  4096d0:	4630      	mov	r0, r6
  4096d2:	4639      	mov	r1, r7
  4096d4:	f000 fbf2 	bl	409ebc <__aeabi_dsub>
  4096d8:	4606      	mov	r6, r0
  4096da:	460f      	mov	r7, r1
  4096dc:	e762      	b.n	4095a4 <__kernel_rem_pio2+0x25c>
  4096de:	d110      	bne.n	409702 <__kernel_rem_pio2+0x3ba>
  4096e0:	9d03      	ldr	r5, [sp, #12]
  4096e2:	a810      	add	r0, sp, #64	; 0x40
  4096e4:	1e6b      	subs	r3, r5, #1
  4096e6:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  4096ea:	15ed      	asrs	r5, r5, #23
  4096ec:	e719      	b.n	409522 <__kernel_rem_pio2+0x1da>
  4096ee:	9903      	ldr	r1, [sp, #12]
  4096f0:	a810      	add	r0, sp, #64	; 0x40
  4096f2:	1e4b      	subs	r3, r1, #1
  4096f4:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  4096f8:	f3c2 0216 	ubfx	r2, r2, #0, #23
  4096fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  409700:	e74d      	b.n	40959e <__kernel_rem_pio2+0x256>
  409702:	2200      	movs	r2, #0
  409704:	4b7e      	ldr	r3, [pc, #504]	; (409900 <__kernel_rem_pio2+0x5b8>)
  409706:	f001 f813 	bl	40a730 <__aeabi_dcmpge>
  40970a:	b920      	cbnz	r0, 409716 <__kernel_rem_pio2+0x3ce>
  40970c:	4605      	mov	r5, r0
  40970e:	e749      	b.n	4095a4 <__kernel_rem_pio2+0x25c>
  409710:	2400      	movs	r4, #0
  409712:	2500      	movs	r5, #0
  409714:	e67f      	b.n	409416 <__kernel_rem_pio2+0xce>
  409716:	9c03      	ldr	r4, [sp, #12]
  409718:	2502      	movs	r5, #2
  40971a:	2c00      	cmp	r4, #0
  40971c:	f10a 0a01 	add.w	sl, sl, #1
  409720:	f73f af07 	bgt.w	409532 <__kernel_rem_pio2+0x1ea>
  409724:	2400      	movs	r4, #0
  409726:	e729      	b.n	40957c <__kernel_rem_pio2+0x234>
  409728:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40972a:	4630      	mov	r0, r6
  40972c:	4262      	negs	r2, r4
  40972e:	4639      	mov	r1, r7
  409730:	9506      	str	r5, [sp, #24]
  409732:	f8cd a01c 	str.w	sl, [sp, #28]
  409736:	f000 fb33 	bl	409da0 <scalbn>
  40973a:	2200      	movs	r2, #0
  40973c:	4b71      	ldr	r3, [pc, #452]	; (409904 <__kernel_rem_pio2+0x5bc>)
  40973e:	4604      	mov	r4, r0
  409740:	460d      	mov	r5, r1
  409742:	f000 fff5 	bl	40a730 <__aeabi_dcmpge>
  409746:	2800      	cmp	r0, #0
  409748:	f000 81bb 	beq.w	409ac2 <__kernel_rem_pio2+0x77a>
  40974c:	2200      	movs	r2, #0
  40974e:	4b6e      	ldr	r3, [pc, #440]	; (409908 <__kernel_rem_pio2+0x5c0>)
  409750:	4620      	mov	r0, r4
  409752:	4629      	mov	r1, r5
  409754:	f000 fd66 	bl	40a224 <__aeabi_dmul>
  409758:	f000 fffe 	bl	40a758 <__aeabi_d2iz>
  40975c:	4606      	mov	r6, r0
  40975e:	f000 fcfb 	bl	40a158 <__aeabi_i2d>
  409762:	2200      	movs	r2, #0
  409764:	4b67      	ldr	r3, [pc, #412]	; (409904 <__kernel_rem_pio2+0x5bc>)
  409766:	f000 fd5d 	bl	40a224 <__aeabi_dmul>
  40976a:	4602      	mov	r2, r0
  40976c:	460b      	mov	r3, r1
  40976e:	4620      	mov	r0, r4
  409770:	4629      	mov	r1, r5
  409772:	f000 fba3 	bl	409ebc <__aeabi_dsub>
  409776:	f000 ffef 	bl	40a758 <__aeabi_d2iz>
  40977a:	9c03      	ldr	r4, [sp, #12]
  40977c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40977e:	a910      	add	r1, sp, #64	; 0x40
  409780:	f104 0801 	add.w	r8, r4, #1
  409784:	3518      	adds	r5, #24
  409786:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  40978a:	950a      	str	r5, [sp, #40]	; 0x28
  40978c:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
  409790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409792:	2000      	movs	r0, #0
  409794:	4959      	ldr	r1, [pc, #356]	; (4098fc <__kernel_rem_pio2+0x5b4>)
  409796:	f000 fb03 	bl	409da0 <scalbn>
  40979a:	f1b8 0f00 	cmp.w	r8, #0
  40979e:	4604      	mov	r4, r0
  4097a0:	460d      	mov	r5, r1
  4097a2:	db5a      	blt.n	40985a <__kernel_rem_pio2+0x512>
  4097a4:	f108 0601 	add.w	r6, r8, #1
  4097a8:	a810      	add	r0, sp, #64	; 0x40
  4097aa:	a974      	add	r1, sp, #464	; 0x1d0
  4097ac:	9603      	str	r6, [sp, #12]
  4097ae:	eb00 0786 	add.w	r7, r0, r6, lsl #2
  4097b2:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
  4097b6:	f857 0d04 	ldr.w	r0, [r7, #-4]!
  4097ba:	f000 fccd 	bl	40a158 <__aeabi_i2d>
  4097be:	4622      	mov	r2, r4
  4097c0:	462b      	mov	r3, r5
  4097c2:	f000 fd2f 	bl	40a224 <__aeabi_dmul>
  4097c6:	2200      	movs	r2, #0
  4097c8:	e966 0102 	strd	r0, r1, [r6, #-8]!
  4097cc:	4b4e      	ldr	r3, [pc, #312]	; (409908 <__kernel_rem_pio2+0x5c0>)
  4097ce:	4620      	mov	r0, r4
  4097d0:	4629      	mov	r1, r5
  4097d2:	f000 fd27 	bl	40a224 <__aeabi_dmul>
  4097d6:	9a02      	ldr	r2, [sp, #8]
  4097d8:	4604      	mov	r4, r0
  4097da:	4297      	cmp	r7, r2
  4097dc:	460d      	mov	r5, r1
  4097de:	d1ea      	bne.n	4097b6 <__kernel_rem_pio2+0x46e>
  4097e0:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
  4097e4:	f10b 3bff 	add.w	fp, fp, #4294967295
  4097e8:	ab74      	add	r3, sp, #464	; 0x1d0
  4097ea:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4097ee:	f8cd 8020 	str.w	r8, [sp, #32]
  4097f2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4097f6:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
  4097fa:	f04f 0900 	mov.w	r9, #0
  4097fe:	f8cd a010 	str.w	sl, [sp, #16]
  409802:	f1b8 0f00 	cmp.w	r8, #0
  409806:	f2c0 8128 	blt.w	409a5a <__kernel_rem_pio2+0x712>
  40980a:	f8df a100 	ldr.w	sl, [pc, #256]	; 40990c <__kernel_rem_pio2+0x5c4>
  40980e:	465f      	mov	r7, fp
  409810:	2400      	movs	r4, #0
  409812:	2500      	movs	r5, #0
  409814:	2600      	movs	r6, #0
  409816:	e001      	b.n	40981c <__kernel_rem_pio2+0x4d4>
  409818:	454e      	cmp	r6, r9
  40981a:	dc10      	bgt.n	40983e <__kernel_rem_pio2+0x4f6>
  40981c:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
  409820:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  409824:	f000 fcfe 	bl	40a224 <__aeabi_dmul>
  409828:	4602      	mov	r2, r0
  40982a:	460b      	mov	r3, r1
  40982c:	4620      	mov	r0, r4
  40982e:	4629      	mov	r1, r5
  409830:	f000 fb46 	bl	409ec0 <__adddf3>
  409834:	3601      	adds	r6, #1
  409836:	45b0      	cmp	r8, r6
  409838:	4604      	mov	r4, r0
  40983a:	460d      	mov	r5, r1
  40983c:	daec      	bge.n	409818 <__kernel_rem_pio2+0x4d0>
  40983e:	9e04      	ldr	r6, [sp, #16]
  409840:	f1ab 0b08 	sub.w	fp, fp, #8
  409844:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
  409848:	e9c3 4500 	strd	r4, r5, [r3]
  40984c:	9c03      	ldr	r4, [sp, #12]
  40984e:	f109 0901 	add.w	r9, r9, #1
  409852:	45a1      	cmp	r9, r4
  409854:	d1d5      	bne.n	409802 <__kernel_rem_pio2+0x4ba>
  409856:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40985a:	9da6      	ldr	r5, [sp, #664]	; 0x298
  40985c:	2d03      	cmp	r5, #3
  40985e:	f200 8097 	bhi.w	409990 <__kernel_rem_pio2+0x648>
  409862:	e8df f015 	tbh	[pc, r5, lsl #1]
  409866:	00da      	.short	0x00da
  409868:	009c009c 	.word	0x009c009c
  40986c:	0004      	.short	0x0004
  40986e:	f1b8 0f00 	cmp.w	r8, #0
  409872:	f340 8112 	ble.w	409a9a <__kernel_rem_pio2+0x752>
  409876:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40987a:	f108 0301 	add.w	r3, r8, #1
  40987e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
  409882:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
  409886:	9303      	str	r3, [sp, #12]
  409888:	4699      	mov	r9, r3
  40988a:	eb0a 030b 	add.w	r3, sl, fp
  40988e:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
  409892:	e9d3 6700 	ldrd	r6, r7, [r3]
  409896:	e001      	b.n	40989c <__kernel_rem_pio2+0x554>
  409898:	4626      	mov	r6, r4
  40989a:	462f      	mov	r7, r5
  40989c:	e959 4504 	ldrd	r4, r5, [r9, #-16]
  4098a0:	4632      	mov	r2, r6
  4098a2:	463b      	mov	r3, r7
  4098a4:	4620      	mov	r0, r4
  4098a6:	4629      	mov	r1, r5
  4098a8:	f8cd c004 	str.w	ip, [sp, #4]
  4098ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4098b0:	f000 fb06 	bl	409ec0 <__adddf3>
  4098b4:	4604      	mov	r4, r0
  4098b6:	460d      	mov	r5, r1
  4098b8:	4622      	mov	r2, r4
  4098ba:	462b      	mov	r3, r5
  4098bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4098c0:	f000 fafc 	bl	409ebc <__aeabi_dsub>
  4098c4:	4632      	mov	r2, r6
  4098c6:	463b      	mov	r3, r7
  4098c8:	f000 fafa 	bl	409ec0 <__adddf3>
  4098cc:	e969 0102 	strd	r0, r1, [r9, #-8]!
  4098d0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4098d4:	e949 4502 	strd	r4, r5, [r9, #-8]
  4098d8:	45e1      	cmp	r9, ip
  4098da:	d1dd      	bne.n	409898 <__kernel_rem_pio2+0x550>
  4098dc:	f1b8 0f01 	cmp.w	r8, #1
  4098e0:	f340 810d 	ble.w	409afe <__kernel_rem_pio2+0x7b6>
  4098e4:	f8dd c00c 	ldr.w	ip, [sp, #12]
  4098e8:	eb0a 030b 	add.w	r3, sl, fp
  4098ec:	f8cd a010 	str.w	sl, [sp, #16]
  4098f0:	f10a 0b10 	add.w	fp, sl, #16
  4098f4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4098f8:	46e2      	mov	sl, ip
  4098fa:	e00b      	b.n	409914 <__kernel_rem_pio2+0x5cc>
  4098fc:	3ff00000 	.word	0x3ff00000
  409900:	3fe00000 	.word	0x3fe00000
  409904:	41700000 	.word	0x41700000
  409908:	3e700000 	.word	0x3e700000
  40990c:	00413968 	.word	0x00413968
  409910:	4634      	mov	r4, r6
  409912:	463d      	mov	r5, r7
  409914:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
  409918:	4622      	mov	r2, r4
  40991a:	462b      	mov	r3, r5
  40991c:	4640      	mov	r0, r8
  40991e:	4649      	mov	r1, r9
  409920:	f000 face 	bl	409ec0 <__adddf3>
  409924:	4606      	mov	r6, r0
  409926:	460f      	mov	r7, r1
  409928:	4632      	mov	r2, r6
  40992a:	463b      	mov	r3, r7
  40992c:	4640      	mov	r0, r8
  40992e:	4649      	mov	r1, r9
  409930:	f000 fac4 	bl	409ebc <__aeabi_dsub>
  409934:	4622      	mov	r2, r4
  409936:	462b      	mov	r3, r5
  409938:	f000 fac2 	bl	409ec0 <__adddf3>
  40993c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
  409940:	45da      	cmp	sl, fp
  409942:	e94a 6702 	strd	r6, r7, [sl, #-8]
  409946:	d1e3      	bne.n	409910 <__kernel_rem_pio2+0x5c8>
  409948:	f8dd a010 	ldr.w	sl, [sp, #16]
  40994c:	9c03      	ldr	r4, [sp, #12]
  40994e:	2000      	movs	r0, #0
  409950:	2100      	movs	r1, #0
  409952:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  409956:	f000 fab3 	bl	409ec0 <__adddf3>
  40995a:	45a3      	cmp	fp, r4
  40995c:	d1f9      	bne.n	409952 <__kernel_rem_pio2+0x60a>
  40995e:	9d06      	ldr	r5, [sp, #24]
  409960:	2d00      	cmp	r5, #0
  409962:	f000 80a2 	beq.w	409aaa <__kernel_rem_pio2+0x762>
  409966:	f8da 5004 	ldr.w	r5, [sl, #4]
  40996a:	f8da 400c 	ldr.w	r4, [sl, #12]
  40996e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409970:	f8da 2000 	ldr.w	r2, [sl]
  409974:	f8da 3008 	ldr.w	r3, [sl, #8]
  409978:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  40997c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  409980:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409984:	6075      	str	r5, [r6, #4]
  409986:	60f4      	str	r4, [r6, #12]
  409988:	6032      	str	r2, [r6, #0]
  40998a:	60b3      	str	r3, [r6, #8]
  40998c:	6130      	str	r0, [r6, #16]
  40998e:	6171      	str	r1, [r6, #20]
  409990:	9c07      	ldr	r4, [sp, #28]
  409992:	f004 0007 	and.w	r0, r4, #7
  409996:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40999a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40999e:	f1b8 0f00 	cmp.w	r8, #0
  4099a2:	f2c0 80a7 	blt.w	409af4 <__kernel_rem_pio2+0x7ac>
  4099a6:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4099aa:	f108 0401 	add.w	r4, r8, #1
  4099ae:	2200      	movs	r2, #0
  4099b0:	2300      	movs	r3, #0
  4099b2:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
  4099b6:	4610      	mov	r0, r2
  4099b8:	4619      	mov	r1, r3
  4099ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4099be:	f000 fa7f 	bl	409ec0 <__adddf3>
  4099c2:	4554      	cmp	r4, sl
  4099c4:	d1f9      	bne.n	4099ba <__kernel_rem_pio2+0x672>
  4099c6:	4602      	mov	r2, r0
  4099c8:	460b      	mov	r3, r1
  4099ca:	9e06      	ldr	r6, [sp, #24]
  4099cc:	2e00      	cmp	r6, #0
  4099ce:	d047      	beq.n	409a60 <__kernel_rem_pio2+0x718>
  4099d0:	4610      	mov	r0, r2
  4099d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  4099d6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4099d8:	e9c4 0100 	strd	r0, r1, [r4]
  4099dc:	e9da 0100 	ldrd	r0, r1, [sl]
  4099e0:	f000 fa6c 	bl	409ebc <__aeabi_dsub>
  4099e4:	f1b8 0f00 	cmp.w	r8, #0
  4099e8:	dd07      	ble.n	4099fa <__kernel_rem_pio2+0x6b2>
  4099ea:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  4099ee:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4099f2:	f000 fa65 	bl	409ec0 <__adddf3>
  4099f6:	45c2      	cmp	sl, r8
  4099f8:	d1f9      	bne.n	4099ee <__kernel_rem_pio2+0x6a6>
  4099fa:	9d06      	ldr	r5, [sp, #24]
  4099fc:	2d00      	cmp	r5, #0
  4099fe:	d06a      	beq.n	409ad6 <__kernel_rem_pio2+0x78e>
  409a00:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409a02:	4602      	mov	r2, r0
  409a04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409a08:	e9c6 2302 	strd	r2, r3, [r6, #8]
  409a0c:	9c07      	ldr	r4, [sp, #28]
  409a0e:	f004 0007 	and.w	r0, r4, #7
  409a12:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  409a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a1a:	f1b8 0f00 	cmp.w	r8, #0
  409a1e:	db66      	blt.n	409aee <__kernel_rem_pio2+0x7a6>
  409a20:	f108 0401 	add.w	r4, r8, #1
  409a24:	ad4c      	add	r5, sp, #304	; 0x130
  409a26:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
  409a2a:	2000      	movs	r0, #0
  409a2c:	2100      	movs	r1, #0
  409a2e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  409a32:	f000 fa45 	bl	409ec0 <__adddf3>
  409a36:	42ac      	cmp	r4, r5
  409a38:	d1f9      	bne.n	409a2e <__kernel_rem_pio2+0x6e6>
  409a3a:	9c06      	ldr	r4, [sp, #24]
  409a3c:	2c00      	cmp	r4, #0
  409a3e:	d050      	beq.n	409ae2 <__kernel_rem_pio2+0x79a>
  409a40:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409a42:	4602      	mov	r2, r0
  409a44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409a48:	e9c5 2300 	strd	r2, r3, [r5]
  409a4c:	9c07      	ldr	r4, [sp, #28]
  409a4e:	f004 0007 	and.w	r0, r4, #7
  409a52:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  409a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a5a:	2400      	movs	r4, #0
  409a5c:	2500      	movs	r5, #0
  409a5e:	e6ee      	b.n	40983e <__kernel_rem_pio2+0x4f6>
  409a60:	4610      	mov	r0, r2
  409a62:	4619      	mov	r1, r3
  409a64:	e7b7      	b.n	4099d6 <__kernel_rem_pio2+0x68e>
  409a66:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409a68:	9506      	str	r5, [sp, #24]
  409a6a:	ad10      	add	r5, sp, #64	; 0x40
  409a6c:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
  409a70:	3e18      	subs	r6, #24
  409a72:	f8cd a01c 	str.w	sl, [sp, #28]
  409a76:	960a      	str	r6, [sp, #40]	; 0x28
  409a78:	2b00      	cmp	r3, #0
  409a7a:	f47f ae89 	bne.w	409790 <__kernel_rem_pio2+0x448>
  409a7e:	eb05 0388 	add.w	r3, r5, r8, lsl #2
  409a82:	4632      	mov	r2, r6
  409a84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  409a88:	f108 38ff 	add.w	r8, r8, #4294967295
  409a8c:	3a18      	subs	r2, #24
  409a8e:	2900      	cmp	r1, #0
  409a90:	d0f8      	beq.n	409a84 <__kernel_rem_pio2+0x73c>
  409a92:	920a      	str	r2, [sp, #40]	; 0x28
  409a94:	e67c      	b.n	409790 <__kernel_rem_pio2+0x448>
  409a96:	2301      	movs	r3, #1
  409a98:	e5b1      	b.n	4095fe <__kernel_rem_pio2+0x2b6>
  409a9a:	9d06      	ldr	r5, [sp, #24]
  409a9c:	2000      	movs	r0, #0
  409a9e:	2100      	movs	r1, #0
  409aa0:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  409aa4:	2d00      	cmp	r5, #0
  409aa6:	f47f af5e 	bne.w	409966 <__kernel_rem_pio2+0x61e>
  409aaa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409aac:	e9da 2300 	ldrd	r2, r3, [sl]
  409ab0:	e9c6 0104 	strd	r0, r1, [r6, #16]
  409ab4:	e9da 0102 	ldrd	r0, r1, [sl, #8]
  409ab8:	e9c6 2300 	strd	r2, r3, [r6]
  409abc:	e9c6 0102 	strd	r0, r1, [r6, #8]
  409ac0:	e766      	b.n	409990 <__kernel_rem_pio2+0x648>
  409ac2:	4620      	mov	r0, r4
  409ac4:	4629      	mov	r1, r5
  409ac6:	f000 fe47 	bl	40a758 <__aeabi_d2iz>
  409aca:	f8dd 800c 	ldr.w	r8, [sp, #12]
  409ace:	aa10      	add	r2, sp, #64	; 0x40
  409ad0:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
  409ad4:	e65c      	b.n	409790 <__kernel_rem_pio2+0x448>
  409ad6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409ad8:	4602      	mov	r2, r0
  409ada:	460b      	mov	r3, r1
  409adc:	e9c6 2302 	strd	r2, r3, [r6, #8]
  409ae0:	e794      	b.n	409a0c <__kernel_rem_pio2+0x6c4>
  409ae2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409ae4:	4602      	mov	r2, r0
  409ae6:	460b      	mov	r3, r1
  409ae8:	e9c5 2300 	strd	r2, r3, [r5]
  409aec:	e7ae      	b.n	409a4c <__kernel_rem_pio2+0x704>
  409aee:	2000      	movs	r0, #0
  409af0:	2100      	movs	r1, #0
  409af2:	e7a2      	b.n	409a3a <__kernel_rem_pio2+0x6f2>
  409af4:	2200      	movs	r2, #0
  409af6:	2300      	movs	r3, #0
  409af8:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  409afc:	e765      	b.n	4099ca <__kernel_rem_pio2+0x682>
  409afe:	2000      	movs	r0, #0
  409b00:	2100      	movs	r1, #0
  409b02:	e72c      	b.n	40995e <__kernel_rem_pio2+0x616>
  409b04:	0000      	movs	r0, r0
	...

00409b08 <__kernel_sin>:
  409b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409b0c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409b10:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  409b14:	b085      	sub	sp, #20
  409b16:	4604      	mov	r4, r0
  409b18:	460d      	mov	r5, r1
  409b1a:	4690      	mov	r8, r2
  409b1c:	4699      	mov	r9, r3
  409b1e:	da04      	bge.n	409b2a <__kernel_sin+0x22>
  409b20:	f000 fe1a 	bl	40a758 <__aeabi_d2iz>
  409b24:	2800      	cmp	r0, #0
  409b26:	f000 8084 	beq.w	409c32 <__kernel_sin+0x12a>
  409b2a:	4622      	mov	r2, r4
  409b2c:	462b      	mov	r3, r5
  409b2e:	4620      	mov	r0, r4
  409b30:	4629      	mov	r1, r5
  409b32:	f000 fb77 	bl	40a224 <__aeabi_dmul>
  409b36:	4622      	mov	r2, r4
  409b38:	462b      	mov	r3, r5
  409b3a:	4606      	mov	r6, r0
  409b3c:	460f      	mov	r7, r1
  409b3e:	f000 fb71 	bl	40a224 <__aeabi_dmul>
  409b42:	a33f      	add	r3, pc, #252	; (adr r3, 409c40 <__kernel_sin+0x138>)
  409b44:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b48:	4682      	mov	sl, r0
  409b4a:	468b      	mov	fp, r1
  409b4c:	4630      	mov	r0, r6
  409b4e:	4639      	mov	r1, r7
  409b50:	f000 fb68 	bl	40a224 <__aeabi_dmul>
  409b54:	a33c      	add	r3, pc, #240	; (adr r3, 409c48 <__kernel_sin+0x140>)
  409b56:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b5a:	f000 f9af 	bl	409ebc <__aeabi_dsub>
  409b5e:	4632      	mov	r2, r6
  409b60:	463b      	mov	r3, r7
  409b62:	f000 fb5f 	bl	40a224 <__aeabi_dmul>
  409b66:	a33a      	add	r3, pc, #232	; (adr r3, 409c50 <__kernel_sin+0x148>)
  409b68:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b6c:	f000 f9a8 	bl	409ec0 <__adddf3>
  409b70:	4632      	mov	r2, r6
  409b72:	463b      	mov	r3, r7
  409b74:	f000 fb56 	bl	40a224 <__aeabi_dmul>
  409b78:	a337      	add	r3, pc, #220	; (adr r3, 409c58 <__kernel_sin+0x150>)
  409b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b7e:	f000 f99d 	bl	409ebc <__aeabi_dsub>
  409b82:	4632      	mov	r2, r6
  409b84:	463b      	mov	r3, r7
  409b86:	f000 fb4d 	bl	40a224 <__aeabi_dmul>
  409b8a:	a335      	add	r3, pc, #212	; (adr r3, 409c60 <__kernel_sin+0x158>)
  409b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b90:	f000 f996 	bl	409ec0 <__adddf3>
  409b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409b96:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409b9a:	2b00      	cmp	r3, #0
  409b9c:	d033      	beq.n	409c06 <__kernel_sin+0xfe>
  409b9e:	4640      	mov	r0, r8
  409ba0:	4649      	mov	r1, r9
  409ba2:	2200      	movs	r2, #0
  409ba4:	4b32      	ldr	r3, [pc, #200]	; (409c70 <__kernel_sin+0x168>)
  409ba6:	f000 fb3d 	bl	40a224 <__aeabi_dmul>
  409baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409bae:	e9cd 0100 	strd	r0, r1, [sp]
  409bb2:	4650      	mov	r0, sl
  409bb4:	4659      	mov	r1, fp
  409bb6:	f000 fb35 	bl	40a224 <__aeabi_dmul>
  409bba:	4602      	mov	r2, r0
  409bbc:	460b      	mov	r3, r1
  409bbe:	e9dd 0100 	ldrd	r0, r1, [sp]
  409bc2:	f000 f97b 	bl	409ebc <__aeabi_dsub>
  409bc6:	4632      	mov	r2, r6
  409bc8:	463b      	mov	r3, r7
  409bca:	f000 fb2b 	bl	40a224 <__aeabi_dmul>
  409bce:	4642      	mov	r2, r8
  409bd0:	464b      	mov	r3, r9
  409bd2:	f000 f973 	bl	409ebc <__aeabi_dsub>
  409bd6:	a324      	add	r3, pc, #144	; (adr r3, 409c68 <__kernel_sin+0x160>)
  409bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bdc:	4606      	mov	r6, r0
  409bde:	460f      	mov	r7, r1
  409be0:	4650      	mov	r0, sl
  409be2:	4659      	mov	r1, fp
  409be4:	f000 fb1e 	bl	40a224 <__aeabi_dmul>
  409be8:	4602      	mov	r2, r0
  409bea:	460b      	mov	r3, r1
  409bec:	4630      	mov	r0, r6
  409bee:	4639      	mov	r1, r7
  409bf0:	f000 f966 	bl	409ec0 <__adddf3>
  409bf4:	4602      	mov	r2, r0
  409bf6:	460b      	mov	r3, r1
  409bf8:	4620      	mov	r0, r4
  409bfa:	4629      	mov	r1, r5
  409bfc:	f000 f95e 	bl	409ebc <__aeabi_dsub>
  409c00:	b005      	add	sp, #20
  409c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409c0a:	4630      	mov	r0, r6
  409c0c:	4639      	mov	r1, r7
  409c0e:	f000 fb09 	bl	40a224 <__aeabi_dmul>
  409c12:	a315      	add	r3, pc, #84	; (adr r3, 409c68 <__kernel_sin+0x160>)
  409c14:	e9d3 2300 	ldrd	r2, r3, [r3]
  409c18:	f000 f950 	bl	409ebc <__aeabi_dsub>
  409c1c:	4652      	mov	r2, sl
  409c1e:	465b      	mov	r3, fp
  409c20:	f000 fb00 	bl	40a224 <__aeabi_dmul>
  409c24:	4622      	mov	r2, r4
  409c26:	462b      	mov	r3, r5
  409c28:	f000 f94a 	bl	409ec0 <__adddf3>
  409c2c:	b005      	add	sp, #20
  409c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c32:	4620      	mov	r0, r4
  409c34:	4629      	mov	r1, r5
  409c36:	b005      	add	sp, #20
  409c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c3c:	f3af 8000 	nop.w
  409c40:	5acfd57c 	.word	0x5acfd57c
  409c44:	3de5d93a 	.word	0x3de5d93a
  409c48:	8a2b9ceb 	.word	0x8a2b9ceb
  409c4c:	3e5ae5e6 	.word	0x3e5ae5e6
  409c50:	57b1fe7d 	.word	0x57b1fe7d
  409c54:	3ec71de3 	.word	0x3ec71de3
  409c58:	19c161d5 	.word	0x19c161d5
  409c5c:	3f2a01a0 	.word	0x3f2a01a0
  409c60:	1110f8a6 	.word	0x1110f8a6
  409c64:	3f811111 	.word	0x3f811111
  409c68:	55555549 	.word	0x55555549
  409c6c:	3fc55555 	.word	0x3fc55555
  409c70:	3fe00000 	.word	0x3fe00000
  409c74:	f3af 8000 	nop.w

00409c78 <fabs>:
  409c78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409c7c:	4770      	bx	lr
  409c7e:	bf00      	nop

00409c80 <floor>:
  409c80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c84:	f3c1 570a 	ubfx	r7, r1, #20, #11
  409c88:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
  409c8c:	2e13      	cmp	r6, #19
  409c8e:	4602      	mov	r2, r0
  409c90:	460b      	mov	r3, r1
  409c92:	4604      	mov	r4, r0
  409c94:	460d      	mov	r5, r1
  409c96:	4689      	mov	r9, r1
  409c98:	468a      	mov	sl, r1
  409c9a:	4680      	mov	r8, r0
  409c9c:	dc1c      	bgt.n	409cd8 <floor+0x58>
  409c9e:	2e00      	cmp	r6, #0
  409ca0:	db40      	blt.n	409d24 <floor+0xa4>
  409ca2:	4f3d      	ldr	r7, [pc, #244]	; (409d98 <floor+0x118>)
  409ca4:	4137      	asrs	r7, r6
  409ca6:	ea07 0c01 	and.w	ip, r7, r1
  409caa:	ea5c 0c00 	orrs.w	ip, ip, r0
  409cae:	d018      	beq.n	409ce2 <floor+0x62>
  409cb0:	a337      	add	r3, pc, #220	; (adr r3, 409d90 <floor+0x110>)
  409cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  409cb6:	f000 f903 	bl	409ec0 <__adddf3>
  409cba:	2200      	movs	r2, #0
  409cbc:	2300      	movs	r3, #0
  409cbe:	f000 fd41 	bl	40a744 <__aeabi_dcmpgt>
  409cc2:	b128      	cbz	r0, 409cd0 <floor+0x50>
  409cc4:	2d00      	cmp	r5, #0
  409cc6:	db42      	blt.n	409d4e <floor+0xce>
  409cc8:	ea2a 0907 	bic.w	r9, sl, r7
  409ccc:	f04f 0800 	mov.w	r8, #0
  409cd0:	4640      	mov	r0, r8
  409cd2:	4649      	mov	r1, r9
  409cd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409cd8:	2e33      	cmp	r6, #51	; 0x33
  409cda:	dd06      	ble.n	409cea <floor+0x6a>
  409cdc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  409ce0:	d031      	beq.n	409d46 <floor+0xc6>
  409ce2:	4610      	mov	r0, r2
  409ce4:	4619      	mov	r1, r3
  409ce6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409cea:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
  409cee:	f04f 3bff 	mov.w	fp, #4294967295
  409cf2:	fa2b fb0c 	lsr.w	fp, fp, ip
  409cf6:	ea1b 0f00 	tst.w	fp, r0
  409cfa:	d0f2      	beq.n	409ce2 <floor+0x62>
  409cfc:	a324      	add	r3, pc, #144	; (adr r3, 409d90 <floor+0x110>)
  409cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  409d02:	f000 f8dd 	bl	409ec0 <__adddf3>
  409d06:	2200      	movs	r2, #0
  409d08:	2300      	movs	r3, #0
  409d0a:	f000 fd1b 	bl	40a744 <__aeabi_dcmpgt>
  409d0e:	2800      	cmp	r0, #0
  409d10:	d0de      	beq.n	409cd0 <floor+0x50>
  409d12:	2d00      	cmp	r5, #0
  409d14:	db22      	blt.n	409d5c <floor+0xdc>
  409d16:	ea28 080b 	bic.w	r8, r8, fp
  409d1a:	46d1      	mov	r9, sl
  409d1c:	4640      	mov	r0, r8
  409d1e:	4649      	mov	r1, r9
  409d20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d24:	a31a      	add	r3, pc, #104	; (adr r3, 409d90 <floor+0x110>)
  409d26:	e9d3 2300 	ldrd	r2, r3, [r3]
  409d2a:	f000 f8c9 	bl	409ec0 <__adddf3>
  409d2e:	2200      	movs	r2, #0
  409d30:	2300      	movs	r3, #0
  409d32:	f000 fd07 	bl	40a744 <__aeabi_dcmpgt>
  409d36:	2800      	cmp	r0, #0
  409d38:	d0ca      	beq.n	409cd0 <floor+0x50>
  409d3a:	2d00      	cmp	r5, #0
  409d3c:	db1c      	blt.n	409d78 <floor+0xf8>
  409d3e:	f04f 0800 	mov.w	r8, #0
  409d42:	46c1      	mov	r9, r8
  409d44:	e7c4      	b.n	409cd0 <floor+0x50>
  409d46:	f000 f8bb 	bl	409ec0 <__adddf3>
  409d4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d4e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
  409d52:	fa4a f606 	asr.w	r6, sl, r6
  409d56:	eb06 0a05 	add.w	sl, r6, r5
  409d5a:	e7b5      	b.n	409cc8 <floor+0x48>
  409d5c:	2e14      	cmp	r6, #20
  409d5e:	d014      	beq.n	409d8a <floor+0x10a>
  409d60:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
  409d64:	2301      	movs	r3, #1
  409d66:	3703      	adds	r7, #3
  409d68:	fa03 f707 	lsl.w	r7, r3, r7
  409d6c:	eb17 0804 	adds.w	r8, r7, r4
  409d70:	bf28      	it	cs
  409d72:	eb05 0a03 	addcs.w	sl, r5, r3
  409d76:	e7ce      	b.n	409d16 <floor+0x96>
  409d78:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  409d7c:	4b07      	ldr	r3, [pc, #28]	; (409d9c <floor+0x11c>)
  409d7e:	4322      	orrs	r2, r4
  409d80:	bf18      	it	ne
  409d82:	4699      	movne	r9, r3
  409d84:	f04f 0800 	mov.w	r8, #0
  409d88:	e7a2      	b.n	409cd0 <floor+0x50>
  409d8a:	f105 0a01 	add.w	sl, r5, #1
  409d8e:	e7c2      	b.n	409d16 <floor+0x96>
  409d90:	8800759c 	.word	0x8800759c
  409d94:	7e37e43c 	.word	0x7e37e43c
  409d98:	000fffff 	.word	0x000fffff
  409d9c:	bff00000 	.word	0xbff00000

00409da0 <scalbn>:
  409da0:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409da8:	4690      	mov	r8, r2
  409daa:	4606      	mov	r6, r0
  409dac:	460f      	mov	r7, r1
  409dae:	460a      	mov	r2, r1
  409db0:	bb1b      	cbnz	r3, 409dfa <scalbn+0x5a>
  409db2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  409db6:	4303      	orrs	r3, r0
  409db8:	d034      	beq.n	409e24 <scalbn+0x84>
  409dba:	4b35      	ldr	r3, [pc, #212]	; (409e90 <scalbn+0xf0>)
  409dbc:	2200      	movs	r2, #0
  409dbe:	f000 fa31 	bl	40a224 <__aeabi_dmul>
  409dc2:	4b34      	ldr	r3, [pc, #208]	; (409e94 <scalbn+0xf4>)
  409dc4:	4606      	mov	r6, r0
  409dc6:	4598      	cmp	r8, r3
  409dc8:	460f      	mov	r7, r1
  409dca:	db3b      	blt.n	409e44 <scalbn+0xa4>
  409dcc:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409dd0:	3b36      	subs	r3, #54	; 0x36
  409dd2:	460a      	mov	r2, r1
  409dd4:	4443      	add	r3, r8
  409dd6:	f240 71fe 	movw	r1, #2046	; 0x7fe
  409dda:	428b      	cmp	r3, r1
  409ddc:	dd16      	ble.n	409e0c <scalbn+0x6c>
  409dde:	a128      	add	r1, pc, #160	; (adr r1, 409e80 <scalbn+0xe0>)
  409de0:	e9d1 0100 	ldrd	r0, r1, [r1]
  409de4:	4632      	mov	r2, r6
  409de6:	463b      	mov	r3, r7
  409de8:	f000 f85a 	bl	409ea0 <copysign>
  409dec:	a324      	add	r3, pc, #144	; (adr r3, 409e80 <scalbn+0xe0>)
  409dee:	e9d3 2300 	ldrd	r2, r3, [r3]
  409df2:	f000 fa17 	bl	40a224 <__aeabi_dmul>
  409df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409dfa:	f240 74ff 	movw	r4, #2047	; 0x7ff
  409dfe:	42a3      	cmp	r3, r4
  409e00:	d027      	beq.n	409e52 <scalbn+0xb2>
  409e02:	4443      	add	r3, r8
  409e04:	f240 71fe 	movw	r1, #2046	; 0x7fe
  409e08:	428b      	cmp	r3, r1
  409e0a:	dce8      	bgt.n	409dde <scalbn+0x3e>
  409e0c:	2b00      	cmp	r3, #0
  409e0e:	dd0b      	ble.n	409e28 <scalbn+0x88>
  409e10:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  409e14:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  409e18:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409e1c:	4630      	mov	r0, r6
  409e1e:	4639      	mov	r1, r7
  409e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e28:	f113 0f35 	cmn.w	r3, #53	; 0x35
  409e2c:	da17      	bge.n	409e5e <scalbn+0xbe>
  409e2e:	f24c 3350 	movw	r3, #50000	; 0xc350
  409e32:	4598      	cmp	r8, r3
  409e34:	dcd3      	bgt.n	409dde <scalbn+0x3e>
  409e36:	a114      	add	r1, pc, #80	; (adr r1, 409e88 <scalbn+0xe8>)
  409e38:	e9d1 0100 	ldrd	r0, r1, [r1]
  409e3c:	4632      	mov	r2, r6
  409e3e:	463b      	mov	r3, r7
  409e40:	f000 f82e 	bl	409ea0 <copysign>
  409e44:	a310      	add	r3, pc, #64	; (adr r3, 409e88 <scalbn+0xe8>)
  409e46:	e9d3 2300 	ldrd	r2, r3, [r3]
  409e4a:	f000 f9eb 	bl	40a224 <__aeabi_dmul>
  409e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e52:	4602      	mov	r2, r0
  409e54:	460b      	mov	r3, r1
  409e56:	f000 f833 	bl	409ec0 <__adddf3>
  409e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e5e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  409e62:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  409e66:	3336      	adds	r3, #54	; 0x36
  409e68:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409e6c:	4630      	mov	r0, r6
  409e6e:	4639      	mov	r1, r7
  409e70:	2200      	movs	r2, #0
  409e72:	4b09      	ldr	r3, [pc, #36]	; (409e98 <scalbn+0xf8>)
  409e74:	f000 f9d6 	bl	40a224 <__aeabi_dmul>
  409e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e7c:	f3af 8000 	nop.w
  409e80:	8800759c 	.word	0x8800759c
  409e84:	7e37e43c 	.word	0x7e37e43c
  409e88:	c2f8f359 	.word	0xc2f8f359
  409e8c:	01a56e1f 	.word	0x01a56e1f
  409e90:	43500000 	.word	0x43500000
  409e94:	ffff3cb0 	.word	0xffff3cb0
  409e98:	3c900000 	.word	0x3c900000
  409e9c:	f3af 8000 	nop.w

00409ea0 <copysign>:
  409ea0:	b430      	push	{r4, r5}
  409ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  409ea6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  409eaa:	ea43 0102 	orr.w	r1, r3, r2
  409eae:	bc30      	pop	{r4, r5}
  409eb0:	4770      	bx	lr
  409eb2:	bf00      	nop

00409eb4 <__aeabi_drsub>:
  409eb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409eb8:	e002      	b.n	409ec0 <__adddf3>
  409eba:	bf00      	nop

00409ebc <__aeabi_dsub>:
  409ebc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409ec0 <__adddf3>:
  409ec0:	b530      	push	{r4, r5, lr}
  409ec2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  409ec6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409eca:	ea94 0f05 	teq	r4, r5
  409ece:	bf08      	it	eq
  409ed0:	ea90 0f02 	teqeq	r0, r2
  409ed4:	bf1f      	itttt	ne
  409ed6:	ea54 0c00 	orrsne.w	ip, r4, r0
  409eda:	ea55 0c02 	orrsne.w	ip, r5, r2
  409ede:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  409ee2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409ee6:	f000 80e2 	beq.w	40a0ae <__adddf3+0x1ee>
  409eea:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409eee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  409ef2:	bfb8      	it	lt
  409ef4:	426d      	neglt	r5, r5
  409ef6:	dd0c      	ble.n	409f12 <__adddf3+0x52>
  409ef8:	442c      	add	r4, r5
  409efa:	ea80 0202 	eor.w	r2, r0, r2
  409efe:	ea81 0303 	eor.w	r3, r1, r3
  409f02:	ea82 0000 	eor.w	r0, r2, r0
  409f06:	ea83 0101 	eor.w	r1, r3, r1
  409f0a:	ea80 0202 	eor.w	r2, r0, r2
  409f0e:	ea81 0303 	eor.w	r3, r1, r3
  409f12:	2d36      	cmp	r5, #54	; 0x36
  409f14:	bf88      	it	hi
  409f16:	bd30      	pophi	{r4, r5, pc}
  409f18:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409f1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409f20:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  409f24:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409f28:	d002      	beq.n	409f30 <__adddf3+0x70>
  409f2a:	4240      	negs	r0, r0
  409f2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409f30:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  409f34:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409f38:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409f3c:	d002      	beq.n	409f44 <__adddf3+0x84>
  409f3e:	4252      	negs	r2, r2
  409f40:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409f44:	ea94 0f05 	teq	r4, r5
  409f48:	f000 80a7 	beq.w	40a09a <__adddf3+0x1da>
  409f4c:	f1a4 0401 	sub.w	r4, r4, #1
  409f50:	f1d5 0e20 	rsbs	lr, r5, #32
  409f54:	db0d      	blt.n	409f72 <__adddf3+0xb2>
  409f56:	fa02 fc0e 	lsl.w	ip, r2, lr
  409f5a:	fa22 f205 	lsr.w	r2, r2, r5
  409f5e:	1880      	adds	r0, r0, r2
  409f60:	f141 0100 	adc.w	r1, r1, #0
  409f64:	fa03 f20e 	lsl.w	r2, r3, lr
  409f68:	1880      	adds	r0, r0, r2
  409f6a:	fa43 f305 	asr.w	r3, r3, r5
  409f6e:	4159      	adcs	r1, r3
  409f70:	e00e      	b.n	409f90 <__adddf3+0xd0>
  409f72:	f1a5 0520 	sub.w	r5, r5, #32
  409f76:	f10e 0e20 	add.w	lr, lr, #32
  409f7a:	2a01      	cmp	r2, #1
  409f7c:	fa03 fc0e 	lsl.w	ip, r3, lr
  409f80:	bf28      	it	cs
  409f82:	f04c 0c02 	orrcs.w	ip, ip, #2
  409f86:	fa43 f305 	asr.w	r3, r3, r5
  409f8a:	18c0      	adds	r0, r0, r3
  409f8c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409f90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409f94:	d507      	bpl.n	409fa6 <__adddf3+0xe6>
  409f96:	f04f 0e00 	mov.w	lr, #0
  409f9a:	f1dc 0c00 	rsbs	ip, ip, #0
  409f9e:	eb7e 0000 	sbcs.w	r0, lr, r0
  409fa2:	eb6e 0101 	sbc.w	r1, lr, r1
  409fa6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  409faa:	d31b      	bcc.n	409fe4 <__adddf3+0x124>
  409fac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409fb0:	d30c      	bcc.n	409fcc <__adddf3+0x10c>
  409fb2:	0849      	lsrs	r1, r1, #1
  409fb4:	ea5f 0030 	movs.w	r0, r0, rrx
  409fb8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  409fbc:	f104 0401 	add.w	r4, r4, #1
  409fc0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  409fc4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409fc8:	f080 809a 	bcs.w	40a100 <__adddf3+0x240>
  409fcc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409fd0:	bf08      	it	eq
  409fd2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409fd6:	f150 0000 	adcs.w	r0, r0, #0
  409fda:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409fde:	ea41 0105 	orr.w	r1, r1, r5
  409fe2:	bd30      	pop	{r4, r5, pc}
  409fe4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  409fe8:	4140      	adcs	r0, r0
  409fea:	eb41 0101 	adc.w	r1, r1, r1
  409fee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409ff2:	f1a4 0401 	sub.w	r4, r4, #1
  409ff6:	d1e9      	bne.n	409fcc <__adddf3+0x10c>
  409ff8:	f091 0f00 	teq	r1, #0
  409ffc:	bf04      	itt	eq
  409ffe:	4601      	moveq	r1, r0
  40a000:	2000      	moveq	r0, #0
  40a002:	fab1 f381 	clz	r3, r1
  40a006:	bf08      	it	eq
  40a008:	3320      	addeq	r3, #32
  40a00a:	f1a3 030b 	sub.w	r3, r3, #11
  40a00e:	f1b3 0220 	subs.w	r2, r3, #32
  40a012:	da0c      	bge.n	40a02e <__adddf3+0x16e>
  40a014:	320c      	adds	r2, #12
  40a016:	dd08      	ble.n	40a02a <__adddf3+0x16a>
  40a018:	f102 0c14 	add.w	ip, r2, #20
  40a01c:	f1c2 020c 	rsb	r2, r2, #12
  40a020:	fa01 f00c 	lsl.w	r0, r1, ip
  40a024:	fa21 f102 	lsr.w	r1, r1, r2
  40a028:	e00c      	b.n	40a044 <__adddf3+0x184>
  40a02a:	f102 0214 	add.w	r2, r2, #20
  40a02e:	bfd8      	it	le
  40a030:	f1c2 0c20 	rsble	ip, r2, #32
  40a034:	fa01 f102 	lsl.w	r1, r1, r2
  40a038:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a03c:	bfdc      	itt	le
  40a03e:	ea41 010c 	orrle.w	r1, r1, ip
  40a042:	4090      	lslle	r0, r2
  40a044:	1ae4      	subs	r4, r4, r3
  40a046:	bfa2      	ittt	ge
  40a048:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a04c:	4329      	orrge	r1, r5
  40a04e:	bd30      	popge	{r4, r5, pc}
  40a050:	ea6f 0404 	mvn.w	r4, r4
  40a054:	3c1f      	subs	r4, #31
  40a056:	da1c      	bge.n	40a092 <__adddf3+0x1d2>
  40a058:	340c      	adds	r4, #12
  40a05a:	dc0e      	bgt.n	40a07a <__adddf3+0x1ba>
  40a05c:	f104 0414 	add.w	r4, r4, #20
  40a060:	f1c4 0220 	rsb	r2, r4, #32
  40a064:	fa20 f004 	lsr.w	r0, r0, r4
  40a068:	fa01 f302 	lsl.w	r3, r1, r2
  40a06c:	ea40 0003 	orr.w	r0, r0, r3
  40a070:	fa21 f304 	lsr.w	r3, r1, r4
  40a074:	ea45 0103 	orr.w	r1, r5, r3
  40a078:	bd30      	pop	{r4, r5, pc}
  40a07a:	f1c4 040c 	rsb	r4, r4, #12
  40a07e:	f1c4 0220 	rsb	r2, r4, #32
  40a082:	fa20 f002 	lsr.w	r0, r0, r2
  40a086:	fa01 f304 	lsl.w	r3, r1, r4
  40a08a:	ea40 0003 	orr.w	r0, r0, r3
  40a08e:	4629      	mov	r1, r5
  40a090:	bd30      	pop	{r4, r5, pc}
  40a092:	fa21 f004 	lsr.w	r0, r1, r4
  40a096:	4629      	mov	r1, r5
  40a098:	bd30      	pop	{r4, r5, pc}
  40a09a:	f094 0f00 	teq	r4, #0
  40a09e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40a0a2:	bf06      	itte	eq
  40a0a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40a0a8:	3401      	addeq	r4, #1
  40a0aa:	3d01      	subne	r5, #1
  40a0ac:	e74e      	b.n	409f4c <__adddf3+0x8c>
  40a0ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a0b2:	bf18      	it	ne
  40a0b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a0b8:	d029      	beq.n	40a10e <__adddf3+0x24e>
  40a0ba:	ea94 0f05 	teq	r4, r5
  40a0be:	bf08      	it	eq
  40a0c0:	ea90 0f02 	teqeq	r0, r2
  40a0c4:	d005      	beq.n	40a0d2 <__adddf3+0x212>
  40a0c6:	ea54 0c00 	orrs.w	ip, r4, r0
  40a0ca:	bf04      	itt	eq
  40a0cc:	4619      	moveq	r1, r3
  40a0ce:	4610      	moveq	r0, r2
  40a0d0:	bd30      	pop	{r4, r5, pc}
  40a0d2:	ea91 0f03 	teq	r1, r3
  40a0d6:	bf1e      	ittt	ne
  40a0d8:	2100      	movne	r1, #0
  40a0da:	2000      	movne	r0, #0
  40a0dc:	bd30      	popne	{r4, r5, pc}
  40a0de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40a0e2:	d105      	bne.n	40a0f0 <__adddf3+0x230>
  40a0e4:	0040      	lsls	r0, r0, #1
  40a0e6:	4149      	adcs	r1, r1
  40a0e8:	bf28      	it	cs
  40a0ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40a0ee:	bd30      	pop	{r4, r5, pc}
  40a0f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40a0f4:	bf3c      	itt	cc
  40a0f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40a0fa:	bd30      	popcc	{r4, r5, pc}
  40a0fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a100:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40a104:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a108:	f04f 0000 	mov.w	r0, #0
  40a10c:	bd30      	pop	{r4, r5, pc}
  40a10e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a112:	bf1a      	itte	ne
  40a114:	4619      	movne	r1, r3
  40a116:	4610      	movne	r0, r2
  40a118:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40a11c:	bf1c      	itt	ne
  40a11e:	460b      	movne	r3, r1
  40a120:	4602      	movne	r2, r0
  40a122:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a126:	bf06      	itte	eq
  40a128:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40a12c:	ea91 0f03 	teqeq	r1, r3
  40a130:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40a134:	bd30      	pop	{r4, r5, pc}
  40a136:	bf00      	nop

0040a138 <__aeabi_ui2d>:
  40a138:	f090 0f00 	teq	r0, #0
  40a13c:	bf04      	itt	eq
  40a13e:	2100      	moveq	r1, #0
  40a140:	4770      	bxeq	lr
  40a142:	b530      	push	{r4, r5, lr}
  40a144:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a148:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a14c:	f04f 0500 	mov.w	r5, #0
  40a150:	f04f 0100 	mov.w	r1, #0
  40a154:	e750      	b.n	409ff8 <__adddf3+0x138>
  40a156:	bf00      	nop

0040a158 <__aeabi_i2d>:
  40a158:	f090 0f00 	teq	r0, #0
  40a15c:	bf04      	itt	eq
  40a15e:	2100      	moveq	r1, #0
  40a160:	4770      	bxeq	lr
  40a162:	b530      	push	{r4, r5, lr}
  40a164:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a168:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a16c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40a170:	bf48      	it	mi
  40a172:	4240      	negmi	r0, r0
  40a174:	f04f 0100 	mov.w	r1, #0
  40a178:	e73e      	b.n	409ff8 <__adddf3+0x138>
  40a17a:	bf00      	nop

0040a17c <__aeabi_f2d>:
  40a17c:	0042      	lsls	r2, r0, #1
  40a17e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40a182:	ea4f 0131 	mov.w	r1, r1, rrx
  40a186:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40a18a:	bf1f      	itttt	ne
  40a18c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40a190:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a194:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40a198:	4770      	bxne	lr
  40a19a:	f092 0f00 	teq	r2, #0
  40a19e:	bf14      	ite	ne
  40a1a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a1a4:	4770      	bxeq	lr
  40a1a6:	b530      	push	{r4, r5, lr}
  40a1a8:	f44f 7460 	mov.w	r4, #896	; 0x380
  40a1ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a1b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a1b4:	e720      	b.n	409ff8 <__adddf3+0x138>
  40a1b6:	bf00      	nop

0040a1b8 <__aeabi_ul2d>:
  40a1b8:	ea50 0201 	orrs.w	r2, r0, r1
  40a1bc:	bf08      	it	eq
  40a1be:	4770      	bxeq	lr
  40a1c0:	b530      	push	{r4, r5, lr}
  40a1c2:	f04f 0500 	mov.w	r5, #0
  40a1c6:	e00a      	b.n	40a1de <__aeabi_l2d+0x16>

0040a1c8 <__aeabi_l2d>:
  40a1c8:	ea50 0201 	orrs.w	r2, r0, r1
  40a1cc:	bf08      	it	eq
  40a1ce:	4770      	bxeq	lr
  40a1d0:	b530      	push	{r4, r5, lr}
  40a1d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40a1d6:	d502      	bpl.n	40a1de <__aeabi_l2d+0x16>
  40a1d8:	4240      	negs	r0, r0
  40a1da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a1de:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a1e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a1e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40a1ea:	f43f aedc 	beq.w	409fa6 <__adddf3+0xe6>
  40a1ee:	f04f 0203 	mov.w	r2, #3
  40a1f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a1f6:	bf18      	it	ne
  40a1f8:	3203      	addne	r2, #3
  40a1fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a1fe:	bf18      	it	ne
  40a200:	3203      	addne	r2, #3
  40a202:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40a206:	f1c2 0320 	rsb	r3, r2, #32
  40a20a:	fa00 fc03 	lsl.w	ip, r0, r3
  40a20e:	fa20 f002 	lsr.w	r0, r0, r2
  40a212:	fa01 fe03 	lsl.w	lr, r1, r3
  40a216:	ea40 000e 	orr.w	r0, r0, lr
  40a21a:	fa21 f102 	lsr.w	r1, r1, r2
  40a21e:	4414      	add	r4, r2
  40a220:	e6c1      	b.n	409fa6 <__adddf3+0xe6>
  40a222:	bf00      	nop

0040a224 <__aeabi_dmul>:
  40a224:	b570      	push	{r4, r5, r6, lr}
  40a226:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a22a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a22e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a232:	bf1d      	ittte	ne
  40a234:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a238:	ea94 0f0c 	teqne	r4, ip
  40a23c:	ea95 0f0c 	teqne	r5, ip
  40a240:	f000 f8de 	bleq	40a400 <__aeabi_dmul+0x1dc>
  40a244:	442c      	add	r4, r5
  40a246:	ea81 0603 	eor.w	r6, r1, r3
  40a24a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40a24e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40a252:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40a256:	bf18      	it	ne
  40a258:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40a25c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a260:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a264:	d038      	beq.n	40a2d8 <__aeabi_dmul+0xb4>
  40a266:	fba0 ce02 	umull	ip, lr, r0, r2
  40a26a:	f04f 0500 	mov.w	r5, #0
  40a26e:	fbe1 e502 	umlal	lr, r5, r1, r2
  40a272:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40a276:	fbe0 e503 	umlal	lr, r5, r0, r3
  40a27a:	f04f 0600 	mov.w	r6, #0
  40a27e:	fbe1 5603 	umlal	r5, r6, r1, r3
  40a282:	f09c 0f00 	teq	ip, #0
  40a286:	bf18      	it	ne
  40a288:	f04e 0e01 	orrne.w	lr, lr, #1
  40a28c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40a290:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40a294:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40a298:	d204      	bcs.n	40a2a4 <__aeabi_dmul+0x80>
  40a29a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40a29e:	416d      	adcs	r5, r5
  40a2a0:	eb46 0606 	adc.w	r6, r6, r6
  40a2a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40a2a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40a2ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40a2b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40a2b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40a2b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a2bc:	bf88      	it	hi
  40a2be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a2c2:	d81e      	bhi.n	40a302 <__aeabi_dmul+0xde>
  40a2c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40a2c8:	bf08      	it	eq
  40a2ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40a2ce:	f150 0000 	adcs.w	r0, r0, #0
  40a2d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a2d6:	bd70      	pop	{r4, r5, r6, pc}
  40a2d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40a2dc:	ea46 0101 	orr.w	r1, r6, r1
  40a2e0:	ea40 0002 	orr.w	r0, r0, r2
  40a2e4:	ea81 0103 	eor.w	r1, r1, r3
  40a2e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40a2ec:	bfc2      	ittt	gt
  40a2ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a2f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a2f6:	bd70      	popgt	{r4, r5, r6, pc}
  40a2f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a2fc:	f04f 0e00 	mov.w	lr, #0
  40a300:	3c01      	subs	r4, #1
  40a302:	f300 80ab 	bgt.w	40a45c <__aeabi_dmul+0x238>
  40a306:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40a30a:	bfde      	ittt	le
  40a30c:	2000      	movle	r0, #0
  40a30e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40a312:	bd70      	pople	{r4, r5, r6, pc}
  40a314:	f1c4 0400 	rsb	r4, r4, #0
  40a318:	3c20      	subs	r4, #32
  40a31a:	da35      	bge.n	40a388 <__aeabi_dmul+0x164>
  40a31c:	340c      	adds	r4, #12
  40a31e:	dc1b      	bgt.n	40a358 <__aeabi_dmul+0x134>
  40a320:	f104 0414 	add.w	r4, r4, #20
  40a324:	f1c4 0520 	rsb	r5, r4, #32
  40a328:	fa00 f305 	lsl.w	r3, r0, r5
  40a32c:	fa20 f004 	lsr.w	r0, r0, r4
  40a330:	fa01 f205 	lsl.w	r2, r1, r5
  40a334:	ea40 0002 	orr.w	r0, r0, r2
  40a338:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40a33c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a344:	fa21 f604 	lsr.w	r6, r1, r4
  40a348:	eb42 0106 	adc.w	r1, r2, r6
  40a34c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a350:	bf08      	it	eq
  40a352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a356:	bd70      	pop	{r4, r5, r6, pc}
  40a358:	f1c4 040c 	rsb	r4, r4, #12
  40a35c:	f1c4 0520 	rsb	r5, r4, #32
  40a360:	fa00 f304 	lsl.w	r3, r0, r4
  40a364:	fa20 f005 	lsr.w	r0, r0, r5
  40a368:	fa01 f204 	lsl.w	r2, r1, r4
  40a36c:	ea40 0002 	orr.w	r0, r0, r2
  40a370:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a374:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a378:	f141 0100 	adc.w	r1, r1, #0
  40a37c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a380:	bf08      	it	eq
  40a382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a386:	bd70      	pop	{r4, r5, r6, pc}
  40a388:	f1c4 0520 	rsb	r5, r4, #32
  40a38c:	fa00 f205 	lsl.w	r2, r0, r5
  40a390:	ea4e 0e02 	orr.w	lr, lr, r2
  40a394:	fa20 f304 	lsr.w	r3, r0, r4
  40a398:	fa01 f205 	lsl.w	r2, r1, r5
  40a39c:	ea43 0302 	orr.w	r3, r3, r2
  40a3a0:	fa21 f004 	lsr.w	r0, r1, r4
  40a3a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a3a8:	fa21 f204 	lsr.w	r2, r1, r4
  40a3ac:	ea20 0002 	bic.w	r0, r0, r2
  40a3b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40a3b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a3b8:	bf08      	it	eq
  40a3ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a3be:	bd70      	pop	{r4, r5, r6, pc}
  40a3c0:	f094 0f00 	teq	r4, #0
  40a3c4:	d10f      	bne.n	40a3e6 <__aeabi_dmul+0x1c2>
  40a3c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40a3ca:	0040      	lsls	r0, r0, #1
  40a3cc:	eb41 0101 	adc.w	r1, r1, r1
  40a3d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a3d4:	bf08      	it	eq
  40a3d6:	3c01      	subeq	r4, #1
  40a3d8:	d0f7      	beq.n	40a3ca <__aeabi_dmul+0x1a6>
  40a3da:	ea41 0106 	orr.w	r1, r1, r6
  40a3de:	f095 0f00 	teq	r5, #0
  40a3e2:	bf18      	it	ne
  40a3e4:	4770      	bxne	lr
  40a3e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40a3ea:	0052      	lsls	r2, r2, #1
  40a3ec:	eb43 0303 	adc.w	r3, r3, r3
  40a3f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40a3f4:	bf08      	it	eq
  40a3f6:	3d01      	subeq	r5, #1
  40a3f8:	d0f7      	beq.n	40a3ea <__aeabi_dmul+0x1c6>
  40a3fa:	ea43 0306 	orr.w	r3, r3, r6
  40a3fe:	4770      	bx	lr
  40a400:	ea94 0f0c 	teq	r4, ip
  40a404:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a408:	bf18      	it	ne
  40a40a:	ea95 0f0c 	teqne	r5, ip
  40a40e:	d00c      	beq.n	40a42a <__aeabi_dmul+0x206>
  40a410:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a414:	bf18      	it	ne
  40a416:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a41a:	d1d1      	bne.n	40a3c0 <__aeabi_dmul+0x19c>
  40a41c:	ea81 0103 	eor.w	r1, r1, r3
  40a420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a424:	f04f 0000 	mov.w	r0, #0
  40a428:	bd70      	pop	{r4, r5, r6, pc}
  40a42a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a42e:	bf06      	itte	eq
  40a430:	4610      	moveq	r0, r2
  40a432:	4619      	moveq	r1, r3
  40a434:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a438:	d019      	beq.n	40a46e <__aeabi_dmul+0x24a>
  40a43a:	ea94 0f0c 	teq	r4, ip
  40a43e:	d102      	bne.n	40a446 <__aeabi_dmul+0x222>
  40a440:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40a444:	d113      	bne.n	40a46e <__aeabi_dmul+0x24a>
  40a446:	ea95 0f0c 	teq	r5, ip
  40a44a:	d105      	bne.n	40a458 <__aeabi_dmul+0x234>
  40a44c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a450:	bf1c      	itt	ne
  40a452:	4610      	movne	r0, r2
  40a454:	4619      	movne	r1, r3
  40a456:	d10a      	bne.n	40a46e <__aeabi_dmul+0x24a>
  40a458:	ea81 0103 	eor.w	r1, r1, r3
  40a45c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a460:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a464:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a468:	f04f 0000 	mov.w	r0, #0
  40a46c:	bd70      	pop	{r4, r5, r6, pc}
  40a46e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a472:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a476:	bd70      	pop	{r4, r5, r6, pc}

0040a478 <__aeabi_ddiv>:
  40a478:	b570      	push	{r4, r5, r6, lr}
  40a47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a486:	bf1d      	ittte	ne
  40a488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a48c:	ea94 0f0c 	teqne	r4, ip
  40a490:	ea95 0f0c 	teqne	r5, ip
  40a494:	f000 f8a7 	bleq	40a5e6 <__aeabi_ddiv+0x16e>
  40a498:	eba4 0405 	sub.w	r4, r4, r5
  40a49c:	ea81 0e03 	eor.w	lr, r1, r3
  40a4a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a4a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a4a8:	f000 8088 	beq.w	40a5bc <__aeabi_ddiv+0x144>
  40a4ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a4b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a4b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a4b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a4bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a4c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a4c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a4c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a4cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a4d0:	429d      	cmp	r5, r3
  40a4d2:	bf08      	it	eq
  40a4d4:	4296      	cmpeq	r6, r2
  40a4d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a4da:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a4de:	d202      	bcs.n	40a4e6 <__aeabi_ddiv+0x6e>
  40a4e0:	085b      	lsrs	r3, r3, #1
  40a4e2:	ea4f 0232 	mov.w	r2, r2, rrx
  40a4e6:	1ab6      	subs	r6, r6, r2
  40a4e8:	eb65 0503 	sbc.w	r5, r5, r3
  40a4ec:	085b      	lsrs	r3, r3, #1
  40a4ee:	ea4f 0232 	mov.w	r2, r2, rrx
  40a4f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a4f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a4fa:	ebb6 0e02 	subs.w	lr, r6, r2
  40a4fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a502:	bf22      	ittt	cs
  40a504:	1ab6      	subcs	r6, r6, r2
  40a506:	4675      	movcs	r5, lr
  40a508:	ea40 000c 	orrcs.w	r0, r0, ip
  40a50c:	085b      	lsrs	r3, r3, #1
  40a50e:	ea4f 0232 	mov.w	r2, r2, rrx
  40a512:	ebb6 0e02 	subs.w	lr, r6, r2
  40a516:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a51a:	bf22      	ittt	cs
  40a51c:	1ab6      	subcs	r6, r6, r2
  40a51e:	4675      	movcs	r5, lr
  40a520:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a524:	085b      	lsrs	r3, r3, #1
  40a526:	ea4f 0232 	mov.w	r2, r2, rrx
  40a52a:	ebb6 0e02 	subs.w	lr, r6, r2
  40a52e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a532:	bf22      	ittt	cs
  40a534:	1ab6      	subcs	r6, r6, r2
  40a536:	4675      	movcs	r5, lr
  40a538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a53c:	085b      	lsrs	r3, r3, #1
  40a53e:	ea4f 0232 	mov.w	r2, r2, rrx
  40a542:	ebb6 0e02 	subs.w	lr, r6, r2
  40a546:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a54a:	bf22      	ittt	cs
  40a54c:	1ab6      	subcs	r6, r6, r2
  40a54e:	4675      	movcs	r5, lr
  40a550:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a554:	ea55 0e06 	orrs.w	lr, r5, r6
  40a558:	d018      	beq.n	40a58c <__aeabi_ddiv+0x114>
  40a55a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40a55e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40a562:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40a566:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40a56a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40a56e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40a572:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40a576:	d1c0      	bne.n	40a4fa <__aeabi_ddiv+0x82>
  40a578:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a57c:	d10b      	bne.n	40a596 <__aeabi_ddiv+0x11e>
  40a57e:	ea41 0100 	orr.w	r1, r1, r0
  40a582:	f04f 0000 	mov.w	r0, #0
  40a586:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40a58a:	e7b6      	b.n	40a4fa <__aeabi_ddiv+0x82>
  40a58c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a590:	bf04      	itt	eq
  40a592:	4301      	orreq	r1, r0
  40a594:	2000      	moveq	r0, #0
  40a596:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a59a:	bf88      	it	hi
  40a59c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a5a0:	f63f aeaf 	bhi.w	40a302 <__aeabi_dmul+0xde>
  40a5a4:	ebb5 0c03 	subs.w	ip, r5, r3
  40a5a8:	bf04      	itt	eq
  40a5aa:	ebb6 0c02 	subseq.w	ip, r6, r2
  40a5ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a5b2:	f150 0000 	adcs.w	r0, r0, #0
  40a5b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a5ba:	bd70      	pop	{r4, r5, r6, pc}
  40a5bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40a5c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40a5c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40a5c8:	bfc2      	ittt	gt
  40a5ca:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a5ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a5d2:	bd70      	popgt	{r4, r5, r6, pc}
  40a5d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a5d8:	f04f 0e00 	mov.w	lr, #0
  40a5dc:	3c01      	subs	r4, #1
  40a5de:	e690      	b.n	40a302 <__aeabi_dmul+0xde>
  40a5e0:	ea45 0e06 	orr.w	lr, r5, r6
  40a5e4:	e68d      	b.n	40a302 <__aeabi_dmul+0xde>
  40a5e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a5ea:	ea94 0f0c 	teq	r4, ip
  40a5ee:	bf08      	it	eq
  40a5f0:	ea95 0f0c 	teqeq	r5, ip
  40a5f4:	f43f af3b 	beq.w	40a46e <__aeabi_dmul+0x24a>
  40a5f8:	ea94 0f0c 	teq	r4, ip
  40a5fc:	d10a      	bne.n	40a614 <__aeabi_ddiv+0x19c>
  40a5fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a602:	f47f af34 	bne.w	40a46e <__aeabi_dmul+0x24a>
  40a606:	ea95 0f0c 	teq	r5, ip
  40a60a:	f47f af25 	bne.w	40a458 <__aeabi_dmul+0x234>
  40a60e:	4610      	mov	r0, r2
  40a610:	4619      	mov	r1, r3
  40a612:	e72c      	b.n	40a46e <__aeabi_dmul+0x24a>
  40a614:	ea95 0f0c 	teq	r5, ip
  40a618:	d106      	bne.n	40a628 <__aeabi_ddiv+0x1b0>
  40a61a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a61e:	f43f aefd 	beq.w	40a41c <__aeabi_dmul+0x1f8>
  40a622:	4610      	mov	r0, r2
  40a624:	4619      	mov	r1, r3
  40a626:	e722      	b.n	40a46e <__aeabi_dmul+0x24a>
  40a628:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a62c:	bf18      	it	ne
  40a62e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a632:	f47f aec5 	bne.w	40a3c0 <__aeabi_dmul+0x19c>
  40a636:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40a63a:	f47f af0d 	bne.w	40a458 <__aeabi_dmul+0x234>
  40a63e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40a642:	f47f aeeb 	bne.w	40a41c <__aeabi_dmul+0x1f8>
  40a646:	e712      	b.n	40a46e <__aeabi_dmul+0x24a>

0040a648 <__gedf2>:
  40a648:	f04f 3cff 	mov.w	ip, #4294967295
  40a64c:	e006      	b.n	40a65c <__cmpdf2+0x4>
  40a64e:	bf00      	nop

0040a650 <__ledf2>:
  40a650:	f04f 0c01 	mov.w	ip, #1
  40a654:	e002      	b.n	40a65c <__cmpdf2+0x4>
  40a656:	bf00      	nop

0040a658 <__cmpdf2>:
  40a658:	f04f 0c01 	mov.w	ip, #1
  40a65c:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a660:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a664:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a668:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a66c:	bf18      	it	ne
  40a66e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a672:	d01b      	beq.n	40a6ac <__cmpdf2+0x54>
  40a674:	b001      	add	sp, #4
  40a676:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a67a:	bf0c      	ite	eq
  40a67c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a680:	ea91 0f03 	teqne	r1, r3
  40a684:	bf02      	ittt	eq
  40a686:	ea90 0f02 	teqeq	r0, r2
  40a68a:	2000      	moveq	r0, #0
  40a68c:	4770      	bxeq	lr
  40a68e:	f110 0f00 	cmn.w	r0, #0
  40a692:	ea91 0f03 	teq	r1, r3
  40a696:	bf58      	it	pl
  40a698:	4299      	cmppl	r1, r3
  40a69a:	bf08      	it	eq
  40a69c:	4290      	cmpeq	r0, r2
  40a69e:	bf2c      	ite	cs
  40a6a0:	17d8      	asrcs	r0, r3, #31
  40a6a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a6a6:	f040 0001 	orr.w	r0, r0, #1
  40a6aa:	4770      	bx	lr
  40a6ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a6b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a6b4:	d102      	bne.n	40a6bc <__cmpdf2+0x64>
  40a6b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a6ba:	d107      	bne.n	40a6cc <__cmpdf2+0x74>
  40a6bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a6c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a6c4:	d1d6      	bne.n	40a674 <__cmpdf2+0x1c>
  40a6c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a6ca:	d0d3      	beq.n	40a674 <__cmpdf2+0x1c>
  40a6cc:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a6d0:	4770      	bx	lr
  40a6d2:	bf00      	nop

0040a6d4 <__aeabi_cdrcmple>:
  40a6d4:	4684      	mov	ip, r0
  40a6d6:	4610      	mov	r0, r2
  40a6d8:	4662      	mov	r2, ip
  40a6da:	468c      	mov	ip, r1
  40a6dc:	4619      	mov	r1, r3
  40a6de:	4663      	mov	r3, ip
  40a6e0:	e000      	b.n	40a6e4 <__aeabi_cdcmpeq>
  40a6e2:	bf00      	nop

0040a6e4 <__aeabi_cdcmpeq>:
  40a6e4:	b501      	push	{r0, lr}
  40a6e6:	f7ff ffb7 	bl	40a658 <__cmpdf2>
  40a6ea:	2800      	cmp	r0, #0
  40a6ec:	bf48      	it	mi
  40a6ee:	f110 0f00 	cmnmi.w	r0, #0
  40a6f2:	bd01      	pop	{r0, pc}

0040a6f4 <__aeabi_dcmpeq>:
  40a6f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a6f8:	f7ff fff4 	bl	40a6e4 <__aeabi_cdcmpeq>
  40a6fc:	bf0c      	ite	eq
  40a6fe:	2001      	moveq	r0, #1
  40a700:	2000      	movne	r0, #0
  40a702:	f85d fb08 	ldr.w	pc, [sp], #8
  40a706:	bf00      	nop

0040a708 <__aeabi_dcmplt>:
  40a708:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a70c:	f7ff ffea 	bl	40a6e4 <__aeabi_cdcmpeq>
  40a710:	bf34      	ite	cc
  40a712:	2001      	movcc	r0, #1
  40a714:	2000      	movcs	r0, #0
  40a716:	f85d fb08 	ldr.w	pc, [sp], #8
  40a71a:	bf00      	nop

0040a71c <__aeabi_dcmple>:
  40a71c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a720:	f7ff ffe0 	bl	40a6e4 <__aeabi_cdcmpeq>
  40a724:	bf94      	ite	ls
  40a726:	2001      	movls	r0, #1
  40a728:	2000      	movhi	r0, #0
  40a72a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a72e:	bf00      	nop

0040a730 <__aeabi_dcmpge>:
  40a730:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a734:	f7ff ffce 	bl	40a6d4 <__aeabi_cdrcmple>
  40a738:	bf94      	ite	ls
  40a73a:	2001      	movls	r0, #1
  40a73c:	2000      	movhi	r0, #0
  40a73e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a742:	bf00      	nop

0040a744 <__aeabi_dcmpgt>:
  40a744:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a748:	f7ff ffc4 	bl	40a6d4 <__aeabi_cdrcmple>
  40a74c:	bf34      	ite	cc
  40a74e:	2001      	movcc	r0, #1
  40a750:	2000      	movcs	r0, #0
  40a752:	f85d fb08 	ldr.w	pc, [sp], #8
  40a756:	bf00      	nop

0040a758 <__aeabi_d2iz>:
  40a758:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a75c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a760:	d215      	bcs.n	40a78e <__aeabi_d2iz+0x36>
  40a762:	d511      	bpl.n	40a788 <__aeabi_d2iz+0x30>
  40a764:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a768:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a76c:	d912      	bls.n	40a794 <__aeabi_d2iz+0x3c>
  40a76e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a772:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a776:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a77a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a77e:	fa23 f002 	lsr.w	r0, r3, r2
  40a782:	bf18      	it	ne
  40a784:	4240      	negne	r0, r0
  40a786:	4770      	bx	lr
  40a788:	f04f 0000 	mov.w	r0, #0
  40a78c:	4770      	bx	lr
  40a78e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a792:	d105      	bne.n	40a7a0 <__aeabi_d2iz+0x48>
  40a794:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a798:	bf08      	it	eq
  40a79a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a79e:	4770      	bx	lr
  40a7a0:	f04f 0000 	mov.w	r0, #0
  40a7a4:	4770      	bx	lr
  40a7a6:	bf00      	nop

0040a7a8 <__aeabi_d2f>:
  40a7a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a7ac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40a7b0:	bf24      	itt	cs
  40a7b2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40a7b6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40a7ba:	d90d      	bls.n	40a7d8 <__aeabi_d2f+0x30>
  40a7bc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a7c0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40a7c4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40a7c8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40a7cc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40a7d0:	bf08      	it	eq
  40a7d2:	f020 0001 	biceq.w	r0, r0, #1
  40a7d6:	4770      	bx	lr
  40a7d8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40a7dc:	d121      	bne.n	40a822 <__aeabi_d2f+0x7a>
  40a7de:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40a7e2:	bfbc      	itt	lt
  40a7e4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40a7e8:	4770      	bxlt	lr
  40a7ea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a7ee:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40a7f2:	f1c2 0218 	rsb	r2, r2, #24
  40a7f6:	f1c2 0c20 	rsb	ip, r2, #32
  40a7fa:	fa10 f30c 	lsls.w	r3, r0, ip
  40a7fe:	fa20 f002 	lsr.w	r0, r0, r2
  40a802:	bf18      	it	ne
  40a804:	f040 0001 	orrne.w	r0, r0, #1
  40a808:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a80c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40a810:	fa03 fc0c 	lsl.w	ip, r3, ip
  40a814:	ea40 000c 	orr.w	r0, r0, ip
  40a818:	fa23 f302 	lsr.w	r3, r3, r2
  40a81c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40a820:	e7cc      	b.n	40a7bc <__aeabi_d2f+0x14>
  40a822:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40a826:	d107      	bne.n	40a838 <__aeabi_d2f+0x90>
  40a828:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40a82c:	bf1e      	ittt	ne
  40a82e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40a832:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40a836:	4770      	bxne	lr
  40a838:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40a83c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a840:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a844:	4770      	bx	lr
  40a846:	bf00      	nop

0040a848 <__aeabi_frsub>:
  40a848:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40a84c:	e002      	b.n	40a854 <__addsf3>
  40a84e:	bf00      	nop

0040a850 <__aeabi_fsub>:
  40a850:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040a854 <__addsf3>:
  40a854:	0042      	lsls	r2, r0, #1
  40a856:	bf1f      	itttt	ne
  40a858:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40a85c:	ea92 0f03 	teqne	r2, r3
  40a860:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40a864:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a868:	d06a      	beq.n	40a940 <__addsf3+0xec>
  40a86a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40a86e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40a872:	bfc1      	itttt	gt
  40a874:	18d2      	addgt	r2, r2, r3
  40a876:	4041      	eorgt	r1, r0
  40a878:	4048      	eorgt	r0, r1
  40a87a:	4041      	eorgt	r1, r0
  40a87c:	bfb8      	it	lt
  40a87e:	425b      	neglt	r3, r3
  40a880:	2b19      	cmp	r3, #25
  40a882:	bf88      	it	hi
  40a884:	4770      	bxhi	lr
  40a886:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40a88a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a88e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40a892:	bf18      	it	ne
  40a894:	4240      	negne	r0, r0
  40a896:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a89a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40a89e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40a8a2:	bf18      	it	ne
  40a8a4:	4249      	negne	r1, r1
  40a8a6:	ea92 0f03 	teq	r2, r3
  40a8aa:	d03f      	beq.n	40a92c <__addsf3+0xd8>
  40a8ac:	f1a2 0201 	sub.w	r2, r2, #1
  40a8b0:	fa41 fc03 	asr.w	ip, r1, r3
  40a8b4:	eb10 000c 	adds.w	r0, r0, ip
  40a8b8:	f1c3 0320 	rsb	r3, r3, #32
  40a8bc:	fa01 f103 	lsl.w	r1, r1, r3
  40a8c0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a8c4:	d502      	bpl.n	40a8cc <__addsf3+0x78>
  40a8c6:	4249      	negs	r1, r1
  40a8c8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40a8cc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40a8d0:	d313      	bcc.n	40a8fa <__addsf3+0xa6>
  40a8d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40a8d6:	d306      	bcc.n	40a8e6 <__addsf3+0x92>
  40a8d8:	0840      	lsrs	r0, r0, #1
  40a8da:	ea4f 0131 	mov.w	r1, r1, rrx
  40a8de:	f102 0201 	add.w	r2, r2, #1
  40a8e2:	2afe      	cmp	r2, #254	; 0xfe
  40a8e4:	d251      	bcs.n	40a98a <__addsf3+0x136>
  40a8e6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40a8ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a8ee:	bf08      	it	eq
  40a8f0:	f020 0001 	biceq.w	r0, r0, #1
  40a8f4:	ea40 0003 	orr.w	r0, r0, r3
  40a8f8:	4770      	bx	lr
  40a8fa:	0049      	lsls	r1, r1, #1
  40a8fc:	eb40 0000 	adc.w	r0, r0, r0
  40a900:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40a904:	f1a2 0201 	sub.w	r2, r2, #1
  40a908:	d1ed      	bne.n	40a8e6 <__addsf3+0x92>
  40a90a:	fab0 fc80 	clz	ip, r0
  40a90e:	f1ac 0c08 	sub.w	ip, ip, #8
  40a912:	ebb2 020c 	subs.w	r2, r2, ip
  40a916:	fa00 f00c 	lsl.w	r0, r0, ip
  40a91a:	bfaa      	itet	ge
  40a91c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40a920:	4252      	neglt	r2, r2
  40a922:	4318      	orrge	r0, r3
  40a924:	bfbc      	itt	lt
  40a926:	40d0      	lsrlt	r0, r2
  40a928:	4318      	orrlt	r0, r3
  40a92a:	4770      	bx	lr
  40a92c:	f092 0f00 	teq	r2, #0
  40a930:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40a934:	bf06      	itte	eq
  40a936:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40a93a:	3201      	addeq	r2, #1
  40a93c:	3b01      	subne	r3, #1
  40a93e:	e7b5      	b.n	40a8ac <__addsf3+0x58>
  40a940:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40a944:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40a948:	bf18      	it	ne
  40a94a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a94e:	d021      	beq.n	40a994 <__addsf3+0x140>
  40a950:	ea92 0f03 	teq	r2, r3
  40a954:	d004      	beq.n	40a960 <__addsf3+0x10c>
  40a956:	f092 0f00 	teq	r2, #0
  40a95a:	bf08      	it	eq
  40a95c:	4608      	moveq	r0, r1
  40a95e:	4770      	bx	lr
  40a960:	ea90 0f01 	teq	r0, r1
  40a964:	bf1c      	itt	ne
  40a966:	2000      	movne	r0, #0
  40a968:	4770      	bxne	lr
  40a96a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40a96e:	d104      	bne.n	40a97a <__addsf3+0x126>
  40a970:	0040      	lsls	r0, r0, #1
  40a972:	bf28      	it	cs
  40a974:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40a978:	4770      	bx	lr
  40a97a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40a97e:	bf3c      	itt	cc
  40a980:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40a984:	4770      	bxcc	lr
  40a986:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a98a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40a98e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a992:	4770      	bx	lr
  40a994:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40a998:	bf16      	itet	ne
  40a99a:	4608      	movne	r0, r1
  40a99c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40a9a0:	4601      	movne	r1, r0
  40a9a2:	0242      	lsls	r2, r0, #9
  40a9a4:	bf06      	itte	eq
  40a9a6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40a9aa:	ea90 0f01 	teqeq	r0, r1
  40a9ae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40a9b2:	4770      	bx	lr

0040a9b4 <__aeabi_ui2f>:
  40a9b4:	f04f 0300 	mov.w	r3, #0
  40a9b8:	e004      	b.n	40a9c4 <__aeabi_i2f+0x8>
  40a9ba:	bf00      	nop

0040a9bc <__aeabi_i2f>:
  40a9bc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40a9c0:	bf48      	it	mi
  40a9c2:	4240      	negmi	r0, r0
  40a9c4:	ea5f 0c00 	movs.w	ip, r0
  40a9c8:	bf08      	it	eq
  40a9ca:	4770      	bxeq	lr
  40a9cc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40a9d0:	4601      	mov	r1, r0
  40a9d2:	f04f 0000 	mov.w	r0, #0
  40a9d6:	e01c      	b.n	40aa12 <__aeabi_l2f+0x2a>

0040a9d8 <__aeabi_ul2f>:
  40a9d8:	ea50 0201 	orrs.w	r2, r0, r1
  40a9dc:	bf08      	it	eq
  40a9de:	4770      	bxeq	lr
  40a9e0:	f04f 0300 	mov.w	r3, #0
  40a9e4:	e00a      	b.n	40a9fc <__aeabi_l2f+0x14>
  40a9e6:	bf00      	nop

0040a9e8 <__aeabi_l2f>:
  40a9e8:	ea50 0201 	orrs.w	r2, r0, r1
  40a9ec:	bf08      	it	eq
  40a9ee:	4770      	bxeq	lr
  40a9f0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40a9f4:	d502      	bpl.n	40a9fc <__aeabi_l2f+0x14>
  40a9f6:	4240      	negs	r0, r0
  40a9f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a9fc:	ea5f 0c01 	movs.w	ip, r1
  40aa00:	bf02      	ittt	eq
  40aa02:	4684      	moveq	ip, r0
  40aa04:	4601      	moveq	r1, r0
  40aa06:	2000      	moveq	r0, #0
  40aa08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40aa0c:	bf08      	it	eq
  40aa0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40aa12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40aa16:	fabc f28c 	clz	r2, ip
  40aa1a:	3a08      	subs	r2, #8
  40aa1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40aa20:	db10      	blt.n	40aa44 <__aeabi_l2f+0x5c>
  40aa22:	fa01 fc02 	lsl.w	ip, r1, r2
  40aa26:	4463      	add	r3, ip
  40aa28:	fa00 fc02 	lsl.w	ip, r0, r2
  40aa2c:	f1c2 0220 	rsb	r2, r2, #32
  40aa30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40aa34:	fa20 f202 	lsr.w	r2, r0, r2
  40aa38:	eb43 0002 	adc.w	r0, r3, r2
  40aa3c:	bf08      	it	eq
  40aa3e:	f020 0001 	biceq.w	r0, r0, #1
  40aa42:	4770      	bx	lr
  40aa44:	f102 0220 	add.w	r2, r2, #32
  40aa48:	fa01 fc02 	lsl.w	ip, r1, r2
  40aa4c:	f1c2 0220 	rsb	r2, r2, #32
  40aa50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40aa54:	fa21 f202 	lsr.w	r2, r1, r2
  40aa58:	eb43 0002 	adc.w	r0, r3, r2
  40aa5c:	bf08      	it	eq
  40aa5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40aa62:	4770      	bx	lr

0040aa64 <__aeabi_fmul>:
  40aa64:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40aa68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40aa6c:	bf1e      	ittt	ne
  40aa6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40aa72:	ea92 0f0c 	teqne	r2, ip
  40aa76:	ea93 0f0c 	teqne	r3, ip
  40aa7a:	d06f      	beq.n	40ab5c <__aeabi_fmul+0xf8>
  40aa7c:	441a      	add	r2, r3
  40aa7e:	ea80 0c01 	eor.w	ip, r0, r1
  40aa82:	0240      	lsls	r0, r0, #9
  40aa84:	bf18      	it	ne
  40aa86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40aa8a:	d01e      	beq.n	40aaca <__aeabi_fmul+0x66>
  40aa8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40aa90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40aa94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40aa98:	fba0 3101 	umull	r3, r1, r0, r1
  40aa9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40aaa0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40aaa4:	bf3e      	ittt	cc
  40aaa6:	0049      	lslcc	r1, r1, #1
  40aaa8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40aaac:	005b      	lslcc	r3, r3, #1
  40aaae:	ea40 0001 	orr.w	r0, r0, r1
  40aab2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40aab6:	2afd      	cmp	r2, #253	; 0xfd
  40aab8:	d81d      	bhi.n	40aaf6 <__aeabi_fmul+0x92>
  40aaba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40aabe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40aac2:	bf08      	it	eq
  40aac4:	f020 0001 	biceq.w	r0, r0, #1
  40aac8:	4770      	bx	lr
  40aaca:	f090 0f00 	teq	r0, #0
  40aace:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40aad2:	bf08      	it	eq
  40aad4:	0249      	lsleq	r1, r1, #9
  40aad6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40aada:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40aade:	3a7f      	subs	r2, #127	; 0x7f
  40aae0:	bfc2      	ittt	gt
  40aae2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40aae6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40aaea:	4770      	bxgt	lr
  40aaec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40aaf0:	f04f 0300 	mov.w	r3, #0
  40aaf4:	3a01      	subs	r2, #1
  40aaf6:	dc5d      	bgt.n	40abb4 <__aeabi_fmul+0x150>
  40aaf8:	f112 0f19 	cmn.w	r2, #25
  40aafc:	bfdc      	itt	le
  40aafe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40ab02:	4770      	bxle	lr
  40ab04:	f1c2 0200 	rsb	r2, r2, #0
  40ab08:	0041      	lsls	r1, r0, #1
  40ab0a:	fa21 f102 	lsr.w	r1, r1, r2
  40ab0e:	f1c2 0220 	rsb	r2, r2, #32
  40ab12:	fa00 fc02 	lsl.w	ip, r0, r2
  40ab16:	ea5f 0031 	movs.w	r0, r1, rrx
  40ab1a:	f140 0000 	adc.w	r0, r0, #0
  40ab1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40ab22:	bf08      	it	eq
  40ab24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40ab28:	4770      	bx	lr
  40ab2a:	f092 0f00 	teq	r2, #0
  40ab2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40ab32:	bf02      	ittt	eq
  40ab34:	0040      	lsleq	r0, r0, #1
  40ab36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40ab3a:	3a01      	subeq	r2, #1
  40ab3c:	d0f9      	beq.n	40ab32 <__aeabi_fmul+0xce>
  40ab3e:	ea40 000c 	orr.w	r0, r0, ip
  40ab42:	f093 0f00 	teq	r3, #0
  40ab46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40ab4a:	bf02      	ittt	eq
  40ab4c:	0049      	lsleq	r1, r1, #1
  40ab4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40ab52:	3b01      	subeq	r3, #1
  40ab54:	d0f9      	beq.n	40ab4a <__aeabi_fmul+0xe6>
  40ab56:	ea41 010c 	orr.w	r1, r1, ip
  40ab5a:	e78f      	b.n	40aa7c <__aeabi_fmul+0x18>
  40ab5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40ab60:	ea92 0f0c 	teq	r2, ip
  40ab64:	bf18      	it	ne
  40ab66:	ea93 0f0c 	teqne	r3, ip
  40ab6a:	d00a      	beq.n	40ab82 <__aeabi_fmul+0x11e>
  40ab6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40ab70:	bf18      	it	ne
  40ab72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40ab76:	d1d8      	bne.n	40ab2a <__aeabi_fmul+0xc6>
  40ab78:	ea80 0001 	eor.w	r0, r0, r1
  40ab7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40ab80:	4770      	bx	lr
  40ab82:	f090 0f00 	teq	r0, #0
  40ab86:	bf17      	itett	ne
  40ab88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40ab8c:	4608      	moveq	r0, r1
  40ab8e:	f091 0f00 	teqne	r1, #0
  40ab92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40ab96:	d014      	beq.n	40abc2 <__aeabi_fmul+0x15e>
  40ab98:	ea92 0f0c 	teq	r2, ip
  40ab9c:	d101      	bne.n	40aba2 <__aeabi_fmul+0x13e>
  40ab9e:	0242      	lsls	r2, r0, #9
  40aba0:	d10f      	bne.n	40abc2 <__aeabi_fmul+0x15e>
  40aba2:	ea93 0f0c 	teq	r3, ip
  40aba6:	d103      	bne.n	40abb0 <__aeabi_fmul+0x14c>
  40aba8:	024b      	lsls	r3, r1, #9
  40abaa:	bf18      	it	ne
  40abac:	4608      	movne	r0, r1
  40abae:	d108      	bne.n	40abc2 <__aeabi_fmul+0x15e>
  40abb0:	ea80 0001 	eor.w	r0, r0, r1
  40abb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40abb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40abbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40abc0:	4770      	bx	lr
  40abc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40abc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40abca:	4770      	bx	lr

0040abcc <__aeabi_fdiv>:
  40abcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40abd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40abd4:	bf1e      	ittt	ne
  40abd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40abda:	ea92 0f0c 	teqne	r2, ip
  40abde:	ea93 0f0c 	teqne	r3, ip
  40abe2:	d069      	beq.n	40acb8 <__aeabi_fdiv+0xec>
  40abe4:	eba2 0203 	sub.w	r2, r2, r3
  40abe8:	ea80 0c01 	eor.w	ip, r0, r1
  40abec:	0249      	lsls	r1, r1, #9
  40abee:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40abf2:	d037      	beq.n	40ac64 <__aeabi_fdiv+0x98>
  40abf4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40abf8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40abfc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40ac00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40ac04:	428b      	cmp	r3, r1
  40ac06:	bf38      	it	cc
  40ac08:	005b      	lslcc	r3, r3, #1
  40ac0a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40ac0e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40ac12:	428b      	cmp	r3, r1
  40ac14:	bf24      	itt	cs
  40ac16:	1a5b      	subcs	r3, r3, r1
  40ac18:	ea40 000c 	orrcs.w	r0, r0, ip
  40ac1c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40ac20:	bf24      	itt	cs
  40ac22:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40ac26:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40ac2a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40ac2e:	bf24      	itt	cs
  40ac30:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40ac34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40ac38:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40ac3c:	bf24      	itt	cs
  40ac3e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40ac42:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40ac46:	011b      	lsls	r3, r3, #4
  40ac48:	bf18      	it	ne
  40ac4a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40ac4e:	d1e0      	bne.n	40ac12 <__aeabi_fdiv+0x46>
  40ac50:	2afd      	cmp	r2, #253	; 0xfd
  40ac52:	f63f af50 	bhi.w	40aaf6 <__aeabi_fmul+0x92>
  40ac56:	428b      	cmp	r3, r1
  40ac58:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40ac5c:	bf08      	it	eq
  40ac5e:	f020 0001 	biceq.w	r0, r0, #1
  40ac62:	4770      	bx	lr
  40ac64:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40ac68:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40ac6c:	327f      	adds	r2, #127	; 0x7f
  40ac6e:	bfc2      	ittt	gt
  40ac70:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40ac74:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40ac78:	4770      	bxgt	lr
  40ac7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40ac7e:	f04f 0300 	mov.w	r3, #0
  40ac82:	3a01      	subs	r2, #1
  40ac84:	e737      	b.n	40aaf6 <__aeabi_fmul+0x92>
  40ac86:	f092 0f00 	teq	r2, #0
  40ac8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40ac8e:	bf02      	ittt	eq
  40ac90:	0040      	lsleq	r0, r0, #1
  40ac92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40ac96:	3a01      	subeq	r2, #1
  40ac98:	d0f9      	beq.n	40ac8e <__aeabi_fdiv+0xc2>
  40ac9a:	ea40 000c 	orr.w	r0, r0, ip
  40ac9e:	f093 0f00 	teq	r3, #0
  40aca2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40aca6:	bf02      	ittt	eq
  40aca8:	0049      	lsleq	r1, r1, #1
  40acaa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40acae:	3b01      	subeq	r3, #1
  40acb0:	d0f9      	beq.n	40aca6 <__aeabi_fdiv+0xda>
  40acb2:	ea41 010c 	orr.w	r1, r1, ip
  40acb6:	e795      	b.n	40abe4 <__aeabi_fdiv+0x18>
  40acb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40acbc:	ea92 0f0c 	teq	r2, ip
  40acc0:	d108      	bne.n	40acd4 <__aeabi_fdiv+0x108>
  40acc2:	0242      	lsls	r2, r0, #9
  40acc4:	f47f af7d 	bne.w	40abc2 <__aeabi_fmul+0x15e>
  40acc8:	ea93 0f0c 	teq	r3, ip
  40accc:	f47f af70 	bne.w	40abb0 <__aeabi_fmul+0x14c>
  40acd0:	4608      	mov	r0, r1
  40acd2:	e776      	b.n	40abc2 <__aeabi_fmul+0x15e>
  40acd4:	ea93 0f0c 	teq	r3, ip
  40acd8:	d104      	bne.n	40ace4 <__aeabi_fdiv+0x118>
  40acda:	024b      	lsls	r3, r1, #9
  40acdc:	f43f af4c 	beq.w	40ab78 <__aeabi_fmul+0x114>
  40ace0:	4608      	mov	r0, r1
  40ace2:	e76e      	b.n	40abc2 <__aeabi_fmul+0x15e>
  40ace4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40ace8:	bf18      	it	ne
  40acea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40acee:	d1ca      	bne.n	40ac86 <__aeabi_fdiv+0xba>
  40acf0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40acf4:	f47f af5c 	bne.w	40abb0 <__aeabi_fmul+0x14c>
  40acf8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40acfc:	f47f af3c 	bne.w	40ab78 <__aeabi_fmul+0x114>
  40ad00:	e75f      	b.n	40abc2 <__aeabi_fmul+0x15e>
  40ad02:	bf00      	nop

0040ad04 <__gesf2>:
  40ad04:	f04f 3cff 	mov.w	ip, #4294967295
  40ad08:	e006      	b.n	40ad18 <__cmpsf2+0x4>
  40ad0a:	bf00      	nop

0040ad0c <__lesf2>:
  40ad0c:	f04f 0c01 	mov.w	ip, #1
  40ad10:	e002      	b.n	40ad18 <__cmpsf2+0x4>
  40ad12:	bf00      	nop

0040ad14 <__cmpsf2>:
  40ad14:	f04f 0c01 	mov.w	ip, #1
  40ad18:	f84d cd04 	str.w	ip, [sp, #-4]!
  40ad1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40ad20:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40ad24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40ad28:	bf18      	it	ne
  40ad2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40ad2e:	d011      	beq.n	40ad54 <__cmpsf2+0x40>
  40ad30:	b001      	add	sp, #4
  40ad32:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40ad36:	bf18      	it	ne
  40ad38:	ea90 0f01 	teqne	r0, r1
  40ad3c:	bf58      	it	pl
  40ad3e:	ebb2 0003 	subspl.w	r0, r2, r3
  40ad42:	bf88      	it	hi
  40ad44:	17c8      	asrhi	r0, r1, #31
  40ad46:	bf38      	it	cc
  40ad48:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40ad4c:	bf18      	it	ne
  40ad4e:	f040 0001 	orrne.w	r0, r0, #1
  40ad52:	4770      	bx	lr
  40ad54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40ad58:	d102      	bne.n	40ad60 <__cmpsf2+0x4c>
  40ad5a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40ad5e:	d105      	bne.n	40ad6c <__cmpsf2+0x58>
  40ad60:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40ad64:	d1e4      	bne.n	40ad30 <__cmpsf2+0x1c>
  40ad66:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40ad6a:	d0e1      	beq.n	40ad30 <__cmpsf2+0x1c>
  40ad6c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40ad70:	4770      	bx	lr
  40ad72:	bf00      	nop

0040ad74 <__aeabi_cfrcmple>:
  40ad74:	4684      	mov	ip, r0
  40ad76:	4608      	mov	r0, r1
  40ad78:	4661      	mov	r1, ip
  40ad7a:	e7ff      	b.n	40ad7c <__aeabi_cfcmpeq>

0040ad7c <__aeabi_cfcmpeq>:
  40ad7c:	b50f      	push	{r0, r1, r2, r3, lr}
  40ad7e:	f7ff ffc9 	bl	40ad14 <__cmpsf2>
  40ad82:	2800      	cmp	r0, #0
  40ad84:	bf48      	it	mi
  40ad86:	f110 0f00 	cmnmi.w	r0, #0
  40ad8a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040ad8c <__aeabi_fcmpeq>:
  40ad8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ad90:	f7ff fff4 	bl	40ad7c <__aeabi_cfcmpeq>
  40ad94:	bf0c      	ite	eq
  40ad96:	2001      	moveq	r0, #1
  40ad98:	2000      	movne	r0, #0
  40ad9a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ad9e:	bf00      	nop

0040ada0 <__aeabi_fcmplt>:
  40ada0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ada4:	f7ff ffea 	bl	40ad7c <__aeabi_cfcmpeq>
  40ada8:	bf34      	ite	cc
  40adaa:	2001      	movcc	r0, #1
  40adac:	2000      	movcs	r0, #0
  40adae:	f85d fb08 	ldr.w	pc, [sp], #8
  40adb2:	bf00      	nop

0040adb4 <__aeabi_fcmple>:
  40adb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40adb8:	f7ff ffe0 	bl	40ad7c <__aeabi_cfcmpeq>
  40adbc:	bf94      	ite	ls
  40adbe:	2001      	movls	r0, #1
  40adc0:	2000      	movhi	r0, #0
  40adc2:	f85d fb08 	ldr.w	pc, [sp], #8
  40adc6:	bf00      	nop

0040adc8 <__aeabi_fcmpge>:
  40adc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40adcc:	f7ff ffd2 	bl	40ad74 <__aeabi_cfrcmple>
  40add0:	bf94      	ite	ls
  40add2:	2001      	movls	r0, #1
  40add4:	2000      	movhi	r0, #0
  40add6:	f85d fb08 	ldr.w	pc, [sp], #8
  40adda:	bf00      	nop

0040addc <__aeabi_fcmpgt>:
  40addc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ade0:	f7ff ffc8 	bl	40ad74 <__aeabi_cfrcmple>
  40ade4:	bf34      	ite	cc
  40ade6:	2001      	movcc	r0, #1
  40ade8:	2000      	movcs	r0, #0
  40adea:	f85d fb08 	ldr.w	pc, [sp], #8
  40adee:	bf00      	nop

0040adf0 <__aeabi_f2uiz>:
  40adf0:	0042      	lsls	r2, r0, #1
  40adf2:	d20e      	bcs.n	40ae12 <__aeabi_f2uiz+0x22>
  40adf4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40adf8:	d30b      	bcc.n	40ae12 <__aeabi_f2uiz+0x22>
  40adfa:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40adfe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40ae02:	d409      	bmi.n	40ae18 <__aeabi_f2uiz+0x28>
  40ae04:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40ae08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ae0c:	fa23 f002 	lsr.w	r0, r3, r2
  40ae10:	4770      	bx	lr
  40ae12:	f04f 0000 	mov.w	r0, #0
  40ae16:	4770      	bx	lr
  40ae18:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40ae1c:	d101      	bne.n	40ae22 <__aeabi_f2uiz+0x32>
  40ae1e:	0242      	lsls	r2, r0, #9
  40ae20:	d102      	bne.n	40ae28 <__aeabi_f2uiz+0x38>
  40ae22:	f04f 30ff 	mov.w	r0, #4294967295
  40ae26:	4770      	bx	lr
  40ae28:	f04f 0000 	mov.w	r0, #0
  40ae2c:	4770      	bx	lr
  40ae2e:	bf00      	nop

0040ae30 <atoff>:
  40ae30:	2100      	movs	r1, #0
  40ae32:	f001 bbf9 	b.w	40c628 <strtof>
  40ae36:	bf00      	nop

0040ae38 <atoi>:
  40ae38:	2100      	movs	r1, #0
  40ae3a:	220a      	movs	r2, #10
  40ae3c:	f001 bcd0 	b.w	40c7e0 <strtol>

0040ae40 <__libc_init_array>:
  40ae40:	b570      	push	{r4, r5, r6, lr}
  40ae42:	4e0f      	ldr	r6, [pc, #60]	; (40ae80 <__libc_init_array+0x40>)
  40ae44:	4d0f      	ldr	r5, [pc, #60]	; (40ae84 <__libc_init_array+0x44>)
  40ae46:	1b76      	subs	r6, r6, r5
  40ae48:	10b6      	asrs	r6, r6, #2
  40ae4a:	d007      	beq.n	40ae5c <__libc_init_array+0x1c>
  40ae4c:	3d04      	subs	r5, #4
  40ae4e:	2400      	movs	r4, #0
  40ae50:	3401      	adds	r4, #1
  40ae52:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40ae56:	4798      	blx	r3
  40ae58:	42a6      	cmp	r6, r4
  40ae5a:	d1f9      	bne.n	40ae50 <__libc_init_array+0x10>
  40ae5c:	4e0a      	ldr	r6, [pc, #40]	; (40ae88 <__libc_init_array+0x48>)
  40ae5e:	4d0b      	ldr	r5, [pc, #44]	; (40ae8c <__libc_init_array+0x4c>)
  40ae60:	f008 ffac 	bl	413dbc <_init>
  40ae64:	1b76      	subs	r6, r6, r5
  40ae66:	10b6      	asrs	r6, r6, #2
  40ae68:	d008      	beq.n	40ae7c <__libc_init_array+0x3c>
  40ae6a:	3d04      	subs	r5, #4
  40ae6c:	2400      	movs	r4, #0
  40ae6e:	3401      	adds	r4, #1
  40ae70:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40ae74:	4798      	blx	r3
  40ae76:	42a6      	cmp	r6, r4
  40ae78:	d1f9      	bne.n	40ae6e <__libc_init_array+0x2e>
  40ae7a:	bd70      	pop	{r4, r5, r6, pc}
  40ae7c:	bd70      	pop	{r4, r5, r6, pc}
  40ae7e:	bf00      	nop
  40ae80:	00413dc8 	.word	0x00413dc8
  40ae84:	00413dc8 	.word	0x00413dc8
  40ae88:	00413dd0 	.word	0x00413dd0
  40ae8c:	00413dc8 	.word	0x00413dc8

0040ae90 <iprintf>:
  40ae90:	b40f      	push	{r0, r1, r2, r3}
  40ae92:	b510      	push	{r4, lr}
  40ae94:	4b07      	ldr	r3, [pc, #28]	; (40aeb4 <iprintf+0x24>)
  40ae96:	b082      	sub	sp, #8
  40ae98:	ac04      	add	r4, sp, #16
  40ae9a:	f854 2b04 	ldr.w	r2, [r4], #4
  40ae9e:	6818      	ldr	r0, [r3, #0]
  40aea0:	4623      	mov	r3, r4
  40aea2:	6881      	ldr	r1, [r0, #8]
  40aea4:	9401      	str	r4, [sp, #4]
  40aea6:	f002 ff53 	bl	40dd50 <_vfiprintf_r>
  40aeaa:	b002      	add	sp, #8
  40aeac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40aeb0:	b004      	add	sp, #16
  40aeb2:	4770      	bx	lr
  40aeb4:	20000580 	.word	0x20000580

0040aeb8 <memcmp>:
  40aeb8:	2a03      	cmp	r2, #3
  40aeba:	b470      	push	{r4, r5, r6}
  40aebc:	d928      	bls.n	40af10 <memcmp+0x58>
  40aebe:	ea40 0301 	orr.w	r3, r0, r1
  40aec2:	079b      	lsls	r3, r3, #30
  40aec4:	d013      	beq.n	40aeee <memcmp+0x36>
  40aec6:	7805      	ldrb	r5, [r0, #0]
  40aec8:	780c      	ldrb	r4, [r1, #0]
  40aeca:	42a5      	cmp	r5, r4
  40aecc:	d124      	bne.n	40af18 <memcmp+0x60>
  40aece:	3a01      	subs	r2, #1
  40aed0:	2300      	movs	r3, #0
  40aed2:	e005      	b.n	40aee0 <memcmp+0x28>
  40aed4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  40aed8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40aedc:	42a5      	cmp	r5, r4
  40aede:	d11b      	bne.n	40af18 <memcmp+0x60>
  40aee0:	4293      	cmp	r3, r2
  40aee2:	f103 0301 	add.w	r3, r3, #1
  40aee6:	d1f5      	bne.n	40aed4 <memcmp+0x1c>
  40aee8:	2000      	movs	r0, #0
  40aeea:	bc70      	pop	{r4, r5, r6}
  40aeec:	4770      	bx	lr
  40aeee:	460c      	mov	r4, r1
  40aef0:	4603      	mov	r3, r0
  40aef2:	6825      	ldr	r5, [r4, #0]
  40aef4:	681e      	ldr	r6, [r3, #0]
  40aef6:	4621      	mov	r1, r4
  40aef8:	42ae      	cmp	r6, r5
  40aefa:	4618      	mov	r0, r3
  40aefc:	f104 0404 	add.w	r4, r4, #4
  40af00:	f103 0304 	add.w	r3, r3, #4
  40af04:	d104      	bne.n	40af10 <memcmp+0x58>
  40af06:	3a04      	subs	r2, #4
  40af08:	2a03      	cmp	r2, #3
  40af0a:	4618      	mov	r0, r3
  40af0c:	4621      	mov	r1, r4
  40af0e:	d8f0      	bhi.n	40aef2 <memcmp+0x3a>
  40af10:	2a00      	cmp	r2, #0
  40af12:	d1d8      	bne.n	40aec6 <memcmp+0xe>
  40af14:	4610      	mov	r0, r2
  40af16:	e7e8      	b.n	40aeea <memcmp+0x32>
  40af18:	1b28      	subs	r0, r5, r4
  40af1a:	bc70      	pop	{r4, r5, r6}
  40af1c:	4770      	bx	lr
  40af1e:	bf00      	nop

0040af20 <memcpy>:
  40af20:	4684      	mov	ip, r0
  40af22:	ea41 0300 	orr.w	r3, r1, r0
  40af26:	f013 0303 	ands.w	r3, r3, #3
  40af2a:	d149      	bne.n	40afc0 <memcpy+0xa0>
  40af2c:	3a40      	subs	r2, #64	; 0x40
  40af2e:	d323      	bcc.n	40af78 <memcpy+0x58>
  40af30:	680b      	ldr	r3, [r1, #0]
  40af32:	6003      	str	r3, [r0, #0]
  40af34:	684b      	ldr	r3, [r1, #4]
  40af36:	6043      	str	r3, [r0, #4]
  40af38:	688b      	ldr	r3, [r1, #8]
  40af3a:	6083      	str	r3, [r0, #8]
  40af3c:	68cb      	ldr	r3, [r1, #12]
  40af3e:	60c3      	str	r3, [r0, #12]
  40af40:	690b      	ldr	r3, [r1, #16]
  40af42:	6103      	str	r3, [r0, #16]
  40af44:	694b      	ldr	r3, [r1, #20]
  40af46:	6143      	str	r3, [r0, #20]
  40af48:	698b      	ldr	r3, [r1, #24]
  40af4a:	6183      	str	r3, [r0, #24]
  40af4c:	69cb      	ldr	r3, [r1, #28]
  40af4e:	61c3      	str	r3, [r0, #28]
  40af50:	6a0b      	ldr	r3, [r1, #32]
  40af52:	6203      	str	r3, [r0, #32]
  40af54:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40af56:	6243      	str	r3, [r0, #36]	; 0x24
  40af58:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40af5a:	6283      	str	r3, [r0, #40]	; 0x28
  40af5c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40af5e:	62c3      	str	r3, [r0, #44]	; 0x2c
  40af60:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40af62:	6303      	str	r3, [r0, #48]	; 0x30
  40af64:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40af66:	6343      	str	r3, [r0, #52]	; 0x34
  40af68:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40af6a:	6383      	str	r3, [r0, #56]	; 0x38
  40af6c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40af6e:	63c3      	str	r3, [r0, #60]	; 0x3c
  40af70:	3040      	adds	r0, #64	; 0x40
  40af72:	3140      	adds	r1, #64	; 0x40
  40af74:	3a40      	subs	r2, #64	; 0x40
  40af76:	d2db      	bcs.n	40af30 <memcpy+0x10>
  40af78:	3230      	adds	r2, #48	; 0x30
  40af7a:	d30b      	bcc.n	40af94 <memcpy+0x74>
  40af7c:	680b      	ldr	r3, [r1, #0]
  40af7e:	6003      	str	r3, [r0, #0]
  40af80:	684b      	ldr	r3, [r1, #4]
  40af82:	6043      	str	r3, [r0, #4]
  40af84:	688b      	ldr	r3, [r1, #8]
  40af86:	6083      	str	r3, [r0, #8]
  40af88:	68cb      	ldr	r3, [r1, #12]
  40af8a:	60c3      	str	r3, [r0, #12]
  40af8c:	3010      	adds	r0, #16
  40af8e:	3110      	adds	r1, #16
  40af90:	3a10      	subs	r2, #16
  40af92:	d2f3      	bcs.n	40af7c <memcpy+0x5c>
  40af94:	320c      	adds	r2, #12
  40af96:	d305      	bcc.n	40afa4 <memcpy+0x84>
  40af98:	f851 3b04 	ldr.w	r3, [r1], #4
  40af9c:	f840 3b04 	str.w	r3, [r0], #4
  40afa0:	3a04      	subs	r2, #4
  40afa2:	d2f9      	bcs.n	40af98 <memcpy+0x78>
  40afa4:	3204      	adds	r2, #4
  40afa6:	d008      	beq.n	40afba <memcpy+0x9a>
  40afa8:	07d2      	lsls	r2, r2, #31
  40afaa:	bf1c      	itt	ne
  40afac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40afb0:	f800 3b01 	strbne.w	r3, [r0], #1
  40afb4:	d301      	bcc.n	40afba <memcpy+0x9a>
  40afb6:	880b      	ldrh	r3, [r1, #0]
  40afb8:	8003      	strh	r3, [r0, #0]
  40afba:	4660      	mov	r0, ip
  40afbc:	4770      	bx	lr
  40afbe:	bf00      	nop
  40afc0:	2a08      	cmp	r2, #8
  40afc2:	d313      	bcc.n	40afec <memcpy+0xcc>
  40afc4:	078b      	lsls	r3, r1, #30
  40afc6:	d0b1      	beq.n	40af2c <memcpy+0xc>
  40afc8:	f010 0303 	ands.w	r3, r0, #3
  40afcc:	d0ae      	beq.n	40af2c <memcpy+0xc>
  40afce:	f1c3 0304 	rsb	r3, r3, #4
  40afd2:	1ad2      	subs	r2, r2, r3
  40afd4:	07db      	lsls	r3, r3, #31
  40afd6:	bf1c      	itt	ne
  40afd8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40afdc:	f800 3b01 	strbne.w	r3, [r0], #1
  40afe0:	d3a4      	bcc.n	40af2c <memcpy+0xc>
  40afe2:	f831 3b02 	ldrh.w	r3, [r1], #2
  40afe6:	f820 3b02 	strh.w	r3, [r0], #2
  40afea:	e79f      	b.n	40af2c <memcpy+0xc>
  40afec:	3a04      	subs	r2, #4
  40afee:	d3d9      	bcc.n	40afa4 <memcpy+0x84>
  40aff0:	3a01      	subs	r2, #1
  40aff2:	f811 3b01 	ldrb.w	r3, [r1], #1
  40aff6:	f800 3b01 	strb.w	r3, [r0], #1
  40affa:	d2f9      	bcs.n	40aff0 <memcpy+0xd0>
  40affc:	780b      	ldrb	r3, [r1, #0]
  40affe:	7003      	strb	r3, [r0, #0]
  40b000:	784b      	ldrb	r3, [r1, #1]
  40b002:	7043      	strb	r3, [r0, #1]
  40b004:	788b      	ldrb	r3, [r1, #2]
  40b006:	7083      	strb	r3, [r0, #2]
  40b008:	4660      	mov	r0, ip
  40b00a:	4770      	bx	lr

0040b00c <memset>:
  40b00c:	b4f0      	push	{r4, r5, r6, r7}
  40b00e:	0784      	lsls	r4, r0, #30
  40b010:	d043      	beq.n	40b09a <memset+0x8e>
  40b012:	1e54      	subs	r4, r2, #1
  40b014:	2a00      	cmp	r2, #0
  40b016:	d03e      	beq.n	40b096 <memset+0x8a>
  40b018:	b2cd      	uxtb	r5, r1
  40b01a:	4603      	mov	r3, r0
  40b01c:	e003      	b.n	40b026 <memset+0x1a>
  40b01e:	1e62      	subs	r2, r4, #1
  40b020:	2c00      	cmp	r4, #0
  40b022:	d038      	beq.n	40b096 <memset+0x8a>
  40b024:	4614      	mov	r4, r2
  40b026:	f803 5b01 	strb.w	r5, [r3], #1
  40b02a:	079a      	lsls	r2, r3, #30
  40b02c:	d1f7      	bne.n	40b01e <memset+0x12>
  40b02e:	2c03      	cmp	r4, #3
  40b030:	d92a      	bls.n	40b088 <memset+0x7c>
  40b032:	b2cd      	uxtb	r5, r1
  40b034:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40b038:	2c0f      	cmp	r4, #15
  40b03a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40b03e:	d915      	bls.n	40b06c <memset+0x60>
  40b040:	f1a4 0710 	sub.w	r7, r4, #16
  40b044:	093f      	lsrs	r7, r7, #4
  40b046:	f103 0610 	add.w	r6, r3, #16
  40b04a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40b04e:	461a      	mov	r2, r3
  40b050:	6015      	str	r5, [r2, #0]
  40b052:	6055      	str	r5, [r2, #4]
  40b054:	6095      	str	r5, [r2, #8]
  40b056:	60d5      	str	r5, [r2, #12]
  40b058:	3210      	adds	r2, #16
  40b05a:	42b2      	cmp	r2, r6
  40b05c:	d1f8      	bne.n	40b050 <memset+0x44>
  40b05e:	f004 040f 	and.w	r4, r4, #15
  40b062:	3701      	adds	r7, #1
  40b064:	2c03      	cmp	r4, #3
  40b066:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40b06a:	d90d      	bls.n	40b088 <memset+0x7c>
  40b06c:	461e      	mov	r6, r3
  40b06e:	4622      	mov	r2, r4
  40b070:	3a04      	subs	r2, #4
  40b072:	2a03      	cmp	r2, #3
  40b074:	f846 5b04 	str.w	r5, [r6], #4
  40b078:	d8fa      	bhi.n	40b070 <memset+0x64>
  40b07a:	1f22      	subs	r2, r4, #4
  40b07c:	f022 0203 	bic.w	r2, r2, #3
  40b080:	3204      	adds	r2, #4
  40b082:	4413      	add	r3, r2
  40b084:	f004 0403 	and.w	r4, r4, #3
  40b088:	b12c      	cbz	r4, 40b096 <memset+0x8a>
  40b08a:	b2c9      	uxtb	r1, r1
  40b08c:	441c      	add	r4, r3
  40b08e:	f803 1b01 	strb.w	r1, [r3], #1
  40b092:	42a3      	cmp	r3, r4
  40b094:	d1fb      	bne.n	40b08e <memset+0x82>
  40b096:	bcf0      	pop	{r4, r5, r6, r7}
  40b098:	4770      	bx	lr
  40b09a:	4614      	mov	r4, r2
  40b09c:	4603      	mov	r3, r0
  40b09e:	e7c6      	b.n	40b02e <memset+0x22>

0040b0a0 <setbuf>:
  40b0a0:	2900      	cmp	r1, #0
  40b0a2:	bf0c      	ite	eq
  40b0a4:	2202      	moveq	r2, #2
  40b0a6:	2200      	movne	r2, #0
  40b0a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40b0ac:	f000 b800 	b.w	40b0b0 <setvbuf>

0040b0b0 <setvbuf>:
  40b0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b0b4:	4d3c      	ldr	r5, [pc, #240]	; (40b1a8 <setvbuf+0xf8>)
  40b0b6:	4604      	mov	r4, r0
  40b0b8:	682d      	ldr	r5, [r5, #0]
  40b0ba:	4688      	mov	r8, r1
  40b0bc:	4616      	mov	r6, r2
  40b0be:	461f      	mov	r7, r3
  40b0c0:	b115      	cbz	r5, 40b0c8 <setvbuf+0x18>
  40b0c2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40b0c4:	2b00      	cmp	r3, #0
  40b0c6:	d04f      	beq.n	40b168 <setvbuf+0xb8>
  40b0c8:	2e02      	cmp	r6, #2
  40b0ca:	d830      	bhi.n	40b12e <setvbuf+0x7e>
  40b0cc:	2f00      	cmp	r7, #0
  40b0ce:	db2e      	blt.n	40b12e <setvbuf+0x7e>
  40b0d0:	4628      	mov	r0, r5
  40b0d2:	4621      	mov	r1, r4
  40b0d4:	f004 fd98 	bl	40fc08 <_fflush_r>
  40b0d8:	89a3      	ldrh	r3, [r4, #12]
  40b0da:	2200      	movs	r2, #0
  40b0dc:	6062      	str	r2, [r4, #4]
  40b0de:	61a2      	str	r2, [r4, #24]
  40b0e0:	061a      	lsls	r2, r3, #24
  40b0e2:	d428      	bmi.n	40b136 <setvbuf+0x86>
  40b0e4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40b0e8:	b29b      	uxth	r3, r3
  40b0ea:	2e02      	cmp	r6, #2
  40b0ec:	81a3      	strh	r3, [r4, #12]
  40b0ee:	d02d      	beq.n	40b14c <setvbuf+0x9c>
  40b0f0:	f1b8 0f00 	cmp.w	r8, #0
  40b0f4:	d03c      	beq.n	40b170 <setvbuf+0xc0>
  40b0f6:	2e01      	cmp	r6, #1
  40b0f8:	d013      	beq.n	40b122 <setvbuf+0x72>
  40b0fa:	b29b      	uxth	r3, r3
  40b0fc:	f003 0008 	and.w	r0, r3, #8
  40b100:	4a2a      	ldr	r2, [pc, #168]	; (40b1ac <setvbuf+0xfc>)
  40b102:	b280      	uxth	r0, r0
  40b104:	63ea      	str	r2, [r5, #60]	; 0x3c
  40b106:	f8c4 8000 	str.w	r8, [r4]
  40b10a:	f8c4 8010 	str.w	r8, [r4, #16]
  40b10e:	6167      	str	r7, [r4, #20]
  40b110:	b178      	cbz	r0, 40b132 <setvbuf+0x82>
  40b112:	f013 0f03 	tst.w	r3, #3
  40b116:	bf18      	it	ne
  40b118:	2700      	movne	r7, #0
  40b11a:	60a7      	str	r7, [r4, #8]
  40b11c:	2000      	movs	r0, #0
  40b11e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b122:	f043 0301 	orr.w	r3, r3, #1
  40b126:	427a      	negs	r2, r7
  40b128:	81a3      	strh	r3, [r4, #12]
  40b12a:	61a2      	str	r2, [r4, #24]
  40b12c:	e7e5      	b.n	40b0fa <setvbuf+0x4a>
  40b12e:	f04f 30ff 	mov.w	r0, #4294967295
  40b132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b136:	4628      	mov	r0, r5
  40b138:	6921      	ldr	r1, [r4, #16]
  40b13a:	f004 fec5 	bl	40fec8 <_free_r>
  40b13e:	89a3      	ldrh	r3, [r4, #12]
  40b140:	2e02      	cmp	r6, #2
  40b142:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40b146:	b29b      	uxth	r3, r3
  40b148:	81a3      	strh	r3, [r4, #12]
  40b14a:	d1d1      	bne.n	40b0f0 <setvbuf+0x40>
  40b14c:	2000      	movs	r0, #0
  40b14e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40b152:	f043 0302 	orr.w	r3, r3, #2
  40b156:	2500      	movs	r5, #0
  40b158:	2101      	movs	r1, #1
  40b15a:	81a3      	strh	r3, [r4, #12]
  40b15c:	60a5      	str	r5, [r4, #8]
  40b15e:	6022      	str	r2, [r4, #0]
  40b160:	6122      	str	r2, [r4, #16]
  40b162:	6161      	str	r1, [r4, #20]
  40b164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b168:	4628      	mov	r0, r5
  40b16a:	f004 fd69 	bl	40fc40 <__sinit>
  40b16e:	e7ab      	b.n	40b0c8 <setvbuf+0x18>
  40b170:	2f00      	cmp	r7, #0
  40b172:	bf08      	it	eq
  40b174:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40b178:	4638      	mov	r0, r7
  40b17a:	f005 fd4f 	bl	410c1c <malloc>
  40b17e:	4680      	mov	r8, r0
  40b180:	b128      	cbz	r0, 40b18e <setvbuf+0xde>
  40b182:	89a3      	ldrh	r3, [r4, #12]
  40b184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40b188:	b29b      	uxth	r3, r3
  40b18a:	81a3      	strh	r3, [r4, #12]
  40b18c:	e7b3      	b.n	40b0f6 <setvbuf+0x46>
  40b18e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40b192:	f005 fd43 	bl	410c1c <malloc>
  40b196:	4680      	mov	r8, r0
  40b198:	b918      	cbnz	r0, 40b1a2 <setvbuf+0xf2>
  40b19a:	89a3      	ldrh	r3, [r4, #12]
  40b19c:	f04f 30ff 	mov.w	r0, #4294967295
  40b1a0:	e7d5      	b.n	40b14e <setvbuf+0x9e>
  40b1a2:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40b1a6:	e7ec      	b.n	40b182 <setvbuf+0xd2>
  40b1a8:	20000580 	.word	0x20000580
  40b1ac:	0040fc35 	.word	0x0040fc35

0040b1b0 <sprintf>:
  40b1b0:	b40e      	push	{r1, r2, r3}
  40b1b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b1b4:	b09c      	sub	sp, #112	; 0x70
  40b1b6:	ac21      	add	r4, sp, #132	; 0x84
  40b1b8:	f854 2b04 	ldr.w	r2, [r4], #4
  40b1bc:	490e      	ldr	r1, [pc, #56]	; (40b1f8 <sprintf+0x48>)
  40b1be:	4606      	mov	r6, r0
  40b1c0:	4623      	mov	r3, r4
  40b1c2:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40b1c6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40b1ca:	6808      	ldr	r0, [r1, #0]
  40b1cc:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40b1d0:	a902      	add	r1, sp, #8
  40b1d2:	9602      	str	r6, [sp, #8]
  40b1d4:	9606      	str	r6, [sp, #24]
  40b1d6:	9401      	str	r4, [sp, #4]
  40b1d8:	f8ad e014 	strh.w	lr, [sp, #20]
  40b1dc:	9504      	str	r5, [sp, #16]
  40b1de:	9507      	str	r5, [sp, #28]
  40b1e0:	f8ad 7016 	strh.w	r7, [sp, #22]
  40b1e4:	f001 fb08 	bl	40c7f8 <_svfprintf_r>
  40b1e8:	9b02      	ldr	r3, [sp, #8]
  40b1ea:	2200      	movs	r2, #0
  40b1ec:	701a      	strb	r2, [r3, #0]
  40b1ee:	b01c      	add	sp, #112	; 0x70
  40b1f0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40b1f4:	b003      	add	sp, #12
  40b1f6:	4770      	bx	lr
  40b1f8:	20000580 	.word	0x20000580

0040b1fc <strchr>:
  40b1fc:	b2c9      	uxtb	r1, r1
  40b1fe:	b4f0      	push	{r4, r5, r6, r7}
  40b200:	2900      	cmp	r1, #0
  40b202:	d047      	beq.n	40b294 <strchr+0x98>
  40b204:	0785      	lsls	r5, r0, #30
  40b206:	d00f      	beq.n	40b228 <strchr+0x2c>
  40b208:	7802      	ldrb	r2, [r0, #0]
  40b20a:	2a00      	cmp	r2, #0
  40b20c:	d03f      	beq.n	40b28e <strchr+0x92>
  40b20e:	4291      	cmp	r1, r2
  40b210:	d03e      	beq.n	40b290 <strchr+0x94>
  40b212:	1c43      	adds	r3, r0, #1
  40b214:	e005      	b.n	40b222 <strchr+0x26>
  40b216:	f813 2b01 	ldrb.w	r2, [r3], #1
  40b21a:	2a00      	cmp	r2, #0
  40b21c:	d037      	beq.n	40b28e <strchr+0x92>
  40b21e:	4291      	cmp	r1, r2
  40b220:	d036      	beq.n	40b290 <strchr+0x94>
  40b222:	079a      	lsls	r2, r3, #30
  40b224:	4618      	mov	r0, r3
  40b226:	d1f6      	bne.n	40b216 <strchr+0x1a>
  40b228:	6803      	ldr	r3, [r0, #0]
  40b22a:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
  40b22e:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
  40b232:	ea83 0207 	eor.w	r2, r3, r7
  40b236:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40b23a:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40b23e:	ea25 0202 	bic.w	r2, r5, r2
  40b242:	ea24 0303 	bic.w	r3, r4, r3
  40b246:	4313      	orrs	r3, r2
  40b248:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40b24c:	d111      	bne.n	40b272 <strchr+0x76>
  40b24e:	1d02      	adds	r2, r0, #4
  40b250:	4610      	mov	r0, r2
  40b252:	f852 3b04 	ldr.w	r3, [r2], #4
  40b256:	ea83 0407 	eor.w	r4, r3, r7
  40b25a:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
  40b25e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40b262:	ea26 0404 	bic.w	r4, r6, r4
  40b266:	ea25 0303 	bic.w	r3, r5, r3
  40b26a:	4323      	orrs	r3, r4
  40b26c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40b270:	d0ee      	beq.n	40b250 <strchr+0x54>
  40b272:	7803      	ldrb	r3, [r0, #0]
  40b274:	2b00      	cmp	r3, #0
  40b276:	d039      	beq.n	40b2ec <strchr+0xf0>
  40b278:	4299      	cmp	r1, r3
  40b27a:	d009      	beq.n	40b290 <strchr+0x94>
  40b27c:	1c43      	adds	r3, r0, #1
  40b27e:	e001      	b.n	40b284 <strchr+0x88>
  40b280:	4291      	cmp	r1, r2
  40b282:	d005      	beq.n	40b290 <strchr+0x94>
  40b284:	4618      	mov	r0, r3
  40b286:	f813 2b01 	ldrb.w	r2, [r3], #1
  40b28a:	2a00      	cmp	r2, #0
  40b28c:	d1f8      	bne.n	40b280 <strchr+0x84>
  40b28e:	4610      	mov	r0, r2
  40b290:	bcf0      	pop	{r4, r5, r6, r7}
  40b292:	4770      	bx	lr
  40b294:	0784      	lsls	r4, r0, #30
  40b296:	d00b      	beq.n	40b2b0 <strchr+0xb4>
  40b298:	7803      	ldrb	r3, [r0, #0]
  40b29a:	2b00      	cmp	r3, #0
  40b29c:	d0f8      	beq.n	40b290 <strchr+0x94>
  40b29e:	1c43      	adds	r3, r0, #1
  40b2a0:	e003      	b.n	40b2aa <strchr+0xae>
  40b2a2:	7802      	ldrb	r2, [r0, #0]
  40b2a4:	3301      	adds	r3, #1
  40b2a6:	2a00      	cmp	r2, #0
  40b2a8:	d0f2      	beq.n	40b290 <strchr+0x94>
  40b2aa:	0799      	lsls	r1, r3, #30
  40b2ac:	4618      	mov	r0, r3
  40b2ae:	d1f8      	bne.n	40b2a2 <strchr+0xa6>
  40b2b0:	6803      	ldr	r3, [r0, #0]
  40b2b2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40b2b6:	ea22 0303 	bic.w	r3, r2, r3
  40b2ba:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40b2be:	d10a      	bne.n	40b2d6 <strchr+0xda>
  40b2c0:	1d03      	adds	r3, r0, #4
  40b2c2:	4618      	mov	r0, r3
  40b2c4:	f853 2b04 	ldr.w	r2, [r3], #4
  40b2c8:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  40b2cc:	ea21 0202 	bic.w	r2, r1, r2
  40b2d0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40b2d4:	d0f5      	beq.n	40b2c2 <strchr+0xc6>
  40b2d6:	7803      	ldrb	r3, [r0, #0]
  40b2d8:	2b00      	cmp	r3, #0
  40b2da:	d0d9      	beq.n	40b290 <strchr+0x94>
  40b2dc:	1c43      	adds	r3, r0, #1
  40b2de:	781a      	ldrb	r2, [r3, #0]
  40b2e0:	4618      	mov	r0, r3
  40b2e2:	3301      	adds	r3, #1
  40b2e4:	2a00      	cmp	r2, #0
  40b2e6:	d1fa      	bne.n	40b2de <strchr+0xe2>
  40b2e8:	bcf0      	pop	{r4, r5, r6, r7}
  40b2ea:	4770      	bx	lr
  40b2ec:	4618      	mov	r0, r3
  40b2ee:	e7cf      	b.n	40b290 <strchr+0x94>

0040b2f0 <strcmp>:
  40b2f0:	ea40 0c01 	orr.w	ip, r0, r1
  40b2f4:	f01c 0f07 	tst.w	ip, #7
  40b2f8:	d127      	bne.n	40b34a <strcmp+0x5a>
  40b2fa:	f1bd 0d10 	subs.w	sp, sp, #16
  40b2fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40b302:	e9cd 6700 	strd	r6, r7, [sp]
  40b306:	f06f 0600 	mvn.w	r6, #0
  40b30a:	f04f 0700 	mov.w	r7, #0
  40b30e:	bf00      	nop
  40b310:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40b314:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40b318:	42a2      	cmp	r2, r4
  40b31a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40b31e:	ea2c 0c02 	bic.w	ip, ip, r2
  40b322:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b326:	bf08      	it	eq
  40b328:	f1bc 0f00 	cmpeq.w	ip, #0
  40b32c:	f040 80e5 	bne.w	40b4fa <strcmp+0x20a>
  40b330:	42ab      	cmp	r3, r5
  40b332:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b336:	ea2c 0c03 	bic.w	ip, ip, r3
  40b33a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b33e:	bf08      	it	eq
  40b340:	f1bc 0f00 	cmpeq.w	ip, #0
  40b344:	f040 80d6 	bne.w	40b4f4 <strcmp+0x204>
  40b348:	e7e2      	b.n	40b310 <strcmp+0x20>
  40b34a:	f010 0c03 	ands.w	ip, r0, #3
  40b34e:	d021      	beq.n	40b394 <strcmp+0xa4>
  40b350:	f020 0003 	bic.w	r0, r0, #3
  40b354:	f850 2b04 	ldr.w	r2, [r0], #4
  40b358:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
  40b35c:	d008      	beq.n	40b370 <strcmp+0x80>
  40b35e:	d20f      	bcs.n	40b380 <strcmp+0x90>
  40b360:	f811 cb01 	ldrb.w	ip, [r1], #1
  40b364:	fa5f f392 	uxtb.w	r3, r2, ror #8
  40b368:	ebb3 0c0c 	subs.w	ip, r3, ip
  40b36c:	d110      	bne.n	40b390 <strcmp+0xa0>
  40b36e:	b17b      	cbz	r3, 40b390 <strcmp+0xa0>
  40b370:	f811 cb01 	ldrb.w	ip, [r1], #1
  40b374:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
  40b378:	ebb3 0c0c 	subs.w	ip, r3, ip
  40b37c:	d108      	bne.n	40b390 <strcmp+0xa0>
  40b37e:	b13b      	cbz	r3, 40b390 <strcmp+0xa0>
  40b380:	f811 cb01 	ldrb.w	ip, [r1], #1
  40b384:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
  40b388:	ebb3 0c0c 	subs.w	ip, r3, ip
  40b38c:	d100      	bne.n	40b390 <strcmp+0xa0>
  40b38e:	b90b      	cbnz	r3, 40b394 <strcmp+0xa4>
  40b390:	4660      	mov	r0, ip
  40b392:	4770      	bx	lr
  40b394:	f1bd 0d10 	subs.w	sp, sp, #16
  40b398:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40b39c:	e9cd 6700 	strd	r6, r7, [sp]
  40b3a0:	f06f 0600 	mvn.w	r6, #0
  40b3a4:	f04f 0700 	mov.w	r7, #0
  40b3a8:	f011 0c03 	ands.w	ip, r1, #3
  40b3ac:	d133      	bne.n	40b416 <strcmp+0x126>
  40b3ae:	f010 0f04 	tst.w	r0, #4
  40b3b2:	d00f      	beq.n	40b3d4 <strcmp+0xe4>
  40b3b4:	f850 2b04 	ldr.w	r2, [r0], #4
  40b3b8:	f851 4b04 	ldr.w	r4, [r1], #4
  40b3bc:	42a2      	cmp	r2, r4
  40b3be:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40b3c2:	ea2c 0c02 	bic.w	ip, ip, r2
  40b3c6:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b3ca:	bf08      	it	eq
  40b3cc:	f1bc 0f00 	cmpeq.w	ip, #0
  40b3d0:	f040 8093 	bne.w	40b4fa <strcmp+0x20a>
  40b3d4:	f011 0f04 	tst.w	r1, #4
  40b3d8:	d099      	beq.n	40b30e <strcmp+0x1e>
  40b3da:	f851 5b04 	ldr.w	r5, [r1], #4
  40b3de:	bf00      	nop
  40b3e0:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40b3e4:	42aa      	cmp	r2, r5
  40b3e6:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40b3ea:	ea2c 0c02 	bic.w	ip, ip, r2
  40b3ee:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b3f2:	bf08      	it	eq
  40b3f4:	f1bc 0f00 	cmpeq.w	ip, #0
  40b3f8:	d179      	bne.n	40b4ee <strcmp+0x1fe>
  40b3fa:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40b3fe:	42a3      	cmp	r3, r4
  40b400:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b404:	ea2c 0c03 	bic.w	ip, ip, r3
  40b408:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b40c:	bf08      	it	eq
  40b40e:	f1bc 0f00 	cmpeq.w	ip, #0
  40b412:	d169      	bne.n	40b4e8 <strcmp+0x1f8>
  40b414:	e7e4      	b.n	40b3e0 <strcmp+0xf0>
  40b416:	f021 0103 	bic.w	r1, r1, #3
  40b41a:	f1bc 0f02 	cmp.w	ip, #2
  40b41e:	d020      	beq.n	40b462 <strcmp+0x172>
  40b420:	da3f      	bge.n	40b4a2 <strcmp+0x1b2>
  40b422:	f851 5b04 	ldr.w	r5, [r1], #4
  40b426:	bf00      	nop
  40b428:	f850 3b04 	ldr.w	r3, [r0], #4
  40b42c:	ea4f 2515 	mov.w	r5, r5, lsr #8
  40b430:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b434:	ea2c 0c03 	bic.w	ip, ip, r3
  40b438:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b43c:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
  40b440:	ea03 2216 	and.w	r2, r3, r6, lsr #8
  40b444:	bf08      	it	eq
  40b446:	42aa      	cmpeq	r2, r5
  40b448:	d151      	bne.n	40b4ee <strcmp+0x1fe>
  40b44a:	f851 5b04 	ldr.w	r5, [r1], #4
  40b44e:	f1bc 0f00 	cmp.w	ip, #0
  40b452:	ea82 0303 	eor.w	r3, r2, r3
  40b456:	ea4f 6205 	mov.w	r2, r5, lsl #24
  40b45a:	bf08      	it	eq
  40b45c:	4293      	cmpeq	r3, r2
  40b45e:	d140      	bne.n	40b4e2 <strcmp+0x1f2>
  40b460:	e7e2      	b.n	40b428 <strcmp+0x138>
  40b462:	f851 5b04 	ldr.w	r5, [r1], #4
  40b466:	bf00      	nop
  40b468:	f850 3b04 	ldr.w	r3, [r0], #4
  40b46c:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40b470:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b474:	ea2c 0c03 	bic.w	ip, ip, r3
  40b478:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b47c:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
  40b480:	ea03 4216 	and.w	r2, r3, r6, lsr #16
  40b484:	bf08      	it	eq
  40b486:	42aa      	cmpeq	r2, r5
  40b488:	d131      	bne.n	40b4ee <strcmp+0x1fe>
  40b48a:	f851 5b04 	ldr.w	r5, [r1], #4
  40b48e:	f1bc 0f00 	cmp.w	ip, #0
  40b492:	ea82 0303 	eor.w	r3, r2, r3
  40b496:	ea4f 4205 	mov.w	r2, r5, lsl #16
  40b49a:	bf08      	it	eq
  40b49c:	4293      	cmpeq	r3, r2
  40b49e:	d120      	bne.n	40b4e2 <strcmp+0x1f2>
  40b4a0:	e7e2      	b.n	40b468 <strcmp+0x178>
  40b4a2:	f851 5b04 	ldr.w	r5, [r1], #4
  40b4a6:	bf00      	nop
  40b4a8:	f850 3b04 	ldr.w	r3, [r0], #4
  40b4ac:	ea4f 6515 	mov.w	r5, r5, lsr #24
  40b4b0:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40b4b4:	ea2c 0c03 	bic.w	ip, ip, r3
  40b4b8:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40b4bc:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
  40b4c0:	ea03 6216 	and.w	r2, r3, r6, lsr #24
  40b4c4:	bf08      	it	eq
  40b4c6:	42aa      	cmpeq	r2, r5
  40b4c8:	d111      	bne.n	40b4ee <strcmp+0x1fe>
  40b4ca:	f851 5b04 	ldr.w	r5, [r1], #4
  40b4ce:	f1bc 0f00 	cmp.w	ip, #0
  40b4d2:	ea82 0303 	eor.w	r3, r2, r3
  40b4d6:	ea4f 2205 	mov.w	r2, r5, lsl #8
  40b4da:	bf08      	it	eq
  40b4dc:	4293      	cmpeq	r3, r2
  40b4de:	d100      	bne.n	40b4e2 <strcmp+0x1f2>
  40b4e0:	e7e2      	b.n	40b4a8 <strcmp+0x1b8>
  40b4e2:	ba19      	rev	r1, r3
  40b4e4:	ba12      	rev	r2, r2
  40b4e6:	e00a      	b.n	40b4fe <strcmp+0x20e>
  40b4e8:	ba19      	rev	r1, r3
  40b4ea:	ba22      	rev	r2, r4
  40b4ec:	e007      	b.n	40b4fe <strcmp+0x20e>
  40b4ee:	ba11      	rev	r1, r2
  40b4f0:	ba2a      	rev	r2, r5
  40b4f2:	e004      	b.n	40b4fe <strcmp+0x20e>
  40b4f4:	ba19      	rev	r1, r3
  40b4f6:	ba2a      	rev	r2, r5
  40b4f8:	e001      	b.n	40b4fe <strcmp+0x20e>
  40b4fa:	ba11      	rev	r1, r2
  40b4fc:	ba22      	rev	r2, r4
  40b4fe:	fa9c f08c 	rev.w	r0, ip
  40b502:	e9dd 6700 	ldrd	r6, r7, [sp]
  40b506:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40b50a:	f11d 0d10 	adds.w	sp, sp, #16
  40b50e:	b138      	cbz	r0, 40b520 <strcmp+0x230>
  40b510:	fab0 f080 	clz	r0, r0
  40b514:	f1c0 0018 	rsb	r0, r0, #24
  40b518:	fa21 f100 	lsr.w	r1, r1, r0
  40b51c:	fa22 f200 	lsr.w	r2, r2, r0
  40b520:	2001      	movs	r0, #1
  40b522:	4291      	cmp	r1, r2
  40b524:	bf98      	it	ls
  40b526:	4180      	sbcls	r0, r0
  40b528:	4770      	bx	lr
  40b52a:	bf00      	nop

0040b52c <strlen>:
  40b52c:	f020 0103 	bic.w	r1, r0, #3
  40b530:	f010 0003 	ands.w	r0, r0, #3
  40b534:	f1c0 0000 	rsb	r0, r0, #0
  40b538:	f851 3b04 	ldr.w	r3, [r1], #4
  40b53c:	f100 0c04 	add.w	ip, r0, #4
  40b540:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40b544:	f06f 0200 	mvn.w	r2, #0
  40b548:	bf1c      	itt	ne
  40b54a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40b54e:	4313      	orrne	r3, r2
  40b550:	f04f 0c01 	mov.w	ip, #1
  40b554:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40b558:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40b55c:	eba3 020c 	sub.w	r2, r3, ip
  40b560:	ea22 0203 	bic.w	r2, r2, r3
  40b564:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40b568:	bf04      	itt	eq
  40b56a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40b56e:	3004      	addeq	r0, #4
  40b570:	d0f4      	beq.n	40b55c <strlen+0x30>
  40b572:	f013 0fff 	tst.w	r3, #255	; 0xff
  40b576:	bf1f      	itttt	ne
  40b578:	3001      	addne	r0, #1
  40b57a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40b57e:	3001      	addne	r0, #1
  40b580:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40b584:	bf18      	it	ne
  40b586:	3001      	addne	r0, #1
  40b588:	4770      	bx	lr
  40b58a:	bf00      	nop

0040b58c <strncmp>:
  40b58c:	b430      	push	{r4, r5}
  40b58e:	2a00      	cmp	r2, #0
  40b590:	d04a      	beq.n	40b628 <strncmp+0x9c>
  40b592:	ea40 0301 	orr.w	r3, r0, r1
  40b596:	f013 0303 	ands.w	r3, r3, #3
  40b59a:	d12d      	bne.n	40b5f8 <strncmp+0x6c>
  40b59c:	2a03      	cmp	r2, #3
  40b59e:	d92b      	bls.n	40b5f8 <strncmp+0x6c>
  40b5a0:	6804      	ldr	r4, [r0, #0]
  40b5a2:	680d      	ldr	r5, [r1, #0]
  40b5a4:	42ac      	cmp	r4, r5
  40b5a6:	d127      	bne.n	40b5f8 <strncmp+0x6c>
  40b5a8:	3a04      	subs	r2, #4
  40b5aa:	d03d      	beq.n	40b628 <strncmp+0x9c>
  40b5ac:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40b5b0:	ea25 0404 	bic.w	r4, r5, r4
  40b5b4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40b5b8:	d13c      	bne.n	40b634 <strncmp+0xa8>
  40b5ba:	460c      	mov	r4, r1
  40b5bc:	4603      	mov	r3, r0
  40b5be:	e00e      	b.n	40b5de <strncmp+0x52>
  40b5c0:	685b      	ldr	r3, [r3, #4]
  40b5c2:	6864      	ldr	r4, [r4, #4]
  40b5c4:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40b5c8:	42a3      	cmp	r3, r4
  40b5ca:	ea25 0503 	bic.w	r5, r5, r3
  40b5ce:	d113      	bne.n	40b5f8 <strncmp+0x6c>
  40b5d0:	3a04      	subs	r2, #4
  40b5d2:	d029      	beq.n	40b628 <strncmp+0x9c>
  40b5d4:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40b5d8:	d129      	bne.n	40b62e <strncmp+0xa2>
  40b5da:	4603      	mov	r3, r0
  40b5dc:	460c      	mov	r4, r1
  40b5de:	2a03      	cmp	r2, #3
  40b5e0:	f100 0004 	add.w	r0, r0, #4
  40b5e4:	f101 0104 	add.w	r1, r1, #4
  40b5e8:	d8ea      	bhi.n	40b5c0 <strncmp+0x34>
  40b5ea:	1e55      	subs	r5, r2, #1
  40b5ec:	b92a      	cbnz	r2, 40b5fa <strncmp+0x6e>
  40b5ee:	7918      	ldrb	r0, [r3, #4]
  40b5f0:	7922      	ldrb	r2, [r4, #4]
  40b5f2:	1a80      	subs	r0, r0, r2
  40b5f4:	bc30      	pop	{r4, r5}
  40b5f6:	4770      	bx	lr
  40b5f8:	1e55      	subs	r5, r2, #1
  40b5fa:	7803      	ldrb	r3, [r0, #0]
  40b5fc:	780a      	ldrb	r2, [r1, #0]
  40b5fe:	4293      	cmp	r3, r2
  40b600:	d11a      	bne.n	40b638 <strncmp+0xac>
  40b602:	b1dd      	cbz	r5, 40b63c <strncmp+0xb0>
  40b604:	b1b3      	cbz	r3, 40b634 <strncmp+0xa8>
  40b606:	1c6c      	adds	r4, r5, #1
  40b608:	440c      	add	r4, r1
  40b60a:	1c8b      	adds	r3, r1, #2
  40b60c:	4601      	mov	r1, r0
  40b60e:	e004      	b.n	40b61a <strncmp+0x8e>
  40b610:	42a3      	cmp	r3, r4
  40b612:	d00c      	beq.n	40b62e <strncmp+0xa2>
  40b614:	3301      	adds	r3, #1
  40b616:	2800      	cmp	r0, #0
  40b618:	d0ec      	beq.n	40b5f4 <strncmp+0x68>
  40b61a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40b61e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b622:	4290      	cmp	r0, r2
  40b624:	d0f4      	beq.n	40b610 <strncmp+0x84>
  40b626:	e7e4      	b.n	40b5f2 <strncmp+0x66>
  40b628:	4610      	mov	r0, r2
  40b62a:	bc30      	pop	{r4, r5}
  40b62c:	4770      	bx	lr
  40b62e:	2000      	movs	r0, #0
  40b630:	bc30      	pop	{r4, r5}
  40b632:	4770      	bx	lr
  40b634:	4618      	mov	r0, r3
  40b636:	e7dd      	b.n	40b5f4 <strncmp+0x68>
  40b638:	4618      	mov	r0, r3
  40b63a:	e7da      	b.n	40b5f2 <strncmp+0x66>
  40b63c:	4628      	mov	r0, r5
  40b63e:	e7d9      	b.n	40b5f4 <strncmp+0x68>

0040b640 <strncpy>:
  40b640:	ea40 0301 	orr.w	r3, r0, r1
  40b644:	079b      	lsls	r3, r3, #30
  40b646:	b470      	push	{r4, r5, r6}
  40b648:	d12a      	bne.n	40b6a0 <strncpy+0x60>
  40b64a:	2a03      	cmp	r2, #3
  40b64c:	d928      	bls.n	40b6a0 <strncpy+0x60>
  40b64e:	460c      	mov	r4, r1
  40b650:	4603      	mov	r3, r0
  40b652:	4621      	mov	r1, r4
  40b654:	f854 5b04 	ldr.w	r5, [r4], #4
  40b658:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40b65c:	ea26 0605 	bic.w	r6, r6, r5
  40b660:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40b664:	d105      	bne.n	40b672 <strncpy+0x32>
  40b666:	3a04      	subs	r2, #4
  40b668:	2a03      	cmp	r2, #3
  40b66a:	f843 5b04 	str.w	r5, [r3], #4
  40b66e:	4621      	mov	r1, r4
  40b670:	d8ef      	bhi.n	40b652 <strncpy+0x12>
  40b672:	b19a      	cbz	r2, 40b69c <strncpy+0x5c>
  40b674:	780c      	ldrb	r4, [r1, #0]
  40b676:	3a01      	subs	r2, #1
  40b678:	701c      	strb	r4, [r3, #0]
  40b67a:	3301      	adds	r3, #1
  40b67c:	b13c      	cbz	r4, 40b68e <strncpy+0x4e>
  40b67e:	b16a      	cbz	r2, 40b69c <strncpy+0x5c>
  40b680:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40b684:	3a01      	subs	r2, #1
  40b686:	f803 4b01 	strb.w	r4, [r3], #1
  40b68a:	2c00      	cmp	r4, #0
  40b68c:	d1f7      	bne.n	40b67e <strncpy+0x3e>
  40b68e:	b12a      	cbz	r2, 40b69c <strncpy+0x5c>
  40b690:	441a      	add	r2, r3
  40b692:	2100      	movs	r1, #0
  40b694:	f803 1b01 	strb.w	r1, [r3], #1
  40b698:	4293      	cmp	r3, r2
  40b69a:	d1fb      	bne.n	40b694 <strncpy+0x54>
  40b69c:	bc70      	pop	{r4, r5, r6}
  40b69e:	4770      	bx	lr
  40b6a0:	4603      	mov	r3, r0
  40b6a2:	e7e6      	b.n	40b672 <strncpy+0x32>

0040b6a4 <sulp>:
  40b6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b6a8:	460d      	mov	r5, r1
  40b6aa:	4690      	mov	r8, r2
  40b6ac:	f006 f906 	bl	4118bc <__ulp>
  40b6b0:	4606      	mov	r6, r0
  40b6b2:	460f      	mov	r7, r1
  40b6b4:	f1b8 0f00 	cmp.w	r8, #0
  40b6b8:	d00f      	beq.n	40b6da <sulp+0x36>
  40b6ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40b6be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40b6c2:	2b00      	cmp	r3, #0
  40b6c4:	dd09      	ble.n	40b6da <sulp+0x36>
  40b6c6:	051c      	lsls	r4, r3, #20
  40b6c8:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  40b6cc:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  40b6d0:	2200      	movs	r2, #0
  40b6d2:	f7fe fda7 	bl	40a224 <__aeabi_dmul>
  40b6d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b6da:	4630      	mov	r0, r6
  40b6dc:	4639      	mov	r1, r7
  40b6de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b6e2:	bf00      	nop
  40b6e4:	0000      	movs	r0, r0
	...

0040b6e8 <_strtod_r>:
  40b6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b6ec:	b09f      	sub	sp, #124	; 0x7c
  40b6ee:	460d      	mov	r5, r1
  40b6f0:	9119      	str	r1, [sp, #100]	; 0x64
  40b6f2:	4683      	mov	fp, r0
  40b6f4:	9205      	str	r2, [sp, #20]
  40b6f6:	2000      	movs	r0, #0
  40b6f8:	460a      	mov	r2, r1
  40b6fa:	2100      	movs	r1, #0
  40b6fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b700:	2300      	movs	r3, #0
  40b702:	931a      	str	r3, [sp, #104]	; 0x68
  40b704:	4616      	mov	r6, r2
  40b706:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b70a:	2c2d      	cmp	r4, #45	; 0x2d
  40b70c:	f200 8158 	bhi.w	40b9c0 <_strtod_r+0x2d8>
  40b710:	e8df f014 	tbh	[pc, r4, lsl #1]
  40b714:	01560039 	.word	0x01560039
  40b718:	01560156 	.word	0x01560156
  40b71c:	01560156 	.word	0x01560156
  40b720:	01560156 	.word	0x01560156
  40b724:	007c0156 	.word	0x007c0156
  40b728:	007c007c 	.word	0x007c007c
  40b72c:	007c007c 	.word	0x007c007c
  40b730:	01560156 	.word	0x01560156
  40b734:	01560156 	.word	0x01560156
  40b738:	01560156 	.word	0x01560156
  40b73c:	01560156 	.word	0x01560156
  40b740:	01560156 	.word	0x01560156
  40b744:	01560156 	.word	0x01560156
  40b748:	01560156 	.word	0x01560156
  40b74c:	01560156 	.word	0x01560156
  40b750:	01560156 	.word	0x01560156
  40b754:	0156007c 	.word	0x0156007c
  40b758:	01560156 	.word	0x01560156
  40b75c:	01560156 	.word	0x01560156
  40b760:	01560156 	.word	0x01560156
  40b764:	01560156 	.word	0x01560156
  40b768:	004d0156 	.word	0x004d0156
  40b76c:	007e0156 	.word	0x007e0156
  40b770:	2300      	movs	r3, #0
  40b772:	2101      	movs	r1, #1
  40b774:	469a      	mov	sl, r3
  40b776:	910b      	str	r1, [sp, #44]	; 0x2c
  40b778:	2800      	cmp	r0, #0
  40b77a:	f040 8151 	bne.w	40ba20 <_strtod_r+0x338>
  40b77e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b780:	2a00      	cmp	r2, #0
  40b782:	f040 814d 	bne.w	40ba20 <_strtod_r+0x338>
  40b786:	2000      	movs	r0, #0
  40b788:	f04f 0800 	mov.w	r8, #0
  40b78c:	f04f 0900 	mov.w	r9, #0
  40b790:	9519      	str	r5, [sp, #100]	; 0x64
  40b792:	9007      	str	r0, [sp, #28]
  40b794:	9905      	ldr	r1, [sp, #20]
  40b796:	b109      	cbz	r1, 40b79c <_strtod_r+0xb4>
  40b798:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40b79a:	600b      	str	r3, [r1, #0]
  40b79c:	9a07      	ldr	r2, [sp, #28]
  40b79e:	2a00      	cmp	r2, #0
  40b7a0:	f040 809e 	bne.w	40b8e0 <_strtod_r+0x1f8>
  40b7a4:	4640      	mov	r0, r8
  40b7a6:	4649      	mov	r1, r9
  40b7a8:	b01f      	add	sp, #124	; 0x7c
  40b7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b7ae:	2300      	movs	r3, #0
  40b7b0:	9307      	str	r3, [sp, #28]
  40b7b2:	1c73      	adds	r3, r6, #1
  40b7b4:	9319      	str	r3, [sp, #100]	; 0x64
  40b7b6:	7874      	ldrb	r4, [r6, #1]
  40b7b8:	2c00      	cmp	r4, #0
  40b7ba:	d0e4      	beq.n	40b786 <_strtod_r+0x9e>
  40b7bc:	2c30      	cmp	r4, #48	; 0x30
  40b7be:	461e      	mov	r6, r3
  40b7c0:	f000 8103 	beq.w	40b9ca <_strtod_r+0x2e2>
  40b7c4:	2300      	movs	r3, #0
  40b7c6:	9606      	str	r6, [sp, #24]
  40b7c8:	930a      	str	r3, [sp, #40]	; 0x28
  40b7ca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40b7ce:	2700      	movs	r7, #0
  40b7d0:	2b09      	cmp	r3, #9
  40b7d2:	46b9      	mov	r9, r7
  40b7d4:	463e      	mov	r6, r7
  40b7d6:	d81e      	bhi.n	40b816 <_strtod_r+0x12e>
  40b7d8:	9806      	ldr	r0, [sp, #24]
  40b7da:	1c43      	adds	r3, r0, #1
  40b7dc:	e00e      	b.n	40b7fc <_strtod_r+0x114>
  40b7de:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40b7e2:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  40b7e6:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40b7ea:	9319      	str	r3, [sp, #100]	; 0x64
  40b7ec:	4698      	mov	r8, r3
  40b7ee:	f813 4b01 	ldrb.w	r4, [r3], #1
  40b7f2:	3601      	adds	r6, #1
  40b7f4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b7f8:	2a09      	cmp	r2, #9
  40b7fa:	d80e      	bhi.n	40b81a <_strtod_r+0x132>
  40b7fc:	2e08      	cmp	r6, #8
  40b7fe:	ddee      	ble.n	40b7de <_strtod_r+0xf6>
  40b800:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  40b804:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  40b808:	3f30      	subs	r7, #48	; 0x30
  40b80a:	e7ee      	b.n	40b7ea <_strtod_r+0x102>
  40b80c:	9219      	str	r2, [sp, #100]	; 0x64
  40b80e:	e779      	b.n	40b704 <_strtod_r+0x1c>
  40b810:	2201      	movs	r2, #1
  40b812:	9207      	str	r2, [sp, #28]
  40b814:	e7cd      	b.n	40b7b2 <_strtod_r+0xca>
  40b816:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40b81a:	4658      	mov	r0, fp
  40b81c:	f005 f98a 	bl	410b34 <_localeconv_r>
  40b820:	f8d0 a000 	ldr.w	sl, [r0]
  40b824:	4658      	mov	r0, fp
  40b826:	f005 f985 	bl	410b34 <_localeconv_r>
  40b82a:	6800      	ldr	r0, [r0, #0]
  40b82c:	f7ff fe7e 	bl	40b52c <strlen>
  40b830:	4651      	mov	r1, sl
  40b832:	4602      	mov	r2, r0
  40b834:	4640      	mov	r0, r8
  40b836:	f7ff fea9 	bl	40b58c <strncmp>
  40b83a:	4680      	mov	r8, r0
  40b83c:	2800      	cmp	r0, #0
  40b83e:	f000 8146 	beq.w	40bace <_strtod_r+0x3e6>
  40b842:	2000      	movs	r0, #0
  40b844:	4603      	mov	r3, r0
  40b846:	900b      	str	r0, [sp, #44]	; 0x2c
  40b848:	46b2      	mov	sl, r6
  40b84a:	f024 0220 	bic.w	r2, r4, #32
  40b84e:	2a45      	cmp	r2, #69	; 0x45
  40b850:	f000 80e2 	beq.w	40ba18 <_strtod_r+0x330>
  40b854:	2100      	movs	r1, #0
  40b856:	f1ba 0f00 	cmp.w	sl, #0
  40b85a:	d055      	beq.n	40b908 <_strtod_r+0x220>
  40b85c:	1acb      	subs	r3, r1, r3
  40b85e:	4648      	mov	r0, r9
  40b860:	9308      	str	r3, [sp, #32]
  40b862:	f7fe fc69 	bl	40a138 <__aeabi_ui2d>
  40b866:	f1ba 0f10 	cmp.w	sl, #16
  40b86a:	bfb4      	ite	lt
  40b86c:	46d0      	movlt	r8, sl
  40b86e:	f04f 0810 	movge.w	r8, #16
  40b872:	2e00      	cmp	r6, #0
  40b874:	bf08      	it	eq
  40b876:	4656      	moveq	r6, sl
  40b878:	f1b8 0f09 	cmp.w	r8, #9
  40b87c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b880:	dd13      	ble.n	40b8aa <_strtod_r+0x1c2>
  40b882:	4ba0      	ldr	r3, [pc, #640]	; (40bb04 <_strtod_r+0x41c>)
  40b884:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40b888:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40b88c:	f7fe fcca 	bl	40a224 <__aeabi_dmul>
  40b890:	4604      	mov	r4, r0
  40b892:	4638      	mov	r0, r7
  40b894:	460d      	mov	r5, r1
  40b896:	f7fe fc4f 	bl	40a138 <__aeabi_ui2d>
  40b89a:	4602      	mov	r2, r0
  40b89c:	460b      	mov	r3, r1
  40b89e:	4620      	mov	r0, r4
  40b8a0:	4629      	mov	r1, r5
  40b8a2:	f7fe fb0d 	bl	409ec0 <__adddf3>
  40b8a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b8aa:	f1ba 0f0f 	cmp.w	sl, #15
  40b8ae:	f300 812b 	bgt.w	40bb08 <_strtod_r+0x420>
  40b8b2:	9908      	ldr	r1, [sp, #32]
  40b8b4:	2900      	cmp	r1, #0
  40b8b6:	f000 80ac 	beq.w	40ba12 <_strtod_r+0x32a>
  40b8ba:	f340 8581 	ble.w	40c3c0 <_strtod_r+0xcd8>
  40b8be:	9a08      	ldr	r2, [sp, #32]
  40b8c0:	2a16      	cmp	r2, #22
  40b8c2:	f300 84f1 	bgt.w	40c2a8 <_strtod_r+0xbc0>
  40b8c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b8ca:	498e      	ldr	r1, [pc, #568]	; (40bb04 <_strtod_r+0x41c>)
  40b8cc:	9808      	ldr	r0, [sp, #32]
  40b8ce:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  40b8d2:	e9da 0100 	ldrd	r0, r1, [sl]
  40b8d6:	f7fe fca5 	bl	40a224 <__aeabi_dmul>
  40b8da:	4680      	mov	r8, r0
  40b8dc:	4689      	mov	r9, r1
  40b8de:	e759      	b.n	40b794 <_strtod_r+0xac>
  40b8e0:	4640      	mov	r0, r8
  40b8e2:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  40b8e6:	b01f      	add	sp, #124	; 0x7c
  40b8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b8ec:	4633      	mov	r3, r6
  40b8ee:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40b8f2:	2a08      	cmp	r2, #8
  40b8f4:	f240 833d 	bls.w	40bf72 <_strtod_r+0x88a>
  40b8f8:	f024 0220 	bic.w	r2, r4, #32
  40b8fc:	2a45      	cmp	r2, #69	; 0x45
  40b8fe:	4618      	mov	r0, r3
  40b900:	f43f af36 	beq.w	40b770 <_strtod_r+0x88>
  40b904:	2101      	movs	r1, #1
  40b906:	910b      	str	r1, [sp, #44]	; 0x2c
  40b908:	2800      	cmp	r0, #0
  40b90a:	d171      	bne.n	40b9f0 <_strtod_r+0x308>
  40b90c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b90e:	2b00      	cmp	r3, #0
  40b910:	d16e      	bne.n	40b9f0 <_strtod_r+0x308>
  40b912:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b914:	2800      	cmp	r0, #0
  40b916:	f47f af36 	bne.w	40b786 <_strtod_r+0x9e>
  40b91a:	3c49      	subs	r4, #73	; 0x49
  40b91c:	2c25      	cmp	r4, #37	; 0x25
  40b91e:	f63f af32 	bhi.w	40b786 <_strtod_r+0x9e>
  40b922:	a101      	add	r1, pc, #4	; (adr r1, 40b928 <_strtod_r+0x240>)
  40b924:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  40b928:	0040bfed 	.word	0x0040bfed
  40b92c:	0040b787 	.word	0x0040b787
  40b930:	0040b787 	.word	0x0040b787
  40b934:	0040b787 	.word	0x0040b787
  40b938:	0040b787 	.word	0x0040b787
  40b93c:	0040bfb5 	.word	0x0040bfb5
  40b940:	0040b787 	.word	0x0040b787
  40b944:	0040b787 	.word	0x0040b787
  40b948:	0040b787 	.word	0x0040b787
  40b94c:	0040b787 	.word	0x0040b787
  40b950:	0040b787 	.word	0x0040b787
  40b954:	0040b787 	.word	0x0040b787
  40b958:	0040b787 	.word	0x0040b787
  40b95c:	0040b787 	.word	0x0040b787
  40b960:	0040b787 	.word	0x0040b787
  40b964:	0040b787 	.word	0x0040b787
  40b968:	0040b787 	.word	0x0040b787
  40b96c:	0040b787 	.word	0x0040b787
  40b970:	0040b787 	.word	0x0040b787
  40b974:	0040b787 	.word	0x0040b787
  40b978:	0040b787 	.word	0x0040b787
  40b97c:	0040b787 	.word	0x0040b787
  40b980:	0040b787 	.word	0x0040b787
  40b984:	0040b787 	.word	0x0040b787
  40b988:	0040b787 	.word	0x0040b787
  40b98c:	0040b787 	.word	0x0040b787
  40b990:	0040b787 	.word	0x0040b787
  40b994:	0040b787 	.word	0x0040b787
  40b998:	0040b787 	.word	0x0040b787
  40b99c:	0040b787 	.word	0x0040b787
  40b9a0:	0040b787 	.word	0x0040b787
  40b9a4:	0040b787 	.word	0x0040b787
  40b9a8:	0040bfed 	.word	0x0040bfed
  40b9ac:	0040b787 	.word	0x0040b787
  40b9b0:	0040b787 	.word	0x0040b787
  40b9b4:	0040b787 	.word	0x0040b787
  40b9b8:	0040b787 	.word	0x0040b787
  40b9bc:	0040bfb5 	.word	0x0040bfb5
  40b9c0:	2000      	movge	r0, #0
  40b9c2:	2c30      	cmplt	r4, #48	; 0x30
  40b9c4:	9007      	strge	r0, [sp, #28]
  40b9c6:	f47f aefd 	bne.w	40b7c4 <_strtod_r+0xdc>
  40b9ca:	7873      	ldrb	r3, [r6, #1]
  40b9cc:	2b58      	cmp	r3, #88	; 0x58
  40b9ce:	f000 8337 	beq.w	40c040 <_strtod_r+0x958>
  40b9d2:	2b78      	cmp	r3, #120	; 0x78
  40b9d4:	f000 8334 	beq.w	40c040 <_strtod_r+0x958>
  40b9d8:	3601      	adds	r6, #1
  40b9da:	9619      	str	r6, [sp, #100]	; 0x64
  40b9dc:	4633      	mov	r3, r6
  40b9de:	f816 4b01 	ldrb.w	r4, [r6], #1
  40b9e2:	2c30      	cmp	r4, #48	; 0x30
  40b9e4:	d0f9      	beq.n	40b9da <_strtod_r+0x2f2>
  40b9e6:	b11c      	cbz	r4, 40b9f0 <_strtod_r+0x308>
  40b9e8:	9306      	str	r3, [sp, #24]
  40b9ea:	2301      	movs	r3, #1
  40b9ec:	930a      	str	r3, [sp, #40]	; 0x28
  40b9ee:	e6ec      	b.n	40b7ca <_strtod_r+0xe2>
  40b9f0:	f04f 0800 	mov.w	r8, #0
  40b9f4:	f04f 0900 	mov.w	r9, #0
  40b9f8:	e6cc      	b.n	40b794 <_strtod_r+0xac>
  40b9fa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40b9fe:	f04f 30ff 	mov.w	r0, #4294967295
  40ba02:	9303      	str	r3, [sp, #12]
  40ba04:	9002      	str	r0, [sp, #8]
  40ba06:	0722      	lsls	r2, r4, #28
  40ba08:	bf42      	ittt	mi
  40ba0a:	9903      	ldrmi	r1, [sp, #12]
  40ba0c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  40ba10:	9103      	strmi	r1, [sp, #12]
  40ba12:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40ba16:	e6bd      	b.n	40b794 <_strtod_r+0xac>
  40ba18:	f1ba 0f00 	cmp.w	sl, #0
  40ba1c:	f43f aeac 	beq.w	40b778 <_strtod_r+0x90>
  40ba20:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40ba22:	1c6a      	adds	r2, r5, #1
  40ba24:	9219      	str	r2, [sp, #100]	; 0x64
  40ba26:	786c      	ldrb	r4, [r5, #1]
  40ba28:	2c2b      	cmp	r4, #43	; 0x2b
  40ba2a:	f000 824b 	beq.w	40bec4 <_strtod_r+0x7dc>
  40ba2e:	2c2d      	cmp	r4, #45	; 0x2d
  40ba30:	f040 8245 	bne.w	40bebe <_strtod_r+0x7d6>
  40ba34:	2101      	movs	r1, #1
  40ba36:	9108      	str	r1, [sp, #32]
  40ba38:	1caa      	adds	r2, r5, #2
  40ba3a:	9219      	str	r2, [sp, #100]	; 0x64
  40ba3c:	78ac      	ldrb	r4, [r5, #2]
  40ba3e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40ba42:	2a09      	cmp	r2, #9
  40ba44:	f200 81e5 	bhi.w	40be12 <_strtod_r+0x72a>
  40ba48:	2c30      	cmp	r4, #48	; 0x30
  40ba4a:	d106      	bne.n	40ba5a <_strtod_r+0x372>
  40ba4c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40ba4e:	3201      	adds	r2, #1
  40ba50:	9219      	str	r2, [sp, #100]	; 0x64
  40ba52:	f812 4b01 	ldrb.w	r4, [r2], #1
  40ba56:	2c30      	cmp	r4, #48	; 0x30
  40ba58:	d0fa      	beq.n	40ba50 <_strtod_r+0x368>
  40ba5a:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40ba5e:	2a08      	cmp	r2, #8
  40ba60:	f63f aef8 	bhi.w	40b854 <_strtod_r+0x16c>
  40ba64:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40ba66:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  40ba6a:	f102 0801 	add.w	r8, r2, #1
  40ba6e:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  40ba72:	7854      	ldrb	r4, [r2, #1]
  40ba74:	920e      	str	r2, [sp, #56]	; 0x38
  40ba76:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40ba7a:	2a09      	cmp	r2, #9
  40ba7c:	d811      	bhi.n	40baa2 <_strtod_r+0x3ba>
  40ba7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ba80:	f102 0c02 	add.w	ip, r2, #2
  40ba84:	4662      	mov	r2, ip
  40ba86:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40ba8a:	9219      	str	r2, [sp, #100]	; 0x64
  40ba8c:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  40ba90:	4690      	mov	r8, r2
  40ba92:	f812 4b01 	ldrb.w	r4, [r2], #1
  40ba96:	3930      	subs	r1, #48	; 0x30
  40ba98:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  40ba9c:	f1bc 0f09 	cmp.w	ip, #9
  40baa0:	d9f1      	bls.n	40ba86 <_strtod_r+0x39e>
  40baa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40baa4:	ebc2 0808 	rsb	r8, r2, r8
  40baa8:	f1b8 0f08 	cmp.w	r8, #8
  40baac:	f300 83f4 	bgt.w	40c298 <_strtod_r+0xbb0>
  40bab0:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40bab4:	4291      	cmp	r1, r2
  40bab6:	bfa8      	it	ge
  40bab8:	4611      	movge	r1, r2
  40baba:	9a08      	ldr	r2, [sp, #32]
  40babc:	2a00      	cmp	r2, #0
  40babe:	f43f aeca 	beq.w	40b856 <_strtod_r+0x16e>
  40bac2:	4249      	negs	r1, r1
  40bac4:	f1ba 0f00 	cmp.w	sl, #0
  40bac8:	f47f aec8 	bne.w	40b85c <_strtod_r+0x174>
  40bacc:	e71c      	b.n	40b908 <_strtod_r+0x220>
  40bace:	4658      	mov	r0, fp
  40bad0:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40bad2:	f005 f82f 	bl	410b34 <_localeconv_r>
  40bad6:	6800      	ldr	r0, [r0, #0]
  40bad8:	f7ff fd28 	bl	40b52c <strlen>
  40badc:	1823      	adds	r3, r4, r0
  40bade:	9319      	str	r3, [sp, #100]	; 0x64
  40bae0:	5c24      	ldrb	r4, [r4, r0]
  40bae2:	2e00      	cmp	r6, #0
  40bae4:	f040 81c4 	bne.w	40be70 <_strtod_r+0x788>
  40bae8:	2c30      	cmp	r4, #48	; 0x30
  40baea:	f47f aeff 	bne.w	40b8ec <_strtod_r+0x204>
  40baee:	461a      	mov	r2, r3
  40baf0:	4633      	mov	r3, r6
  40baf2:	e000      	b.n	40baf6 <_strtod_r+0x40e>
  40baf4:	460a      	mov	r2, r1
  40baf6:	1c51      	adds	r1, r2, #1
  40baf8:	9119      	str	r1, [sp, #100]	; 0x64
  40bafa:	7854      	ldrb	r4, [r2, #1]
  40bafc:	3301      	adds	r3, #1
  40bafe:	2c30      	cmp	r4, #48	; 0x30
  40bb00:	d0f8      	beq.n	40baf4 <_strtod_r+0x40c>
  40bb02:	e6f4      	b.n	40b8ee <_strtod_r+0x206>
  40bb04:	00413cc0 	.word	0x00413cc0
  40bb08:	9b08      	ldr	r3, [sp, #32]
  40bb0a:	ebc8 080a 	rsb	r8, r8, sl
  40bb0e:	4498      	add	r8, r3
  40bb10:	f1b8 0f00 	cmp.w	r8, #0
  40bb14:	f340 836b 	ble.w	40c1ee <_strtod_r+0xb06>
  40bb18:	f018 010f 	ands.w	r1, r8, #15
  40bb1c:	d00a      	beq.n	40bb34 <_strtod_r+0x44c>
  40bb1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40bb22:	48a7      	ldr	r0, [pc, #668]	; (40bdc0 <_strtod_r+0x6d8>)
  40bb24:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  40bb28:	e9d1 0100 	ldrd	r0, r1, [r1]
  40bb2c:	f7fe fb7a 	bl	40a224 <__aeabi_dmul>
  40bb30:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bb34:	f038 040f 	bics.w	r4, r8, #15
  40bb38:	f040 81ca 	bne.w	40bed0 <_strtod_r+0x7e8>
  40bb3c:	2000      	movs	r0, #0
  40bb3e:	900a      	str	r0, [sp, #40]	; 0x28
  40bb40:	f8cd 9000 	str.w	r9, [sp]
  40bb44:	9906      	ldr	r1, [sp, #24]
  40bb46:	4632      	mov	r2, r6
  40bb48:	4653      	mov	r3, sl
  40bb4a:	4658      	mov	r0, fp
  40bb4c:	f005 fc38 	bl	4113c0 <__s2b>
  40bb50:	900b      	str	r0, [sp, #44]	; 0x2c
  40bb52:	2800      	cmp	r0, #0
  40bb54:	f000 82d7 	beq.w	40c106 <_strtod_r+0xa1e>
  40bb58:	9b08      	ldr	r3, [sp, #32]
  40bb5a:	9908      	ldr	r1, [sp, #32]
  40bb5c:	2000      	movs	r0, #0
  40bb5e:	2b00      	cmp	r3, #0
  40bb60:	f1c3 0300 	rsb	r3, r3, #0
  40bb64:	bfa8      	it	ge
  40bb66:	4603      	movge	r3, r0
  40bb68:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  40bb6c:	9006      	str	r0, [sp, #24]
  40bb6e:	930e      	str	r3, [sp, #56]	; 0x38
  40bb70:	910f      	str	r1, [sp, #60]	; 0x3c
  40bb72:	4607      	mov	r7, r0
  40bb74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40bb76:	4658      	mov	r0, fp
  40bb78:	6851      	ldr	r1, [r2, #4]
  40bb7a:	f005 fba7 	bl	4112cc <_Balloc>
  40bb7e:	4606      	mov	r6, r0
  40bb80:	2800      	cmp	r0, #0
  40bb82:	f000 82ce 	beq.w	40c122 <_strtod_r+0xa3a>
  40bb86:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40bb88:	6903      	ldr	r3, [r0, #16]
  40bb8a:	f106 000c 	add.w	r0, r6, #12
  40bb8e:	1c9a      	adds	r2, r3, #2
  40bb90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40bb92:	0092      	lsls	r2, r2, #2
  40bb94:	f103 010c 	add.w	r1, r3, #12
  40bb98:	f7ff f9c2 	bl	40af20 <memcpy>
  40bb9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bba0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40bba4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40bba8:	a81b      	add	r0, sp, #108	; 0x6c
  40bbaa:	a91c      	add	r1, sp, #112	; 0x70
  40bbac:	e88d 0003 	stmia.w	sp, {r0, r1}
  40bbb0:	4658      	mov	r0, fp
  40bbb2:	f005 feff 	bl	4119b4 <__d2b>
  40bbb6:	901a      	str	r0, [sp, #104]	; 0x68
  40bbb8:	2800      	cmp	r0, #0
  40bbba:	f000 8413 	beq.w	40c3e4 <_strtod_r+0xcfc>
  40bbbe:	4658      	mov	r0, fp
  40bbc0:	2101      	movs	r1, #1
  40bbc2:	f005 fc97 	bl	4114f4 <__i2b>
  40bbc6:	4607      	mov	r7, r0
  40bbc8:	2800      	cmp	r0, #0
  40bbca:	f000 82aa 	beq.w	40c122 <_strtod_r+0xa3a>
  40bbce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40bbd0:	2b00      	cmp	r3, #0
  40bbd2:	f2c0 8111 	blt.w	40bdf8 <_strtod_r+0x710>
  40bbd6:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40bbda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40bbdc:	4499      	add	r9, r3
  40bbde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bbe0:	991c      	ldr	r1, [sp, #112]	; 0x70
  40bbe2:	1a9b      	subs	r3, r3, r2
  40bbe4:	440b      	add	r3, r1
  40bbe6:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40bbea:	4293      	cmp	r3, r2
  40bbec:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  40bbf0:	f280 80da 	bge.w	40bda8 <_strtod_r+0x6c0>
  40bbf4:	1ad2      	subs	r2, r2, r3
  40bbf6:	2a1f      	cmp	r2, #31
  40bbf8:	ebc2 0a0a 	rsb	sl, r2, sl
  40bbfc:	f300 8101 	bgt.w	40be02 <_strtod_r+0x71a>
  40bc00:	f04f 0801 	mov.w	r8, #1
  40bc04:	fa08 f802 	lsl.w	r8, r8, r2
  40bc08:	2300      	movs	r3, #0
  40bc0a:	930c      	str	r3, [sp, #48]	; 0x30
  40bc0c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40bc0e:	4455      	add	r5, sl
  40bc10:	44ca      	add	sl, r9
  40bc12:	45ca      	cmp	sl, r9
  40bc14:	bfb4      	ite	lt
  40bc16:	4653      	movlt	r3, sl
  40bc18:	464b      	movge	r3, r9
  40bc1a:	4405      	add	r5, r0
  40bc1c:	42ab      	cmp	r3, r5
  40bc1e:	bfa8      	it	ge
  40bc20:	462b      	movge	r3, r5
  40bc22:	2b00      	cmp	r3, #0
  40bc24:	dd04      	ble.n	40bc30 <_strtod_r+0x548>
  40bc26:	ebc3 0a0a 	rsb	sl, r3, sl
  40bc2a:	1aed      	subs	r5, r5, r3
  40bc2c:	ebc3 0909 	rsb	r9, r3, r9
  40bc30:	990e      	ldr	r1, [sp, #56]	; 0x38
  40bc32:	b1b1      	cbz	r1, 40bc62 <_strtod_r+0x57a>
  40bc34:	4639      	mov	r1, r7
  40bc36:	4658      	mov	r0, fp
  40bc38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bc3a:	f005 fd03 	bl	411644 <__pow5mult>
  40bc3e:	4607      	mov	r7, r0
  40bc40:	2800      	cmp	r0, #0
  40bc42:	f000 826e 	beq.w	40c122 <_strtod_r+0xa3a>
  40bc46:	4658      	mov	r0, fp
  40bc48:	4639      	mov	r1, r7
  40bc4a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40bc4c:	f005 fc5c 	bl	411508 <__multiply>
  40bc50:	4604      	mov	r4, r0
  40bc52:	2800      	cmp	r0, #0
  40bc54:	f000 8265 	beq.w	40c122 <_strtod_r+0xa3a>
  40bc58:	4658      	mov	r0, fp
  40bc5a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bc5c:	f005 fb5c 	bl	411318 <_Bfree>
  40bc60:	941a      	str	r4, [sp, #104]	; 0x68
  40bc62:	f1ba 0f00 	cmp.w	sl, #0
  40bc66:	dd08      	ble.n	40bc7a <_strtod_r+0x592>
  40bc68:	4652      	mov	r2, sl
  40bc6a:	4658      	mov	r0, fp
  40bc6c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bc6e:	f005 fd37 	bl	4116e0 <__lshift>
  40bc72:	901a      	str	r0, [sp, #104]	; 0x68
  40bc74:	2800      	cmp	r0, #0
  40bc76:	f000 83b5 	beq.w	40c3e4 <_strtod_r+0xcfc>
  40bc7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bc7c:	b142      	cbz	r2, 40bc90 <_strtod_r+0x5a8>
  40bc7e:	4631      	mov	r1, r6
  40bc80:	4658      	mov	r0, fp
  40bc82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bc84:	f005 fcde 	bl	411644 <__pow5mult>
  40bc88:	4606      	mov	r6, r0
  40bc8a:	2800      	cmp	r0, #0
  40bc8c:	f000 8249 	beq.w	40c122 <_strtod_r+0xa3a>
  40bc90:	2d00      	cmp	r5, #0
  40bc92:	dd08      	ble.n	40bca6 <_strtod_r+0x5be>
  40bc94:	4631      	mov	r1, r6
  40bc96:	462a      	mov	r2, r5
  40bc98:	4658      	mov	r0, fp
  40bc9a:	f005 fd21 	bl	4116e0 <__lshift>
  40bc9e:	4606      	mov	r6, r0
  40bca0:	2800      	cmp	r0, #0
  40bca2:	f000 823e 	beq.w	40c122 <_strtod_r+0xa3a>
  40bca6:	f1b9 0f00 	cmp.w	r9, #0
  40bcaa:	dd08      	ble.n	40bcbe <_strtod_r+0x5d6>
  40bcac:	4639      	mov	r1, r7
  40bcae:	464a      	mov	r2, r9
  40bcb0:	4658      	mov	r0, fp
  40bcb2:	f005 fd15 	bl	4116e0 <__lshift>
  40bcb6:	4607      	mov	r7, r0
  40bcb8:	2800      	cmp	r0, #0
  40bcba:	f000 8232 	beq.w	40c122 <_strtod_r+0xa3a>
  40bcbe:	4658      	mov	r0, fp
  40bcc0:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bcc2:	4632      	mov	r2, r6
  40bcc4:	f005 fd8e 	bl	4117e4 <__mdiff>
  40bcc8:	9006      	str	r0, [sp, #24]
  40bcca:	2800      	cmp	r0, #0
  40bccc:	f000 8229 	beq.w	40c122 <_strtod_r+0xa3a>
  40bcd0:	9906      	ldr	r1, [sp, #24]
  40bcd2:	2300      	movs	r3, #0
  40bcd4:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  40bcd8:	60cb      	str	r3, [r1, #12]
  40bcda:	4639      	mov	r1, r7
  40bcdc:	f005 fd5e 	bl	41179c <__mcmp>
  40bce0:	2800      	cmp	r0, #0
  40bce2:	f2c0 83cc 	blt.w	40c47e <_strtod_r+0xd96>
  40bce6:	f000 8389 	beq.w	40c3fc <_strtod_r+0xd14>
  40bcea:	9806      	ldr	r0, [sp, #24]
  40bcec:	4639      	mov	r1, r7
  40bcee:	f005 febf 	bl	411a70 <__ratio>
  40bcf2:	2200      	movs	r2, #0
  40bcf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40bcf8:	4604      	mov	r4, r0
  40bcfa:	460d      	mov	r5, r1
  40bcfc:	f7fe fd0e 	bl	40a71c <__aeabi_dcmple>
  40bd00:	2800      	cmp	r0, #0
  40bd02:	d065      	beq.n	40bdd0 <_strtod_r+0x6e8>
  40bd04:	f1ba 0f00 	cmp.w	sl, #0
  40bd08:	f000 808f 	beq.w	40be2a <_strtod_r+0x742>
  40bd0c:	4d2d      	ldr	r5, [pc, #180]	; (40bdc4 <_strtod_r+0x6dc>)
  40bd0e:	2400      	movs	r4, #0
  40bd10:	4622      	mov	r2, r4
  40bd12:	462b      	mov	r3, r5
  40bd14:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  40bd18:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40bd1c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 40bdcc <_strtod_r+0x6e4>
  40bd20:	4b29      	ldr	r3, [pc, #164]	; (40bdc8 <_strtod_r+0x6e0>)
  40bd22:	ea09 0808 	and.w	r8, r9, r8
  40bd26:	4598      	cmp	r8, r3
  40bd28:	f000 81c0 	beq.w	40c0ac <_strtod_r+0x9c4>
  40bd2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bd2e:	b182      	cbz	r2, 40bd52 <_strtod_r+0x66a>
  40bd30:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  40bd34:	d80d      	bhi.n	40bd52 <_strtod_r+0x66a>
  40bd36:	a320      	add	r3, pc, #128	; (adr r3, 40bdb8 <_strtod_r+0x6d0>)
  40bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
  40bd3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bd40:	f7fe fcec 	bl	40a71c <__aeabi_dcmple>
  40bd44:	2800      	cmp	r0, #0
  40bd46:	f040 811d 	bne.w	40bf84 <_strtod_r+0x89c>
  40bd4a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40bd4e:	ebc8 0503 	rsb	r5, r8, r3
  40bd52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40bd56:	f005 fdb1 	bl	4118bc <__ulp>
  40bd5a:	4602      	mov	r2, r0
  40bd5c:	460b      	mov	r3, r1
  40bd5e:	4620      	mov	r0, r4
  40bd60:	4629      	mov	r1, r5
  40bd62:	f7fe fa5f 	bl	40a224 <__aeabi_dmul>
  40bd66:	4602      	mov	r2, r0
  40bd68:	460b      	mov	r3, r1
  40bd6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40bd6e:	f7fe f8a7 	bl	409ec0 <__adddf3>
  40bd72:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bd76:	9c03      	ldr	r4, [sp, #12]
  40bd78:	990a      	ldr	r1, [sp, #40]	; 0x28
  40bd7a:	b921      	cbnz	r1, 40bd86 <_strtod_r+0x69e>
  40bd7c:	4b13      	ldr	r3, [pc, #76]	; (40bdcc <_strtod_r+0x6e4>)
  40bd7e:	4023      	ands	r3, r4
  40bd80:	4598      	cmp	r8, r3
  40bd82:	f000 81ee 	beq.w	40c162 <_strtod_r+0xa7a>
  40bd86:	4658      	mov	r0, fp
  40bd88:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bd8a:	f005 fac5 	bl	411318 <_Bfree>
  40bd8e:	4658      	mov	r0, fp
  40bd90:	4631      	mov	r1, r6
  40bd92:	f005 fac1 	bl	411318 <_Bfree>
  40bd96:	4658      	mov	r0, fp
  40bd98:	4639      	mov	r1, r7
  40bd9a:	f005 fabd 	bl	411318 <_Bfree>
  40bd9e:	4658      	mov	r0, fp
  40bda0:	9906      	ldr	r1, [sp, #24]
  40bda2:	f005 fab9 	bl	411318 <_Bfree>
  40bda6:	e6e5      	b.n	40bb74 <_strtod_r+0x48c>
  40bda8:	2300      	movs	r3, #0
  40bdaa:	930c      	str	r3, [sp, #48]	; 0x30
  40bdac:	f04f 0801 	mov.w	r8, #1
  40bdb0:	e72c      	b.n	40bc0c <_strtod_r+0x524>
  40bdb2:	bf00      	nop
  40bdb4:	f3af 8000 	nop.w
  40bdb8:	ffc00000 	.word	0xffc00000
  40bdbc:	41dfffff 	.word	0x41dfffff
  40bdc0:	00413cc0 	.word	0x00413cc0
  40bdc4:	3ff00000 	.word	0x3ff00000
  40bdc8:	7fe00000 	.word	0x7fe00000
  40bdcc:	7ff00000 	.word	0x7ff00000
  40bdd0:	4620      	mov	r0, r4
  40bdd2:	4629      	mov	r1, r5
  40bdd4:	2200      	movs	r2, #0
  40bdd6:	4ba8      	ldr	r3, [pc, #672]	; (40c078 <_strtod_r+0x990>)
  40bdd8:	f7fe fa24 	bl	40a224 <__aeabi_dmul>
  40bddc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bde0:	f1ba 0f00 	cmp.w	sl, #0
  40bde4:	d11c      	bne.n	40be20 <_strtod_r+0x738>
  40bde6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40bdea:	9010      	str	r0, [sp, #64]	; 0x40
  40bdec:	9111      	str	r1, [sp, #68]	; 0x44
  40bdee:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40bdf2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40bdf6:	e791      	b.n	40bd1c <_strtod_r+0x634>
  40bdf8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40bdfa:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40bdfe:	1acd      	subs	r5, r1, r3
  40be00:	e6ed      	b.n	40bbde <_strtod_r+0x4f6>
  40be02:	4c9e      	ldr	r4, [pc, #632]	; (40c07c <_strtod_r+0x994>)
  40be04:	f04f 0801 	mov.w	r8, #1
  40be08:	1ae4      	subs	r4, r4, r3
  40be0a:	fa08 f404 	lsl.w	r4, r8, r4
  40be0e:	940c      	str	r4, [sp, #48]	; 0x30
  40be10:	e6fc      	b.n	40bc0c <_strtod_r+0x524>
  40be12:	9519      	str	r5, [sp, #100]	; 0x64
  40be14:	2100      	movs	r1, #0
  40be16:	f1ba 0f00 	cmp.w	sl, #0
  40be1a:	f47f ad1f 	bne.w	40b85c <_strtod_r+0x174>
  40be1e:	e573      	b.n	40b908 <_strtod_r+0x220>
  40be20:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40be24:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40be28:	e7e1      	b.n	40bdee <_strtod_r+0x706>
  40be2a:	9b02      	ldr	r3, [sp, #8]
  40be2c:	2b00      	cmp	r3, #0
  40be2e:	f040 8093 	bne.w	40bf58 <_strtod_r+0x870>
  40be32:	9803      	ldr	r0, [sp, #12]
  40be34:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40be38:	4681      	mov	r9, r0
  40be3a:	2b00      	cmp	r3, #0
  40be3c:	f040 8092 	bne.w	40bf64 <_strtod_r+0x87c>
  40be40:	4620      	mov	r0, r4
  40be42:	4629      	mov	r1, r5
  40be44:	2200      	movs	r2, #0
  40be46:	4b8e      	ldr	r3, [pc, #568]	; (40c080 <_strtod_r+0x998>)
  40be48:	f7fe fc5e 	bl	40a708 <__aeabi_dcmplt>
  40be4c:	2800      	cmp	r0, #0
  40be4e:	f040 8356 	bne.w	40c4fe <_strtod_r+0xe16>
  40be52:	4620      	mov	r0, r4
  40be54:	4629      	mov	r1, r5
  40be56:	2200      	movs	r2, #0
  40be58:	4b87      	ldr	r3, [pc, #540]	; (40c078 <_strtod_r+0x990>)
  40be5a:	f7fe f9e3 	bl	40a224 <__aeabi_dmul>
  40be5e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40be62:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40be66:	9016      	str	r0, [sp, #88]	; 0x58
  40be68:	9117      	str	r1, [sp, #92]	; 0x5c
  40be6a:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40be6e:	e755      	b.n	40bd1c <_strtod_r+0x634>
  40be70:	4640      	mov	r0, r8
  40be72:	4643      	mov	r3, r8
  40be74:	46b2      	mov	sl, r6
  40be76:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40be7a:	2a09      	cmp	r2, #9
  40be7c:	d825      	bhi.n	40beca <_strtod_r+0x7e2>
  40be7e:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40be80:	3001      	adds	r0, #1
  40be82:	2a00      	cmp	r2, #0
  40be84:	f000 81af 	beq.w	40c1e6 <_strtod_r+0xafe>
  40be88:	2801      	cmp	r0, #1
  40be8a:	4403      	add	r3, r0
  40be8c:	f000 81a0 	beq.w	40c1d0 <_strtod_r+0xae8>
  40be90:	4450      	add	r0, sl
  40be92:	3801      	subs	r0, #1
  40be94:	e006      	b.n	40bea4 <_strtod_r+0x7bc>
  40be96:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40be9a:	ea4f 0949 	mov.w	r9, r9, lsl #1
  40be9e:	4582      	cmp	sl, r0
  40bea0:	f000 8197 	beq.w	40c1d2 <_strtod_r+0xaea>
  40bea4:	f10a 0a01 	add.w	sl, sl, #1
  40bea8:	f10a 31ff 	add.w	r1, sl, #4294967295
  40beac:	2908      	cmp	r1, #8
  40beae:	ddf2      	ble.n	40be96 <_strtod_r+0x7ae>
  40beb0:	f1ba 0f10 	cmp.w	sl, #16
  40beb4:	bfdc      	itt	le
  40beb6:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40beba:	007f      	lslle	r7, r7, #1
  40bebc:	e7ef      	b.n	40be9e <_strtod_r+0x7b6>
  40bebe:	2200      	movs	r2, #0
  40bec0:	9208      	str	r2, [sp, #32]
  40bec2:	e5bc      	b.n	40ba3e <_strtod_r+0x356>
  40bec4:	2100      	movs	r1, #0
  40bec6:	9108      	str	r1, [sp, #32]
  40bec8:	e5b6      	b.n	40ba38 <_strtod_r+0x350>
  40beca:	2201      	movs	r2, #1
  40becc:	920b      	str	r2, [sp, #44]	; 0x2c
  40bece:	e4bc      	b.n	40b84a <_strtod_r+0x162>
  40bed0:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  40bed4:	f300 8117 	bgt.w	40c106 <_strtod_r+0xa1e>
  40bed8:	1124      	asrs	r4, r4, #4
  40beda:	2c01      	cmp	r4, #1
  40bedc:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 40c0a8 <_strtod_r+0x9c0>
  40bee0:	f340 832a 	ble.w	40c538 <_strtod_r+0xe50>
  40bee4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bee8:	4645      	mov	r5, r8
  40beea:	2700      	movs	r7, #0
  40beec:	f014 0f01 	tst.w	r4, #1
  40bef0:	f107 0701 	add.w	r7, r7, #1
  40bef4:	ea4f 0464 	mov.w	r4, r4, asr #1
  40bef8:	d003      	beq.n	40bf02 <_strtod_r+0x81a>
  40befa:	e9d5 2300 	ldrd	r2, r3, [r5]
  40befe:	f7fe f991 	bl	40a224 <__aeabi_dmul>
  40bf02:	2c01      	cmp	r4, #1
  40bf04:	f105 0508 	add.w	r5, r5, #8
  40bf08:	dcf0      	bgt.n	40beec <_strtod_r+0x804>
  40bf0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bf0e:	9903      	ldr	r1, [sp, #12]
  40bf10:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  40bf14:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  40bf18:	9103      	str	r1, [sp, #12]
  40bf1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40bf1e:	e9d7 0100 	ldrd	r0, r1, [r7]
  40bf22:	f7fe f97f 	bl	40a224 <__aeabi_dmul>
  40bf26:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40bf2a:	9a03      	ldr	r2, [sp, #12]
  40bf2c:	9903      	ldr	r1, [sp, #12]
  40bf2e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  40bf32:	0d1b      	lsrs	r3, r3, #20
  40bf34:	4a53      	ldr	r2, [pc, #332]	; (40c084 <_strtod_r+0x99c>)
  40bf36:	051b      	lsls	r3, r3, #20
  40bf38:	4293      	cmp	r3, r2
  40bf3a:	f200 80e4 	bhi.w	40c106 <_strtod_r+0xa1e>
  40bf3e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40bf42:	4293      	cmp	r3, r2
  40bf44:	f240 82d4 	bls.w	40c4f0 <_strtod_r+0xe08>
  40bf48:	4b4f      	ldr	r3, [pc, #316]	; (40c088 <_strtod_r+0x9a0>)
  40bf4a:	2000      	movs	r0, #0
  40bf4c:	f04f 31ff 	mov.w	r1, #4294967295
  40bf50:	9303      	str	r3, [sp, #12]
  40bf52:	900a      	str	r0, [sp, #40]	; 0x28
  40bf54:	9102      	str	r1, [sp, #8]
  40bf56:	e5f3      	b.n	40bb40 <_strtod_r+0x458>
  40bf58:	9902      	ldr	r1, [sp, #8]
  40bf5a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40bf5e:	2901      	cmp	r1, #1
  40bf60:	f000 81c9 	beq.w	40c2f6 <_strtod_r+0xc0e>
  40bf64:	4946      	ldr	r1, [pc, #280]	; (40c080 <_strtod_r+0x998>)
  40bf66:	2000      	movs	r0, #0
  40bf68:	2400      	movs	r4, #0
  40bf6a:	4d48      	ldr	r5, [pc, #288]	; (40c08c <_strtod_r+0x9a4>)
  40bf6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bf70:	e6d4      	b.n	40bd1c <_strtod_r+0x634>
  40bf72:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bf74:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40bf78:	9106      	str	r1, [sp, #24]
  40bf7a:	460c      	mov	r4, r1
  40bf7c:	f04f 0a00 	mov.w	sl, #0
  40bf80:	2001      	movs	r0, #1
  40bf82:	e77e      	b.n	40be82 <_strtod_r+0x79a>
  40bf84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bf88:	f006 fa98 	bl	4124bc <__aeabi_d2uiz>
  40bf8c:	2800      	cmp	r0, #0
  40bf8e:	f000 81ad 	beq.w	40c2ec <_strtod_r+0xc04>
  40bf92:	f7fe f8d1 	bl	40a138 <__aeabi_ui2d>
  40bf96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bf9a:	f1ba 0f00 	cmp.w	sl, #0
  40bf9e:	f040 81a0 	bne.w	40c2e2 <_strtod_r+0xbfa>
  40bfa2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40bfa4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bfa6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40bfaa:	9114      	str	r1, [sp, #80]	; 0x50
  40bfac:	9215      	str	r2, [sp, #84]	; 0x54
  40bfae:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  40bfb2:	e6ca      	b.n	40bd4a <_strtod_r+0x662>
  40bfb4:	4836      	ldr	r0, [pc, #216]	; (40c090 <_strtod_r+0x9a8>)
  40bfb6:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bfb8:	e009      	b.n	40bfce <_strtod_r+0x8e6>
  40bfba:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40bfbe:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40bfc2:	2c19      	cmp	r4, #25
  40bfc4:	bf98      	it	ls
  40bfc6:	3320      	addls	r3, #32
  40bfc8:	4293      	cmp	r3, r2
  40bfca:	f47f abdc 	bne.w	40b786 <_strtod_r+0x9e>
  40bfce:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40bfd2:	2a00      	cmp	r2, #0
  40bfd4:	d1f1      	bne.n	40bfba <_strtod_r+0x8d2>
  40bfd6:	1c4b      	adds	r3, r1, #1
  40bfd8:	9319      	str	r3, [sp, #100]	; 0x64
  40bfda:	784b      	ldrb	r3, [r1, #1]
  40bfdc:	2b28      	cmp	r3, #40	; 0x28
  40bfde:	f000 82e1 	beq.w	40c5a4 <_strtod_r+0xebc>
  40bfe2:	4a2c      	ldr	r2, [pc, #176]	; (40c094 <_strtod_r+0x9ac>)
  40bfe4:	2300      	movs	r3, #0
  40bfe6:	9203      	str	r2, [sp, #12]
  40bfe8:	9302      	str	r3, [sp, #8]
  40bfea:	e512      	b.n	40ba12 <_strtod_r+0x32a>
  40bfec:	482a      	ldr	r0, [pc, #168]	; (40c098 <_strtod_r+0x9b0>)
  40bfee:	9919      	ldr	r1, [sp, #100]	; 0x64
  40bff0:	e009      	b.n	40c006 <_strtod_r+0x91e>
  40bff2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40bff6:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40bffa:	2c19      	cmp	r4, #25
  40bffc:	bf98      	it	ls
  40bffe:	3320      	addls	r3, #32
  40c000:	4293      	cmp	r3, r2
  40c002:	f47f abc0 	bne.w	40b786 <_strtod_r+0x9e>
  40c006:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40c00a:	2a00      	cmp	r2, #0
  40c00c:	d1f1      	bne.n	40bff2 <_strtod_r+0x90a>
  40c00e:	9119      	str	r1, [sp, #100]	; 0x64
  40c010:	4c22      	ldr	r4, [pc, #136]	; (40c09c <_strtod_r+0x9b4>)
  40c012:	4608      	mov	r0, r1
  40c014:	e009      	b.n	40c02a <_strtod_r+0x942>
  40c016:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40c01a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40c01e:	2d19      	cmp	r5, #25
  40c020:	bf98      	it	ls
  40c022:	3320      	addls	r3, #32
  40c024:	4293      	cmp	r3, r2
  40c026:	f040 8284 	bne.w	40c532 <_strtod_r+0xe4a>
  40c02a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  40c02e:	2a00      	cmp	r2, #0
  40c030:	d1f1      	bne.n	40c016 <_strtod_r+0x92e>
  40c032:	3001      	adds	r0, #1
  40c034:	9019      	str	r0, [sp, #100]	; 0x64
  40c036:	4a1a      	ldr	r2, [pc, #104]	; (40c0a0 <_strtod_r+0x9b8>)
  40c038:	2300      	movs	r3, #0
  40c03a:	9203      	str	r2, [sp, #12]
  40c03c:	9302      	str	r3, [sp, #8]
  40c03e:	e4e8      	b.n	40ba12 <_strtod_r+0x32a>
  40c040:	9907      	ldr	r1, [sp, #28]
  40c042:	ab1a      	add	r3, sp, #104	; 0x68
  40c044:	9101      	str	r1, [sp, #4]
  40c046:	9300      	str	r3, [sp, #0]
  40c048:	4658      	mov	r0, fp
  40c04a:	a919      	add	r1, sp, #100	; 0x64
  40c04c:	4a15      	ldr	r2, [pc, #84]	; (40c0a4 <_strtod_r+0x9bc>)
  40c04e:	ab1b      	add	r3, sp, #108	; 0x6c
  40c050:	f004 fa06 	bl	410460 <__gethex>
  40c054:	f010 0507 	ands.w	r5, r0, #7
  40c058:	4604      	mov	r4, r0
  40c05a:	f43f acc9 	beq.w	40b9f0 <_strtod_r+0x308>
  40c05e:	2d06      	cmp	r5, #6
  40c060:	f040 8157 	bne.w	40c312 <_strtod_r+0xc2a>
  40c064:	3601      	adds	r6, #1
  40c066:	2200      	movs	r2, #0
  40c068:	9619      	str	r6, [sp, #100]	; 0x64
  40c06a:	f04f 0800 	mov.w	r8, #0
  40c06e:	f04f 0900 	mov.w	r9, #0
  40c072:	9207      	str	r2, [sp, #28]
  40c074:	f7ff bb8e 	b.w	40b794 <_strtod_r+0xac>
  40c078:	3fe00000 	.word	0x3fe00000
  40c07c:	fffffbe3 	.word	0xfffffbe3
  40c080:	3ff00000 	.word	0x3ff00000
  40c084:	7ca00000 	.word	0x7ca00000
  40c088:	7fefffff 	.word	0x7fefffff
  40c08c:	bff00000 	.word	0xbff00000
  40c090:	00413adb 	.word	0x00413adb
  40c094:	fff80000 	.word	0xfff80000
  40c098:	00413acf 	.word	0x00413acf
  40c09c:	00413ad3 	.word	0x00413ad3
  40c0a0:	7ff00000 	.word	0x7ff00000
  40c0a4:	00413abc 	.word	0x00413abc
  40c0a8:	00413d88 	.word	0x00413d88
  40c0ac:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  40c0b0:	f8cd 900c 	str.w	r9, [sp, #12]
  40c0b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c0b8:	f005 fc00 	bl	4118bc <__ulp>
  40c0bc:	4602      	mov	r2, r0
  40c0be:	460b      	mov	r3, r1
  40c0c0:	4620      	mov	r0, r4
  40c0c2:	4629      	mov	r1, r5
  40c0c4:	f7fe f8ae 	bl	40a224 <__aeabi_dmul>
  40c0c8:	4602      	mov	r2, r0
  40c0ca:	460b      	mov	r3, r1
  40c0cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c0d0:	f7fd fef6 	bl	409ec0 <__adddf3>
  40c0d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c0d8:	9903      	ldr	r1, [sp, #12]
  40c0da:	4aad      	ldr	r2, [pc, #692]	; (40c390 <_strtod_r+0xca8>)
  40c0dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40c0e0:	0d1b      	lsrs	r3, r3, #20
  40c0e2:	051b      	lsls	r3, r3, #20
  40c0e4:	4293      	cmp	r3, r2
  40c0e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c0ea:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40c0ee:	f240 80d6 	bls.w	40c29e <_strtod_r+0xbb6>
  40c0f2:	4ba8      	ldr	r3, [pc, #672]	; (40c394 <_strtod_r+0xcac>)
  40c0f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40c0f6:	4299      	cmp	r1, r3
  40c0f8:	d010      	beq.n	40c11c <_strtod_r+0xa34>
  40c0fa:	4ba6      	ldr	r3, [pc, #664]	; (40c394 <_strtod_r+0xcac>)
  40c0fc:	f04f 30ff 	mov.w	r0, #4294967295
  40c100:	9303      	str	r3, [sp, #12]
  40c102:	9002      	str	r0, [sp, #8]
  40c104:	e63f      	b.n	40bd86 <_strtod_r+0x69e>
  40c106:	4ba4      	ldr	r3, [pc, #656]	; (40c398 <_strtod_r+0xcb0>)
  40c108:	2000      	movs	r0, #0
  40c10a:	9303      	str	r3, [sp, #12]
  40c10c:	9002      	str	r0, [sp, #8]
  40c10e:	2322      	movs	r3, #34	; 0x22
  40c110:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c114:	f8cb 3000 	str.w	r3, [fp]
  40c118:	f7ff bb3c 	b.w	40b794 <_strtod_r+0xac>
  40c11c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40c11e:	3201      	adds	r2, #1
  40c120:	d1eb      	bne.n	40c0fa <_strtod_r+0xa12>
  40c122:	46b2      	mov	sl, r6
  40c124:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c126:	4a9c      	ldr	r2, [pc, #624]	; (40c398 <_strtod_r+0xcb0>)
  40c128:	2322      	movs	r3, #34	; 0x22
  40c12a:	2000      	movs	r0, #0
  40c12c:	9203      	str	r2, [sp, #12]
  40c12e:	9002      	str	r0, [sp, #8]
  40c130:	f8cb 3000 	str.w	r3, [fp]
  40c134:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c138:	4658      	mov	r0, fp
  40c13a:	f005 f8ed 	bl	411318 <_Bfree>
  40c13e:	4658      	mov	r0, fp
  40c140:	4651      	mov	r1, sl
  40c142:	f005 f8e9 	bl	411318 <_Bfree>
  40c146:	4658      	mov	r0, fp
  40c148:	4639      	mov	r1, r7
  40c14a:	f005 f8e5 	bl	411318 <_Bfree>
  40c14e:	4658      	mov	r0, fp
  40c150:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40c152:	f005 f8e1 	bl	411318 <_Bfree>
  40c156:	4658      	mov	r0, fp
  40c158:	9906      	ldr	r1, [sp, #24]
  40c15a:	f005 f8dd 	bl	411318 <_Bfree>
  40c15e:	f7ff bb19 	b.w	40b794 <_strtod_r+0xac>
  40c162:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40c166:	f7fe faf7 	bl	40a758 <__aeabi_d2iz>
  40c16a:	f7fd fff5 	bl	40a158 <__aeabi_i2d>
  40c16e:	4602      	mov	r2, r0
  40c170:	460b      	mov	r3, r1
  40c172:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40c176:	f7fd fea1 	bl	409ebc <__aeabi_dsub>
  40c17a:	4680      	mov	r8, r0
  40c17c:	4689      	mov	r9, r1
  40c17e:	f1ba 0f00 	cmp.w	sl, #0
  40c182:	d111      	bne.n	40c1a8 <_strtod_r+0xac0>
  40c184:	9a02      	ldr	r2, [sp, #8]
  40c186:	b97a      	cbnz	r2, 40c1a8 <_strtod_r+0xac0>
  40c188:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40c18c:	b964      	cbnz	r4, 40c1a8 <_strtod_r+0xac0>
  40c18e:	a37a      	add	r3, pc, #488	; (adr r3, 40c378 <_strtod_r+0xc90>)
  40c190:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c194:	f7fe fab8 	bl	40a708 <__aeabi_dcmplt>
  40c198:	2800      	cmp	r0, #0
  40c19a:	f43f adf4 	beq.w	40bd86 <_strtod_r+0x69e>
  40c19e:	46b2      	mov	sl, r6
  40c1a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c1a4:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c1a6:	e7c7      	b.n	40c138 <_strtod_r+0xa50>
  40c1a8:	4640      	mov	r0, r8
  40c1aa:	4649      	mov	r1, r9
  40c1ac:	a374      	add	r3, pc, #464	; (adr r3, 40c380 <_strtod_r+0xc98>)
  40c1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c1b2:	f7fe faa9 	bl	40a708 <__aeabi_dcmplt>
  40c1b6:	2800      	cmp	r0, #0
  40c1b8:	d1f1      	bne.n	40c19e <_strtod_r+0xab6>
  40c1ba:	4640      	mov	r0, r8
  40c1bc:	4649      	mov	r1, r9
  40c1be:	a372      	add	r3, pc, #456	; (adr r3, 40c388 <_strtod_r+0xca0>)
  40c1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c1c4:	f7fe fabe 	bl	40a744 <__aeabi_dcmpgt>
  40c1c8:	2800      	cmp	r0, #0
  40c1ca:	f43f addc 	beq.w	40bd86 <_strtod_r+0x69e>
  40c1ce:	e7e6      	b.n	40c19e <_strtod_r+0xab6>
  40c1d0:	4650      	mov	r0, sl
  40c1d2:	2808      	cmp	r0, #8
  40c1d4:	f100 0a01 	add.w	sl, r0, #1
  40c1d8:	f300 8107 	bgt.w	40c3ea <_strtod_r+0xd02>
  40c1dc:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40c1e0:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  40c1e4:	2000      	movs	r0, #0
  40c1e6:	1c62      	adds	r2, r4, #1
  40c1e8:	9219      	str	r2, [sp, #100]	; 0x64
  40c1ea:	7864      	ldrb	r4, [r4, #1]
  40c1ec:	e643      	b.n	40be76 <_strtod_r+0x78e>
  40c1ee:	f43f aca5 	beq.w	40bb3c <_strtod_r+0x454>
  40c1f2:	f1c8 0400 	rsb	r4, r8, #0
  40c1f6:	f014 030f 	ands.w	r3, r4, #15
  40c1fa:	d00a      	beq.n	40c212 <_strtod_r+0xb2a>
  40c1fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c200:	4a66      	ldr	r2, [pc, #408]	; (40c39c <_strtod_r+0xcb4>)
  40c202:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40c206:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c20a:	f7fe f935 	bl	40a478 <__aeabi_ddiv>
  40c20e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c212:	1124      	asrs	r4, r4, #4
  40c214:	f43f ac92 	beq.w	40bb3c <_strtod_r+0x454>
  40c218:	2c1f      	cmp	r4, #31
  40c21a:	dc34      	bgt.n	40c286 <_strtod_r+0xb9e>
  40c21c:	f014 0f10 	tst.w	r4, #16
  40c220:	bf14      	ite	ne
  40c222:	236a      	movne	r3, #106	; 0x6a
  40c224:	2300      	moveq	r3, #0
  40c226:	2c00      	cmp	r4, #0
  40c228:	930a      	str	r3, [sp, #40]	; 0x28
  40c22a:	dd0e      	ble.n	40c24a <_strtod_r+0xb62>
  40c22c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c230:	4d5b      	ldr	r5, [pc, #364]	; (40c3a0 <_strtod_r+0xcb8>)
  40c232:	07e3      	lsls	r3, r4, #31
  40c234:	d503      	bpl.n	40c23e <_strtod_r+0xb56>
  40c236:	e9d5 2300 	ldrd	r2, r3, [r5]
  40c23a:	f7fd fff3 	bl	40a224 <__aeabi_dmul>
  40c23e:	1064      	asrs	r4, r4, #1
  40c240:	f105 0508 	add.w	r5, r5, #8
  40c244:	d1f5      	bne.n	40c232 <_strtod_r+0xb4a>
  40c246:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c24a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40c24c:	b190      	cbz	r0, 40c274 <_strtod_r+0xb8c>
  40c24e:	9903      	ldr	r1, [sp, #12]
  40c250:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40c254:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40c258:	2b00      	cmp	r3, #0
  40c25a:	460a      	mov	r2, r1
  40c25c:	dd0a      	ble.n	40c274 <_strtod_r+0xb8c>
  40c25e:	2b1f      	cmp	r3, #31
  40c260:	f340 81bc 	ble.w	40c5dc <_strtod_r+0xef4>
  40c264:	2000      	movs	r0, #0
  40c266:	2b34      	cmp	r3, #52	; 0x34
  40c268:	9002      	str	r0, [sp, #8]
  40c26a:	f340 81bf 	ble.w	40c5ec <_strtod_r+0xf04>
  40c26e:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  40c272:	9103      	str	r1, [sp, #12]
  40c274:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c278:	2200      	movs	r2, #0
  40c27a:	2300      	movs	r3, #0
  40c27c:	f7fe fa3a 	bl	40a6f4 <__aeabi_dcmpeq>
  40c280:	2800      	cmp	r0, #0
  40c282:	f43f ac5d 	beq.w	40bb40 <_strtod_r+0x458>
  40c286:	2322      	movs	r3, #34	; 0x22
  40c288:	f8cb 3000 	str.w	r3, [fp]
  40c28c:	f04f 0800 	mov.w	r8, #0
  40c290:	f04f 0900 	mov.w	r9, #0
  40c294:	f7ff ba7e 	b.w	40b794 <_strtod_r+0xac>
  40c298:	f644 611f 	movw	r1, #19999	; 0x4e1f
  40c29c:	e40d      	b.n	40baba <_strtod_r+0x3d2>
  40c29e:	9903      	ldr	r1, [sp, #12]
  40c2a0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  40c2a4:	9403      	str	r4, [sp, #12]
  40c2a6:	e567      	b.n	40bd78 <_strtod_r+0x690>
  40c2a8:	9908      	ldr	r1, [sp, #32]
  40c2aa:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  40c2ae:	4299      	cmp	r1, r3
  40c2b0:	f73f ac2a 	bgt.w	40bb08 <_strtod_r+0x420>
  40c2b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c2b8:	4c38      	ldr	r4, [pc, #224]	; (40c39c <_strtod_r+0xcb4>)
  40c2ba:	f1ca 050f 	rsb	r5, sl, #15
  40c2be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  40c2c2:	e9d1 0100 	ldrd	r0, r1, [r1]
  40c2c6:	f7fd ffad 	bl	40a224 <__aeabi_dmul>
  40c2ca:	9a08      	ldr	r2, [sp, #32]
  40c2cc:	1b55      	subs	r5, r2, r5
  40c2ce:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  40c2d2:	e9d4 2300 	ldrd	r2, r3, [r4]
  40c2d6:	f7fd ffa5 	bl	40a224 <__aeabi_dmul>
  40c2da:	4680      	mov	r8, r0
  40c2dc:	4689      	mov	r9, r1
  40c2de:	f7ff ba59 	b.w	40b794 <_strtod_r+0xac>
  40c2e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40c2e6:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40c2ea:	e660      	b.n	40bfae <_strtod_r+0x8c6>
  40c2ec:	492d      	ldr	r1, [pc, #180]	; (40c3a4 <_strtod_r+0xcbc>)
  40c2ee:	2000      	movs	r0, #0
  40c2f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40c2f4:	e651      	b.n	40bf9a <_strtod_r+0x8b2>
  40c2f6:	464a      	mov	r2, r9
  40c2f8:	2a00      	cmp	r2, #0
  40c2fa:	f47f ae33 	bne.w	40bf64 <_strtod_r+0x87c>
  40c2fe:	46b2      	mov	sl, r6
  40c300:	2322      	movs	r3, #34	; 0x22
  40c302:	f8cb 3000 	str.w	r3, [fp]
  40c306:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c308:	f04f 0800 	mov.w	r8, #0
  40c30c:	f04f 0900 	mov.w	r9, #0
  40c310:	e712      	b.n	40c138 <_strtod_r+0xa50>
  40c312:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40c314:	b13a      	cbz	r2, 40c326 <_strtod_r+0xc3e>
  40c316:	a81c      	add	r0, sp, #112	; 0x70
  40c318:	2135      	movs	r1, #53	; 0x35
  40c31a:	f005 fbd1 	bl	411ac0 <__copybits>
  40c31e:	4658      	mov	r0, fp
  40c320:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c322:	f004 fff9 	bl	411318 <_Bfree>
  40c326:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40c328:	2d06      	cmp	r5, #6
  40c32a:	f63f ab6c 	bhi.w	40ba06 <_strtod_r+0x31e>
  40c32e:	a001      	add	r0, pc, #4	; (adr r0, 40c334 <_strtod_r+0xc4c>)
  40c330:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  40c334:	0040c369 	.word	0x0040c369
  40c338:	0040c3a9 	.word	0x0040c3a9
  40c33c:	0040c35d 	.word	0x0040c35d
  40c340:	0040c351 	.word	0x0040c351
  40c344:	0040b9fb 	.word	0x0040b9fb
  40c348:	0040c3a9 	.word	0x0040c3a9
  40c34c:	0040c369 	.word	0x0040c369
  40c350:	4911      	ldr	r1, [pc, #68]	; (40c398 <_strtod_r+0xcb0>)
  40c352:	2200      	movs	r2, #0
  40c354:	9103      	str	r1, [sp, #12]
  40c356:	9202      	str	r2, [sp, #8]
  40c358:	f7ff bb55 	b.w	40ba06 <_strtod_r+0x31e>
  40c35c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40c35e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c360:	9202      	str	r2, [sp, #8]
  40c362:	9303      	str	r3, [sp, #12]
  40c364:	f7ff bb4f 	b.w	40ba06 <_strtod_r+0x31e>
  40c368:	2100      	movs	r1, #0
  40c36a:	9103      	str	r1, [sp, #12]
  40c36c:	9102      	str	r1, [sp, #8]
  40c36e:	f7ff bb4a 	b.w	40ba06 <_strtod_r+0x31e>
  40c372:	bf00      	nop
  40c374:	f3af 8000 	nop.w
  40c378:	94a03595 	.word	0x94a03595
  40c37c:	3fcfffff 	.word	0x3fcfffff
  40c380:	94a03595 	.word	0x94a03595
  40c384:	3fdfffff 	.word	0x3fdfffff
  40c388:	35afe535 	.word	0x35afe535
  40c38c:	3fe00000 	.word	0x3fe00000
  40c390:	7c9fffff 	.word	0x7c9fffff
  40c394:	7fefffff 	.word	0x7fefffff
  40c398:	7ff00000 	.word	0x7ff00000
  40c39c:	00413cc0 	.word	0x00413cc0
  40c3a0:	00413af8 	.word	0x00413af8
  40c3a4:	3ff00000 	.word	0x3ff00000
  40c3a8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  40c3aa:	981c      	ldr	r0, [sp, #112]	; 0x70
  40c3ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40c3b0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40c3b4:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  40c3b8:	9002      	str	r0, [sp, #8]
  40c3ba:	9203      	str	r2, [sp, #12]
  40c3bc:	f7ff bb23 	b.w	40ba06 <_strtod_r+0x31e>
  40c3c0:	9b08      	ldr	r3, [sp, #32]
  40c3c2:	3316      	adds	r3, #22
  40c3c4:	f6ff aba0 	blt.w	40bb08 <_strtod_r+0x420>
  40c3c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c3cc:	4b8d      	ldr	r3, [pc, #564]	; (40c604 <_strtod_r+0xf1c>)
  40c3ce:	9a08      	ldr	r2, [sp, #32]
  40c3d0:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  40c3d4:	e9da 2300 	ldrd	r2, r3, [sl]
  40c3d8:	f7fe f84e 	bl	40a478 <__aeabi_ddiv>
  40c3dc:	4680      	mov	r8, r0
  40c3de:	4689      	mov	r9, r1
  40c3e0:	f7ff b9d8 	b.w	40b794 <_strtod_r+0xac>
  40c3e4:	46b2      	mov	sl, r6
  40c3e6:	4601      	mov	r1, r0
  40c3e8:	e69d      	b.n	40c126 <_strtod_r+0xa3e>
  40c3ea:	f1ba 0f10 	cmp.w	sl, #16
  40c3ee:	bfdc      	itt	le
  40c3f0:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40c3f4:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  40c3f8:	2000      	movs	r0, #0
  40c3fa:	e6f4      	b.n	40c1e6 <_strtod_r+0xafe>
  40c3fc:	4655      	mov	r5, sl
  40c3fe:	46c4      	mov	ip, r8
  40c400:	46b2      	mov	sl, r6
  40c402:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c406:	2d00      	cmp	r5, #0
  40c408:	f000 8082 	beq.w	40c510 <_strtod_r+0xe28>
  40c40c:	9a03      	ldr	r2, [sp, #12]
  40c40e:	4b7e      	ldr	r3, [pc, #504]	; (40c608 <_strtod_r+0xf20>)
  40c410:	f3c2 0113 	ubfx	r1, r2, #0, #20
  40c414:	4299      	cmp	r1, r3
  40c416:	f000 80a3 	beq.w	40c560 <_strtod_r+0xe78>
  40c41a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c41c:	2b00      	cmp	r3, #0
  40c41e:	f000 8083 	beq.w	40c528 <_strtod_r+0xe40>
  40c422:	9803      	ldr	r0, [sp, #12]
  40c424:	4203      	tst	r3, r0
  40c426:	d00f      	beq.n	40c448 <_strtod_r+0xd60>
  40c428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c42c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40c42e:	2d00      	cmp	r5, #0
  40c430:	f000 8084 	beq.w	40c53c <_strtod_r+0xe54>
  40c434:	f7ff f936 	bl	40b6a4 <sulp>
  40c438:	4602      	mov	r2, r0
  40c43a:	460b      	mov	r3, r1
  40c43c:	4640      	mov	r0, r8
  40c43e:	4649      	mov	r1, r9
  40c440:	f7fd fd3e 	bl	409ec0 <__adddf3>
  40c444:	4680      	mov	r8, r0
  40c446:	4689      	mov	r9, r1
  40c448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c44a:	b1b3      	cbz	r3, 40c47a <_strtod_r+0xd92>
  40c44c:	486f      	ldr	r0, [pc, #444]	; (40c60c <_strtod_r+0xf24>)
  40c44e:	2200      	movs	r2, #0
  40c450:	9013      	str	r0, [sp, #76]	; 0x4c
  40c452:	9212      	str	r2, [sp, #72]	; 0x48
  40c454:	4640      	mov	r0, r8
  40c456:	4649      	mov	r1, r9
  40c458:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40c45c:	f7fd fee2 	bl	40a224 <__aeabi_dmul>
  40c460:	4680      	mov	r8, r0
  40c462:	4689      	mov	r9, r1
  40c464:	e9cd 8902 	strd	r8, r9, [sp, #8]
  40c468:	9b03      	ldr	r3, [sp, #12]
  40c46a:	b933      	cbnz	r3, 40c47a <_strtod_r+0xd92>
  40c46c:	9802      	ldr	r0, [sp, #8]
  40c46e:	b920      	cbnz	r0, 40c47a <_strtod_r+0xd92>
  40c470:	2322      	movs	r3, #34	; 0x22
  40c472:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c474:	f8cb 3000 	str.w	r3, [fp]
  40c478:	e65e      	b.n	40c138 <_strtod_r+0xa50>
  40c47a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40c47c:	e65c      	b.n	40c138 <_strtod_r+0xa50>
  40c47e:	4655      	mov	r5, sl
  40c480:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c484:	46b2      	mov	sl, r6
  40c486:	2d00      	cmp	r5, #0
  40c488:	d1de      	bne.n	40c448 <_strtod_r+0xd60>
  40c48a:	9a02      	ldr	r2, [sp, #8]
  40c48c:	2a00      	cmp	r2, #0
  40c48e:	d1db      	bne.n	40c448 <_strtod_r+0xd60>
  40c490:	9803      	ldr	r0, [sp, #12]
  40c492:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40c496:	4604      	mov	r4, r0
  40c498:	2b00      	cmp	r3, #0
  40c49a:	d1d5      	bne.n	40c448 <_strtod_r+0xd60>
  40c49c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40c4a0:	0d1b      	lsrs	r3, r3, #20
  40c4a2:	051b      	lsls	r3, r3, #20
  40c4a4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40c4a8:	d9ce      	bls.n	40c448 <_strtod_r+0xd60>
  40c4aa:	9906      	ldr	r1, [sp, #24]
  40c4ac:	694b      	ldr	r3, [r1, #20]
  40c4ae:	b913      	cbnz	r3, 40c4b6 <_strtod_r+0xdce>
  40c4b0:	690b      	ldr	r3, [r1, #16]
  40c4b2:	2b01      	cmp	r3, #1
  40c4b4:	ddc8      	ble.n	40c448 <_strtod_r+0xd60>
  40c4b6:	9906      	ldr	r1, [sp, #24]
  40c4b8:	2201      	movs	r2, #1
  40c4ba:	4658      	mov	r0, fp
  40c4bc:	f005 f910 	bl	4116e0 <__lshift>
  40c4c0:	4639      	mov	r1, r7
  40c4c2:	9006      	str	r0, [sp, #24]
  40c4c4:	f005 f96a 	bl	41179c <__mcmp>
  40c4c8:	2800      	cmp	r0, #0
  40c4ca:	ddbd      	ble.n	40c448 <_strtod_r+0xd60>
  40c4cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c4ce:	2b00      	cmp	r3, #0
  40c4d0:	d17a      	bne.n	40c5c8 <_strtod_r+0xee0>
  40c4d2:	4b4f      	ldr	r3, [pc, #316]	; (40c610 <_strtod_r+0xf28>)
  40c4d4:	4023      	ands	r3, r4
  40c4d6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40c4da:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40c4de:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  40c4e2:	f04f 31ff 	mov.w	r1, #4294967295
  40c4e6:	9003      	str	r0, [sp, #12]
  40c4e8:	9102      	str	r1, [sp, #8]
  40c4ea:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c4ee:	e7ab      	b.n	40c448 <_strtod_r+0xd60>
  40c4f0:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  40c4f4:	2200      	movs	r2, #0
  40c4f6:	9103      	str	r1, [sp, #12]
  40c4f8:	920a      	str	r2, [sp, #40]	; 0x28
  40c4fa:	f7ff bb21 	b.w	40bb40 <_strtod_r+0x458>
  40c4fe:	4b45      	ldr	r3, [pc, #276]	; (40c614 <_strtod_r+0xf2c>)
  40c500:	4945      	ldr	r1, [pc, #276]	; (40c618 <_strtod_r+0xf30>)
  40c502:	2200      	movs	r2, #0
  40c504:	2000      	movs	r0, #0
  40c506:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40c50a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40c50e:	e4ac      	b.n	40be6a <_strtod_r+0x782>
  40c510:	9903      	ldr	r1, [sp, #12]
  40c512:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40c516:	460c      	mov	r4, r1
  40c518:	2b00      	cmp	r3, #0
  40c51a:	f47f af7e 	bne.w	40c41a <_strtod_r+0xd32>
  40c51e:	9a02      	ldr	r2, [sp, #8]
  40c520:	2a00      	cmp	r2, #0
  40c522:	f47f af7a 	bne.w	40c41a <_strtod_r+0xd32>
  40c526:	e7d1      	b.n	40c4cc <_strtod_r+0xde4>
  40c528:	9902      	ldr	r1, [sp, #8]
  40c52a:	ea1c 0f01 	tst.w	ip, r1
  40c52e:	d08b      	beq.n	40c448 <_strtod_r+0xd60>
  40c530:	e77a      	b.n	40c428 <_strtod_r+0xd40>
  40c532:	3101      	adds	r1, #1
  40c534:	9119      	str	r1, [sp, #100]	; 0x64
  40c536:	e57e      	b.n	40c036 <_strtod_r+0x94e>
  40c538:	2700      	movs	r7, #0
  40c53a:	e4e8      	b.n	40bf0e <_strtod_r+0x826>
  40c53c:	f7ff f8b2 	bl	40b6a4 <sulp>
  40c540:	4602      	mov	r2, r0
  40c542:	460b      	mov	r3, r1
  40c544:	4640      	mov	r0, r8
  40c546:	4649      	mov	r1, r9
  40c548:	f7fd fcb8 	bl	409ebc <__aeabi_dsub>
  40c54c:	2200      	movs	r2, #0
  40c54e:	2300      	movs	r3, #0
  40c550:	4680      	mov	r8, r0
  40c552:	4689      	mov	r9, r1
  40c554:	f7fe f8ce 	bl	40a6f4 <__aeabi_dcmpeq>
  40c558:	2800      	cmp	r0, #0
  40c55a:	f47f aed1 	bne.w	40c300 <_strtod_r+0xc18>
  40c55e:	e773      	b.n	40c448 <_strtod_r+0xd60>
  40c560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c562:	9902      	ldr	r1, [sp, #8]
  40c564:	b1db      	cbz	r3, 40c59e <_strtod_r+0xeb6>
  40c566:	4b2a      	ldr	r3, [pc, #168]	; (40c610 <_strtod_r+0xf28>)
  40c568:	4013      	ands	r3, r2
  40c56a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40c56e:	d816      	bhi.n	40c59e <_strtod_r+0xeb6>
  40c570:	0d1b      	lsrs	r3, r3, #20
  40c572:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40c576:	f04f 30ff 	mov.w	r0, #4294967295
  40c57a:	fa00 f303 	lsl.w	r3, r0, r3
  40c57e:	4299      	cmp	r1, r3
  40c580:	f47f af4b 	bne.w	40c41a <_strtod_r+0xd32>
  40c584:	4b25      	ldr	r3, [pc, #148]	; (40c61c <_strtod_r+0xf34>)
  40c586:	429a      	cmp	r2, r3
  40c588:	d038      	beq.n	40c5fc <_strtod_r+0xf14>
  40c58a:	4b21      	ldr	r3, [pc, #132]	; (40c610 <_strtod_r+0xf28>)
  40c58c:	2000      	movs	r0, #0
  40c58e:	4013      	ands	r3, r2
  40c590:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40c594:	9303      	str	r3, [sp, #12]
  40c596:	9002      	str	r0, [sp, #8]
  40c598:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c59c:	e754      	b.n	40c448 <_strtod_r+0xd60>
  40c59e:	f04f 33ff 	mov.w	r3, #4294967295
  40c5a2:	e7ec      	b.n	40c57e <_strtod_r+0xe96>
  40c5a4:	a819      	add	r0, sp, #100	; 0x64
  40c5a6:	491e      	ldr	r1, [pc, #120]	; (40c620 <_strtod_r+0xf38>)
  40c5a8:	aa1c      	add	r2, sp, #112	; 0x70
  40c5aa:	f004 f9ef 	bl	41098c <__hexnan>
  40c5ae:	2805      	cmp	r0, #5
  40c5b0:	f47f ad17 	bne.w	40bfe2 <_strtod_r+0x8fa>
  40c5b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40c5b6:	991c      	ldr	r1, [sp, #112]	; 0x70
  40c5b8:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40c5bc:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  40c5c0:	9003      	str	r0, [sp, #12]
  40c5c2:	9102      	str	r1, [sp, #8]
  40c5c4:	f7ff ba25 	b.w	40ba12 <_strtod_r+0x32a>
  40c5c8:	4b11      	ldr	r3, [pc, #68]	; (40c610 <_strtod_r+0xf28>)
  40c5ca:	4023      	ands	r3, r4
  40c5cc:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40c5d0:	d881      	bhi.n	40c4d6 <_strtod_r+0xdee>
  40c5d2:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40c5d6:	f63f af39 	bhi.w	40c44c <_strtod_r+0xd64>
  40c5da:	e691      	b.n	40c300 <_strtod_r+0xc18>
  40c5dc:	f04f 32ff 	mov.w	r2, #4294967295
  40c5e0:	fa02 f303 	lsl.w	r3, r2, r3
  40c5e4:	9a02      	ldr	r2, [sp, #8]
  40c5e6:	4013      	ands	r3, r2
  40c5e8:	9302      	str	r3, [sp, #8]
  40c5ea:	e643      	b.n	40c274 <_strtod_r+0xb8c>
  40c5ec:	3b20      	subs	r3, #32
  40c5ee:	f04f 31ff 	mov.w	r1, #4294967295
  40c5f2:	fa01 f303 	lsl.w	r3, r1, r3
  40c5f6:	4013      	ands	r3, r2
  40c5f8:	9303      	str	r3, [sp, #12]
  40c5fa:	e63b      	b.n	40c274 <_strtod_r+0xb8c>
  40c5fc:	3101      	adds	r1, #1
  40c5fe:	d1c4      	bne.n	40c58a <_strtod_r+0xea2>
  40c600:	e590      	b.n	40c124 <_strtod_r+0xa3c>
  40c602:	bf00      	nop
  40c604:	00413cc0 	.word	0x00413cc0
  40c608:	000fffff 	.word	0x000fffff
  40c60c:	39500000 	.word	0x39500000
  40c610:	7ff00000 	.word	0x7ff00000
  40c614:	bfe00000 	.word	0xbfe00000
  40c618:	3fe00000 	.word	0x3fe00000
  40c61c:	7fefffff 	.word	0x7fefffff
  40c620:	00413ae0 	.word	0x00413ae0
  40c624:	f3af 8000 	nop.w

0040c628 <strtof>:
  40c628:	b538      	push	{r3, r4, r5, lr}
  40c62a:	4b0a      	ldr	r3, [pc, #40]	; (40c654 <strtof+0x2c>)
  40c62c:	460a      	mov	r2, r1
  40c62e:	4601      	mov	r1, r0
  40c630:	6818      	ldr	r0, [r3, #0]
  40c632:	f7ff f859 	bl	40b6e8 <_strtod_r>
  40c636:	4604      	mov	r4, r0
  40c638:	460d      	mov	r5, r1
  40c63a:	f005 fc75 	bl	411f28 <__fpclassifyd>
  40c63e:	b120      	cbz	r0, 40c64a <strtof+0x22>
  40c640:	4620      	mov	r0, r4
  40c642:	4629      	mov	r1, r5
  40c644:	f7fe f8b0 	bl	40a7a8 <__aeabi_d2f>
  40c648:	bd38      	pop	{r3, r4, r5, pc}
  40c64a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40c64e:	f005 bca5 	b.w	411f9c <nanf>
  40c652:	bf00      	nop
  40c654:	20000580 	.word	0x20000580

0040c658 <strtok>:
  40c658:	4a02      	ldr	r2, [pc, #8]	; (40c664 <strtok+0xc>)
  40c65a:	2301      	movs	r3, #1
  40c65c:	6812      	ldr	r2, [r2, #0]
  40c65e:	325c      	adds	r2, #92	; 0x5c
  40c660:	f000 b802 	b.w	40c668 <__strtok_r>
  40c664:	20000580 	.word	0x20000580

0040c668 <__strtok_r>:
  40c668:	b4f0      	push	{r4, r5, r6, r7}
  40c66a:	b320      	cbz	r0, 40c6b6 <__strtok_r+0x4e>
  40c66c:	4607      	mov	r7, r0
  40c66e:	f817 6b01 	ldrb.w	r6, [r7], #1
  40c672:	460d      	mov	r5, r1
  40c674:	e001      	b.n	40c67a <__strtok_r+0x12>
  40c676:	42a6      	cmp	r6, r4
  40c678:	d016      	beq.n	40c6a8 <__strtok_r+0x40>
  40c67a:	f815 4b01 	ldrb.w	r4, [r5], #1
  40c67e:	2c00      	cmp	r4, #0
  40c680:	d1f9      	bne.n	40c676 <__strtok_r+0xe>
  40c682:	b1ee      	cbz	r6, 40c6c0 <__strtok_r+0x58>
  40c684:	463e      	mov	r6, r7
  40c686:	f816 5b01 	ldrb.w	r5, [r6], #1
  40c68a:	460c      	mov	r4, r1
  40c68c:	e000      	b.n	40c690 <__strtok_r+0x28>
  40c68e:	b173      	cbz	r3, 40c6ae <__strtok_r+0x46>
  40c690:	f814 3b01 	ldrb.w	r3, [r4], #1
  40c694:	42ab      	cmp	r3, r5
  40c696:	d1fa      	bne.n	40c68e <__strtok_r+0x26>
  40c698:	b15d      	cbz	r5, 40c6b2 <__strtok_r+0x4a>
  40c69a:	2300      	movs	r3, #0
  40c69c:	703b      	strb	r3, [r7, #0]
  40c69e:	6016      	str	r6, [r2, #0]
  40c6a0:	4606      	mov	r6, r0
  40c6a2:	4630      	mov	r0, r6
  40c6a4:	bcf0      	pop	{r4, r5, r6, r7}
  40c6a6:	4770      	bx	lr
  40c6a8:	b163      	cbz	r3, 40c6c4 <__strtok_r+0x5c>
  40c6aa:	4638      	mov	r0, r7
  40c6ac:	e7de      	b.n	40c66c <__strtok_r+0x4>
  40c6ae:	4637      	mov	r7, r6
  40c6b0:	e7e8      	b.n	40c684 <__strtok_r+0x1c>
  40c6b2:	462e      	mov	r6, r5
  40c6b4:	e7f3      	b.n	40c69e <__strtok_r+0x36>
  40c6b6:	6810      	ldr	r0, [r2, #0]
  40c6b8:	2800      	cmp	r0, #0
  40c6ba:	d1d7      	bne.n	40c66c <__strtok_r+0x4>
  40c6bc:	4606      	mov	r6, r0
  40c6be:	e7f0      	b.n	40c6a2 <__strtok_r+0x3a>
  40c6c0:	6016      	str	r6, [r2, #0]
  40c6c2:	e7ee      	b.n	40c6a2 <__strtok_r+0x3a>
  40c6c4:	6017      	str	r7, [r2, #0]
  40c6c6:	4606      	mov	r6, r0
  40c6c8:	7003      	strb	r3, [r0, #0]
  40c6ca:	e7ea      	b.n	40c6a2 <__strtok_r+0x3a>

0040c6cc <_strtol_r>:
  40c6cc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c6d0:	4c42      	ldr	r4, [pc, #264]	; (40c7dc <_strtol_r+0x110>)
  40c6d2:	b082      	sub	sp, #8
  40c6d4:	f8d4 c000 	ldr.w	ip, [r4]
  40c6d8:	9001      	str	r0, [sp, #4]
  40c6da:	460e      	mov	r6, r1
  40c6dc:	e000      	b.n	40c6e0 <_strtol_r+0x14>
  40c6de:	4626      	mov	r6, r4
  40c6e0:	4634      	mov	r4, r6
  40c6e2:	f814 5b01 	ldrb.w	r5, [r4], #1
  40c6e6:	eb0c 0005 	add.w	r0, ip, r5
  40c6ea:	7840      	ldrb	r0, [r0, #1]
  40c6ec:	f000 0008 	and.w	r0, r0, #8
  40c6f0:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  40c6f4:	2800      	cmp	r0, #0
  40c6f6:	d1f2      	bne.n	40c6de <_strtol_r+0x12>
  40c6f8:	2d2d      	cmp	r5, #45	; 0x2d
  40c6fa:	d05b      	beq.n	40c7b4 <_strtol_r+0xe8>
  40c6fc:	2d2b      	cmp	r5, #43	; 0x2b
  40c6fe:	bf04      	itt	eq
  40c700:	7875      	ldrbeq	r5, [r6, #1]
  40c702:	1cb4      	addeq	r4, r6, #2
  40c704:	f033 0010 	bics.w	r0, r3, #16
  40c708:	d03c      	beq.n	40c784 <_strtol_r+0xb8>
  40c70a:	4699      	mov	r9, r3
  40c70c:	f1ba 0f00 	cmp.w	sl, #0
  40c710:	bf0c      	ite	eq
  40c712:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  40c716:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  40c71a:	fbbb f8f9 	udiv	r8, fp, r9
  40c71e:	2700      	movs	r7, #0
  40c720:	fb09 bb18 	mls	fp, r9, r8, fp
  40c724:	4638      	mov	r0, r7
  40c726:	e00c      	b.n	40c742 <_strtol_r+0x76>
  40c728:	3d30      	subs	r5, #48	; 0x30
  40c72a:	42ab      	cmp	r3, r5
  40c72c:	dd19      	ble.n	40c762 <_strtol_r+0x96>
  40c72e:	1c7e      	adds	r6, r7, #1
  40c730:	d005      	beq.n	40c73e <_strtol_r+0x72>
  40c732:	4540      	cmp	r0, r8
  40c734:	d823      	bhi.n	40c77e <_strtol_r+0xb2>
  40c736:	d020      	beq.n	40c77a <_strtol_r+0xae>
  40c738:	fb09 5000 	mla	r0, r9, r0, r5
  40c73c:	2701      	movs	r7, #1
  40c73e:	f814 5b01 	ldrb.w	r5, [r4], #1
  40c742:	eb0c 0605 	add.w	r6, ip, r5
  40c746:	7876      	ldrb	r6, [r6, #1]
  40c748:	f016 0f04 	tst.w	r6, #4
  40c74c:	d1ec      	bne.n	40c728 <_strtol_r+0x5c>
  40c74e:	f016 0603 	ands.w	r6, r6, #3
  40c752:	d006      	beq.n	40c762 <_strtol_r+0x96>
  40c754:	2e01      	cmp	r6, #1
  40c756:	bf14      	ite	ne
  40c758:	2657      	movne	r6, #87	; 0x57
  40c75a:	2637      	moveq	r6, #55	; 0x37
  40c75c:	1bad      	subs	r5, r5, r6
  40c75e:	42ab      	cmp	r3, r5
  40c760:	dce5      	bgt.n	40c72e <_strtol_r+0x62>
  40c762:	1c7b      	adds	r3, r7, #1
  40c764:	d015      	beq.n	40c792 <_strtol_r+0xc6>
  40c766:	f1ba 0f00 	cmp.w	sl, #0
  40c76a:	d121      	bne.n	40c7b0 <_strtol_r+0xe4>
  40c76c:	b10a      	cbz	r2, 40c772 <_strtol_r+0xa6>
  40c76e:	b9ef      	cbnz	r7, 40c7ac <_strtol_r+0xe0>
  40c770:	6011      	str	r1, [r2, #0]
  40c772:	b002      	add	sp, #8
  40c774:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c778:	4770      	bx	lr
  40c77a:	455d      	cmp	r5, fp
  40c77c:	dddc      	ble.n	40c738 <_strtol_r+0x6c>
  40c77e:	f04f 37ff 	mov.w	r7, #4294967295
  40c782:	e7dc      	b.n	40c73e <_strtol_r+0x72>
  40c784:	2d30      	cmp	r5, #48	; 0x30
  40c786:	d01a      	beq.n	40c7be <_strtol_r+0xf2>
  40c788:	2b00      	cmp	r3, #0
  40c78a:	d1be      	bne.n	40c70a <_strtol_r+0x3e>
  40c78c:	230a      	movs	r3, #10
  40c78e:	4699      	mov	r9, r3
  40c790:	e7bc      	b.n	40c70c <_strtol_r+0x40>
  40c792:	9901      	ldr	r1, [sp, #4]
  40c794:	f1ba 0f00 	cmp.w	sl, #0
  40c798:	f04f 0322 	mov.w	r3, #34	; 0x22
  40c79c:	bf0c      	ite	eq
  40c79e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c7a2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40c7a6:	600b      	str	r3, [r1, #0]
  40c7a8:	2a00      	cmp	r2, #0
  40c7aa:	d0e2      	beq.n	40c772 <_strtol_r+0xa6>
  40c7ac:	1e61      	subs	r1, r4, #1
  40c7ae:	e7df      	b.n	40c770 <_strtol_r+0xa4>
  40c7b0:	4240      	negs	r0, r0
  40c7b2:	e7db      	b.n	40c76c <_strtol_r+0xa0>
  40c7b4:	1cb4      	adds	r4, r6, #2
  40c7b6:	7875      	ldrb	r5, [r6, #1]
  40c7b8:	f04f 0a01 	mov.w	sl, #1
  40c7bc:	e7a2      	b.n	40c704 <_strtol_r+0x38>
  40c7be:	7820      	ldrb	r0, [r4, #0]
  40c7c0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40c7c4:	2858      	cmp	r0, #88	; 0x58
  40c7c6:	d003      	beq.n	40c7d0 <_strtol_r+0x104>
  40c7c8:	2b00      	cmp	r3, #0
  40c7ca:	d19e      	bne.n	40c70a <_strtol_r+0x3e>
  40c7cc:	2308      	movs	r3, #8
  40c7ce:	e79c      	b.n	40c70a <_strtol_r+0x3e>
  40c7d0:	2310      	movs	r3, #16
  40c7d2:	7865      	ldrb	r5, [r4, #1]
  40c7d4:	4699      	mov	r9, r3
  40c7d6:	3402      	adds	r4, #2
  40c7d8:	e798      	b.n	40c70c <_strtol_r+0x40>
  40c7da:	bf00      	nop
  40c7dc:	20000154 	.word	0x20000154

0040c7e0 <strtol>:
  40c7e0:	b430      	push	{r4, r5}
  40c7e2:	4c04      	ldr	r4, [pc, #16]	; (40c7f4 <strtol+0x14>)
  40c7e4:	460d      	mov	r5, r1
  40c7e6:	4613      	mov	r3, r2
  40c7e8:	4601      	mov	r1, r0
  40c7ea:	462a      	mov	r2, r5
  40c7ec:	6820      	ldr	r0, [r4, #0]
  40c7ee:	bc30      	pop	{r4, r5}
  40c7f0:	f7ff bf6c 	b.w	40c6cc <_strtol_r>
  40c7f4:	20000580 	.word	0x20000580

0040c7f8 <_svfprintf_r>:
  40c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c7fc:	b0c9      	sub	sp, #292	; 0x124
  40c7fe:	9310      	str	r3, [sp, #64]	; 0x40
  40c800:	910c      	str	r1, [sp, #48]	; 0x30
  40c802:	4691      	mov	r9, r2
  40c804:	900d      	str	r0, [sp, #52]	; 0x34
  40c806:	f004 f995 	bl	410b34 <_localeconv_r>
  40c80a:	6800      	ldr	r0, [r0, #0]
  40c80c:	9015      	str	r0, [sp, #84]	; 0x54
  40c80e:	f7fe fe8d 	bl	40b52c <strlen>
  40c812:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c814:	9018      	str	r0, [sp, #96]	; 0x60
  40c816:	89a3      	ldrh	r3, [r4, #12]
  40c818:	061e      	lsls	r6, r3, #24
  40c81a:	d503      	bpl.n	40c824 <_svfprintf_r+0x2c>
  40c81c:	6923      	ldr	r3, [r4, #16]
  40c81e:	2b00      	cmp	r3, #0
  40c820:	f001 8081 	beq.w	40d926 <_svfprintf_r+0x112e>
  40c824:	ac38      	add	r4, sp, #224	; 0xe0
  40c826:	46a4      	mov	ip, r4
  40c828:	9408      	str	r4, [sp, #32]
  40c82a:	942b      	str	r4, [sp, #172]	; 0xac
  40c82c:	2500      	movs	r5, #0
  40c82e:	2400      	movs	r4, #0
  40c830:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40c834:	2300      	movs	r3, #0
  40c836:	9311      	str	r3, [sp, #68]	; 0x44
  40c838:	932d      	str	r3, [sp, #180]	; 0xb4
  40c83a:	932c      	str	r3, [sp, #176]	; 0xb0
  40c83c:	931a      	str	r3, [sp, #104]	; 0x68
  40c83e:	9319      	str	r3, [sp, #100]	; 0x64
  40c840:	930e      	str	r3, [sp, #56]	; 0x38
  40c842:	4666      	mov	r6, ip
  40c844:	f899 3000 	ldrb.w	r3, [r9]
  40c848:	2b00      	cmp	r3, #0
  40c84a:	f000 80f8 	beq.w	40ca3e <_svfprintf_r+0x246>
  40c84e:	2b25      	cmp	r3, #37	; 0x25
  40c850:	f000 80f5 	beq.w	40ca3e <_svfprintf_r+0x246>
  40c854:	f109 0201 	add.w	r2, r9, #1
  40c858:	e001      	b.n	40c85e <_svfprintf_r+0x66>
  40c85a:	2b25      	cmp	r3, #37	; 0x25
  40c85c:	d004      	beq.n	40c868 <_svfprintf_r+0x70>
  40c85e:	7813      	ldrb	r3, [r2, #0]
  40c860:	4614      	mov	r4, r2
  40c862:	3201      	adds	r2, #1
  40c864:	2b00      	cmp	r3, #0
  40c866:	d1f8      	bne.n	40c85a <_svfprintf_r+0x62>
  40c868:	ebc9 0504 	rsb	r5, r9, r4
  40c86c:	b17d      	cbz	r5, 40c88e <_svfprintf_r+0x96>
  40c86e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c870:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40c872:	3301      	adds	r3, #1
  40c874:	442a      	add	r2, r5
  40c876:	2b07      	cmp	r3, #7
  40c878:	f8c6 9000 	str.w	r9, [r6]
  40c87c:	6075      	str	r5, [r6, #4]
  40c87e:	922d      	str	r2, [sp, #180]	; 0xb4
  40c880:	932c      	str	r3, [sp, #176]	; 0xb0
  40c882:	f300 80c2 	bgt.w	40ca0a <_svfprintf_r+0x212>
  40c886:	3608      	adds	r6, #8
  40c888:	980e      	ldr	r0, [sp, #56]	; 0x38
  40c88a:	4428      	add	r0, r5
  40c88c:	900e      	str	r0, [sp, #56]	; 0x38
  40c88e:	7823      	ldrb	r3, [r4, #0]
  40c890:	2b00      	cmp	r3, #0
  40c892:	f000 80c2 	beq.w	40ca1a <_svfprintf_r+0x222>
  40c896:	2300      	movs	r3, #0
  40c898:	f894 8001 	ldrb.w	r8, [r4, #1]
  40c89c:	461a      	mov	r2, r3
  40c89e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40c8a2:	930f      	str	r3, [sp, #60]	; 0x3c
  40c8a4:	9309      	str	r3, [sp, #36]	; 0x24
  40c8a6:	f104 0901 	add.w	r9, r4, #1
  40c8aa:	f04f 34ff 	mov.w	r4, #4294967295
  40c8ae:	940a      	str	r4, [sp, #40]	; 0x28
  40c8b0:	f109 0901 	add.w	r9, r9, #1
  40c8b4:	f1a8 0320 	sub.w	r3, r8, #32
  40c8b8:	2b58      	cmp	r3, #88	; 0x58
  40c8ba:	f200 83c5 	bhi.w	40d048 <_svfprintf_r+0x850>
  40c8be:	e8df f013 	tbh	[pc, r3, lsl #1]
  40c8c2:	026a      	.short	0x026a
  40c8c4:	03c303c3 	.word	0x03c303c3
  40c8c8:	03c30271 	.word	0x03c30271
  40c8cc:	03c303c3 	.word	0x03c303c3
  40c8d0:	03c303c3 	.word	0x03c303c3
  40c8d4:	031403c3 	.word	0x031403c3
  40c8d8:	03c30366 	.word	0x03c30366
  40c8dc:	00c0009d 	.word	0x00c0009d
  40c8e0:	027803c3 	.word	0x027803c3
  40c8e4:	027f027f 	.word	0x027f027f
  40c8e8:	027f027f 	.word	0x027f027f
  40c8ec:	027f027f 	.word	0x027f027f
  40c8f0:	027f027f 	.word	0x027f027f
  40c8f4:	03c3027f 	.word	0x03c3027f
  40c8f8:	03c303c3 	.word	0x03c303c3
  40c8fc:	03c303c3 	.word	0x03c303c3
  40c900:	03c303c3 	.word	0x03c303c3
  40c904:	03c303c3 	.word	0x03c303c3
  40c908:	029003c3 	.word	0x029003c3
  40c90c:	03c30371 	.word	0x03c30371
  40c910:	03c30371 	.word	0x03c30371
  40c914:	03c303c3 	.word	0x03c303c3
  40c918:	036a03c3 	.word	0x036a03c3
  40c91c:	03c303c3 	.word	0x03c303c3
  40c920:	03c30078 	.word	0x03c30078
  40c924:	03c303c3 	.word	0x03c303c3
  40c928:	03c303c3 	.word	0x03c303c3
  40c92c:	03c30059 	.word	0x03c30059
  40c930:	02af03c3 	.word	0x02af03c3
  40c934:	03c303c3 	.word	0x03c303c3
  40c938:	03c303c3 	.word	0x03c303c3
  40c93c:	03c303c3 	.word	0x03c303c3
  40c940:	03c303c3 	.word	0x03c303c3
  40c944:	03c303c3 	.word	0x03c303c3
  40c948:	03480337 	.word	0x03480337
  40c94c:	03710371 	.word	0x03710371
  40c950:	02ff0371 	.word	0x02ff0371
  40c954:	03c30348 	.word	0x03c30348
  40c958:	030803c3 	.word	0x030803c3
  40c95c:	02c503c3 	.word	0x02c503c3
  40c960:	0320007c 	.word	0x0320007c
  40c964:	03c303a3 	.word	0x03c303a3
  40c968:	03c302d9 	.word	0x03c302d9
  40c96c:	03c3005f 	.word	0x03c3005f
  40c970:	00de03c3 	.word	0x00de03c3
  40c974:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c978:	f04c 0c10 	orr.w	ip, ip, #16
  40c97c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c980:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c982:	06a2      	lsls	r2, r4, #26
  40c984:	f100 8354 	bmi.w	40d030 <_svfprintf_r+0x838>
  40c988:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c98a:	06e3      	lsls	r3, r4, #27
  40c98c:	f100 85bd 	bmi.w	40d50a <_svfprintf_r+0xd12>
  40c990:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c994:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40c998:	f000 85b7 	beq.w	40d50a <_svfprintf_r+0xd12>
  40c99c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c9a0:	2500      	movs	r5, #0
  40c9a2:	f8bc 4000 	ldrh.w	r4, [ip]
  40c9a6:	f10c 0c04 	add.w	ip, ip, #4
  40c9aa:	2301      	movs	r3, #1
  40c9ac:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c9b0:	e08c      	b.n	40cacc <_svfprintf_r+0x2d4>
  40c9b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c9b4:	f045 0510 	orr.w	r5, r5, #16
  40c9b8:	9509      	str	r5, [sp, #36]	; 0x24
  40c9ba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c9be:	f01c 0320 	ands.w	r3, ip, #32
  40c9c2:	f040 832a 	bne.w	40d01a <_svfprintf_r+0x822>
  40c9c6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c9ca:	f01c 0210 	ands.w	r2, ip, #16
  40c9ce:	f040 85a4 	bne.w	40d51a <_svfprintf_r+0xd22>
  40c9d2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c9d6:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40c9da:	f000 859e 	beq.w	40d51a <_svfprintf_r+0xd22>
  40c9de:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c9e2:	4613      	mov	r3, r2
  40c9e4:	f8bc 4000 	ldrh.w	r4, [ip]
  40c9e8:	f10c 0c04 	add.w	ip, ip, #4
  40c9ec:	2500      	movs	r5, #0
  40c9ee:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c9f2:	e06b      	b.n	40cacc <_svfprintf_r+0x2d4>
  40c9f4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40c9f6:	9310      	str	r3, [sp, #64]	; 0x40
  40c9f8:	4264      	negs	r4, r4
  40c9fa:	940f      	str	r4, [sp, #60]	; 0x3c
  40c9fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c9fe:	f045 0504 	orr.w	r5, r5, #4
  40ca02:	9509      	str	r5, [sp, #36]	; 0x24
  40ca04:	f899 8000 	ldrb.w	r8, [r9]
  40ca08:	e752      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40ca0a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ca0c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ca0e:	aa2b      	add	r2, sp, #172	; 0xac
  40ca10:	f005 fb0a 	bl	412028 <__ssprint_r>
  40ca14:	b940      	cbnz	r0, 40ca28 <_svfprintf_r+0x230>
  40ca16:	ae38      	add	r6, sp, #224	; 0xe0
  40ca18:	e736      	b.n	40c888 <_svfprintf_r+0x90>
  40ca1a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40ca1c:	b123      	cbz	r3, 40ca28 <_svfprintf_r+0x230>
  40ca1e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ca20:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ca22:	aa2b      	add	r2, sp, #172	; 0xac
  40ca24:	f005 fb00 	bl	412028 <__ssprint_r>
  40ca28:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40ca2a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ca2c:	89a3      	ldrh	r3, [r4, #12]
  40ca2e:	f013 0f40 	tst.w	r3, #64	; 0x40
  40ca32:	bf18      	it	ne
  40ca34:	f04f 30ff 	movne.w	r0, #4294967295
  40ca38:	b049      	add	sp, #292	; 0x124
  40ca3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ca3e:	464c      	mov	r4, r9
  40ca40:	e725      	b.n	40c88e <_svfprintf_r+0x96>
  40ca42:	f899 8000 	ldrb.w	r8, [r9]
  40ca46:	f109 0001 	add.w	r0, r9, #1
  40ca4a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40ca4e:	f001 810c 	beq.w	40dc6a <_svfprintf_r+0x1472>
  40ca52:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40ca56:	2b09      	cmp	r3, #9
  40ca58:	bf98      	it	ls
  40ca5a:	2100      	movls	r1, #0
  40ca5c:	f201 806b 	bhi.w	40db36 <_svfprintf_r+0x133e>
  40ca60:	f810 8b01 	ldrb.w	r8, [r0], #1
  40ca64:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40ca68:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40ca6c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40ca70:	2b09      	cmp	r3, #9
  40ca72:	d9f5      	bls.n	40ca60 <_svfprintf_r+0x268>
  40ca74:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40ca78:	910a      	str	r1, [sp, #40]	; 0x28
  40ca7a:	4681      	mov	r9, r0
  40ca7c:	e71a      	b.n	40c8b4 <_svfprintf_r+0xbc>
  40ca7e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ca80:	4ca1      	ldr	r4, [pc, #644]	; (40cd08 <_svfprintf_r+0x510>)
  40ca82:	06af      	lsls	r7, r5, #26
  40ca84:	941a      	str	r4, [sp, #104]	; 0x68
  40ca86:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40ca8a:	f140 81d1 	bpl.w	40ce30 <_svfprintf_r+0x638>
  40ca8e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ca92:	f10c 0307 	add.w	r3, ip, #7
  40ca96:	f023 0307 	bic.w	r3, r3, #7
  40ca9a:	f103 0408 	add.w	r4, r3, #8
  40ca9e:	9410      	str	r4, [sp, #64]	; 0x40
  40caa0:	e9d3 4500 	ldrd	r4, r5, [r3]
  40caa4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40caa8:	f01c 0f01 	tst.w	ip, #1
  40caac:	f000 8462 	beq.w	40d374 <_svfprintf_r+0xb7c>
  40cab0:	ea54 0005 	orrs.w	r0, r4, r5
  40cab4:	f000 845e 	beq.w	40d374 <_svfprintf_r+0xb7c>
  40cab8:	2330      	movs	r3, #48	; 0x30
  40caba:	f04c 0c02 	orr.w	ip, ip, #2
  40cabe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40cac2:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40cac6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40caca:	2302      	movs	r3, #2
  40cacc:	f04f 0a00 	mov.w	sl, #0
  40cad0:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40cad4:	990a      	ldr	r1, [sp, #40]	; 0x28
  40cad6:	2900      	cmp	r1, #0
  40cad8:	db05      	blt.n	40cae6 <_svfprintf_r+0x2ee>
  40cada:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cade:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40cae2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cae6:	ea54 0005 	orrs.w	r0, r4, r5
  40caea:	f040 82c5 	bne.w	40d078 <_svfprintf_r+0x880>
  40caee:	990a      	ldr	r1, [sp, #40]	; 0x28
  40caf0:	2900      	cmp	r1, #0
  40caf2:	f040 82c1 	bne.w	40d078 <_svfprintf_r+0x880>
  40caf6:	2b00      	cmp	r3, #0
  40caf8:	f040 8438 	bne.w	40d36c <_svfprintf_r+0xb74>
  40cafc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cb00:	f01c 0f01 	tst.w	ip, #1
  40cb04:	f000 8432 	beq.w	40d36c <_svfprintf_r+0xb74>
  40cb08:	af48      	add	r7, sp, #288	; 0x120
  40cb0a:	2330      	movs	r3, #48	; 0x30
  40cb0c:	9d08      	ldr	r5, [sp, #32]
  40cb0e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40cb12:	1bec      	subs	r4, r5, r7
  40cb14:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40cb18:	2500      	movs	r5, #0
  40cb1a:	4564      	cmp	r4, ip
  40cb1c:	bfa8      	it	ge
  40cb1e:	46a4      	movge	ip, r4
  40cb20:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40cb24:	9514      	str	r5, [sp, #80]	; 0x50
  40cb26:	f1ba 0f00 	cmp.w	sl, #0
  40cb2a:	d002      	beq.n	40cb32 <_svfprintf_r+0x33a>
  40cb2c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40cb2e:	3501      	adds	r5, #1
  40cb30:	950b      	str	r5, [sp, #44]	; 0x2c
  40cb32:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40cb34:	f013 0302 	ands.w	r3, r3, #2
  40cb38:	9312      	str	r3, [sp, #72]	; 0x48
  40cb3a:	d002      	beq.n	40cb42 <_svfprintf_r+0x34a>
  40cb3c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40cb3e:	3502      	adds	r5, #2
  40cb40:	950b      	str	r5, [sp, #44]	; 0x2c
  40cb42:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cb46:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40cb4a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40cb4e:	f040 8290 	bne.w	40d072 <_svfprintf_r+0x87a>
  40cb52:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cb54:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40cb58:	ebcc 0b05 	rsb	fp, ip, r5
  40cb5c:	f1bb 0f00 	cmp.w	fp, #0
  40cb60:	f340 8287 	ble.w	40d072 <_svfprintf_r+0x87a>
  40cb64:	f1bb 0f10 	cmp.w	fp, #16
  40cb68:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40cb6a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40cb6c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40cd10 <_svfprintf_r+0x518>
  40cb70:	dd2c      	ble.n	40cbcc <_svfprintf_r+0x3d4>
  40cb72:	971b      	str	r7, [sp, #108]	; 0x6c
  40cb74:	4630      	mov	r0, r6
  40cb76:	4657      	mov	r7, sl
  40cb78:	2510      	movs	r5, #16
  40cb7a:	46ca      	mov	sl, r9
  40cb7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40cb7e:	46a1      	mov	r9, r4
  40cb80:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40cb82:	e006      	b.n	40cb92 <_svfprintf_r+0x39a>
  40cb84:	f1ab 0b10 	sub.w	fp, fp, #16
  40cb88:	f1bb 0f10 	cmp.w	fp, #16
  40cb8c:	f100 0008 	add.w	r0, r0, #8
  40cb90:	dd17      	ble.n	40cbc2 <_svfprintf_r+0x3ca>
  40cb92:	3201      	adds	r2, #1
  40cb94:	3110      	adds	r1, #16
  40cb96:	2a07      	cmp	r2, #7
  40cb98:	912d      	str	r1, [sp, #180]	; 0xb4
  40cb9a:	922c      	str	r2, [sp, #176]	; 0xb0
  40cb9c:	6007      	str	r7, [r0, #0]
  40cb9e:	6045      	str	r5, [r0, #4]
  40cba0:	ddf0      	ble.n	40cb84 <_svfprintf_r+0x38c>
  40cba2:	4620      	mov	r0, r4
  40cba4:	4631      	mov	r1, r6
  40cba6:	aa2b      	add	r2, sp, #172	; 0xac
  40cba8:	f005 fa3e 	bl	412028 <__ssprint_r>
  40cbac:	2800      	cmp	r0, #0
  40cbae:	f47f af3b 	bne.w	40ca28 <_svfprintf_r+0x230>
  40cbb2:	f1ab 0b10 	sub.w	fp, fp, #16
  40cbb6:	f1bb 0f10 	cmp.w	fp, #16
  40cbba:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40cbbc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40cbbe:	a838      	add	r0, sp, #224	; 0xe0
  40cbc0:	dce7      	bgt.n	40cb92 <_svfprintf_r+0x39a>
  40cbc2:	464c      	mov	r4, r9
  40cbc4:	46d1      	mov	r9, sl
  40cbc6:	46ba      	mov	sl, r7
  40cbc8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40cbca:	4606      	mov	r6, r0
  40cbcc:	3201      	adds	r2, #1
  40cbce:	eb0b 0c01 	add.w	ip, fp, r1
  40cbd2:	2a07      	cmp	r2, #7
  40cbd4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cbd8:	922c      	str	r2, [sp, #176]	; 0xb0
  40cbda:	e886 0c00 	stmia.w	r6, {sl, fp}
  40cbde:	f300 841a 	bgt.w	40d416 <_svfprintf_r+0xc1e>
  40cbe2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cbe6:	3608      	adds	r6, #8
  40cbe8:	f1ba 0f00 	cmp.w	sl, #0
  40cbec:	d00f      	beq.n	40cc0e <_svfprintf_r+0x416>
  40cbee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cbf0:	f10c 0c01 	add.w	ip, ip, #1
  40cbf4:	3301      	adds	r3, #1
  40cbf6:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40cbfa:	2201      	movs	r2, #1
  40cbfc:	2b07      	cmp	r3, #7
  40cbfe:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cc02:	932c      	str	r3, [sp, #176]	; 0xb0
  40cc04:	e886 0006 	stmia.w	r6, {r1, r2}
  40cc08:	f300 83a4 	bgt.w	40d354 <_svfprintf_r+0xb5c>
  40cc0c:	3608      	adds	r6, #8
  40cc0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40cc10:	b173      	cbz	r3, 40cc30 <_svfprintf_r+0x438>
  40cc12:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc14:	f10c 0c02 	add.w	ip, ip, #2
  40cc18:	3301      	adds	r3, #1
  40cc1a:	a924      	add	r1, sp, #144	; 0x90
  40cc1c:	2202      	movs	r2, #2
  40cc1e:	2b07      	cmp	r3, #7
  40cc20:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cc24:	932c      	str	r3, [sp, #176]	; 0xb0
  40cc26:	e886 0006 	stmia.w	r6, {r1, r2}
  40cc2a:	f300 8387 	bgt.w	40d33c <_svfprintf_r+0xb44>
  40cc2e:	3608      	adds	r6, #8
  40cc30:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40cc32:	2d80      	cmp	r5, #128	; 0x80
  40cc34:	f000 82ca 	beq.w	40d1cc <_svfprintf_r+0x9d4>
  40cc38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40cc3a:	ebc4 0a05 	rsb	sl, r4, r5
  40cc3e:	f1ba 0f00 	cmp.w	sl, #0
  40cc42:	dd3b      	ble.n	40ccbc <_svfprintf_r+0x4c4>
  40cc44:	f1ba 0f10 	cmp.w	sl, #16
  40cc48:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc4a:	4d30      	ldr	r5, [pc, #192]	; (40cd0c <_svfprintf_r+0x514>)
  40cc4c:	dd2b      	ble.n	40cca6 <_svfprintf_r+0x4ae>
  40cc4e:	940a      	str	r4, [sp, #40]	; 0x28
  40cc50:	4632      	mov	r2, r6
  40cc52:	f04f 0b10 	mov.w	fp, #16
  40cc56:	462e      	mov	r6, r5
  40cc58:	4661      	mov	r1, ip
  40cc5a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40cc5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40cc5e:	e006      	b.n	40cc6e <_svfprintf_r+0x476>
  40cc60:	f1aa 0a10 	sub.w	sl, sl, #16
  40cc64:	f1ba 0f10 	cmp.w	sl, #16
  40cc68:	f102 0208 	add.w	r2, r2, #8
  40cc6c:	dd17      	ble.n	40cc9e <_svfprintf_r+0x4a6>
  40cc6e:	3301      	adds	r3, #1
  40cc70:	3110      	adds	r1, #16
  40cc72:	2b07      	cmp	r3, #7
  40cc74:	912d      	str	r1, [sp, #180]	; 0xb4
  40cc76:	932c      	str	r3, [sp, #176]	; 0xb0
  40cc78:	e882 0840 	stmia.w	r2, {r6, fp}
  40cc7c:	ddf0      	ble.n	40cc60 <_svfprintf_r+0x468>
  40cc7e:	4620      	mov	r0, r4
  40cc80:	4629      	mov	r1, r5
  40cc82:	aa2b      	add	r2, sp, #172	; 0xac
  40cc84:	f005 f9d0 	bl	412028 <__ssprint_r>
  40cc88:	2800      	cmp	r0, #0
  40cc8a:	f47f aecd 	bne.w	40ca28 <_svfprintf_r+0x230>
  40cc8e:	f1aa 0a10 	sub.w	sl, sl, #16
  40cc92:	f1ba 0f10 	cmp.w	sl, #16
  40cc96:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40cc98:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc9a:	aa38      	add	r2, sp, #224	; 0xe0
  40cc9c:	dce7      	bgt.n	40cc6e <_svfprintf_r+0x476>
  40cc9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40cca0:	4635      	mov	r5, r6
  40cca2:	468c      	mov	ip, r1
  40cca4:	4616      	mov	r6, r2
  40cca6:	3301      	adds	r3, #1
  40cca8:	44d4      	add	ip, sl
  40ccaa:	2b07      	cmp	r3, #7
  40ccac:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ccb0:	932c      	str	r3, [sp, #176]	; 0xb0
  40ccb2:	e886 0420 	stmia.w	r6, {r5, sl}
  40ccb6:	f300 8335 	bgt.w	40d324 <_svfprintf_r+0xb2c>
  40ccba:	3608      	adds	r6, #8
  40ccbc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ccbe:	05ed      	lsls	r5, r5, #23
  40ccc0:	f100 8224 	bmi.w	40d10c <_svfprintf_r+0x914>
  40ccc4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ccc6:	44a4      	add	ip, r4
  40ccc8:	3301      	adds	r3, #1
  40ccca:	2b07      	cmp	r3, #7
  40cccc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ccd0:	6037      	str	r7, [r6, #0]
  40ccd2:	6074      	str	r4, [r6, #4]
  40ccd4:	932c      	str	r3, [sp, #176]	; 0xb0
  40ccd6:	f300 830f 	bgt.w	40d2f8 <_svfprintf_r+0xb00>
  40ccda:	3608      	adds	r6, #8
  40ccdc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40ccde:	0763      	lsls	r3, r4, #29
  40cce0:	d549      	bpl.n	40cd76 <_svfprintf_r+0x57e>
  40cce2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cce4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40cce6:	1a2c      	subs	r4, r5, r0
  40cce8:	2c00      	cmp	r4, #0
  40ccea:	dd44      	ble.n	40cd76 <_svfprintf_r+0x57e>
  40ccec:	2c10      	cmp	r4, #16
  40ccee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ccf0:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40cd10 <_svfprintf_r+0x518>
  40ccf4:	dd2b      	ble.n	40cd4e <_svfprintf_r+0x556>
  40ccf6:	4657      	mov	r7, sl
  40ccf8:	2510      	movs	r5, #16
  40ccfa:	4662      	mov	r2, ip
  40ccfc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40cd00:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40cd04:	e00b      	b.n	40cd1e <_svfprintf_r+0x526>
  40cd06:	bf00      	nop
  40cd08:	00413b54 	.word	0x00413b54
  40cd0c:	00413b20 	.word	0x00413b20
  40cd10:	00413b74 	.word	0x00413b74
  40cd14:	3c10      	subs	r4, #16
  40cd16:	2c10      	cmp	r4, #16
  40cd18:	f106 0608 	add.w	r6, r6, #8
  40cd1c:	dd15      	ble.n	40cd4a <_svfprintf_r+0x552>
  40cd1e:	3301      	adds	r3, #1
  40cd20:	3210      	adds	r2, #16
  40cd22:	2b07      	cmp	r3, #7
  40cd24:	922d      	str	r2, [sp, #180]	; 0xb4
  40cd26:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd28:	6037      	str	r7, [r6, #0]
  40cd2a:	6075      	str	r5, [r6, #4]
  40cd2c:	ddf2      	ble.n	40cd14 <_svfprintf_r+0x51c>
  40cd2e:	4650      	mov	r0, sl
  40cd30:	4641      	mov	r1, r8
  40cd32:	aa2b      	add	r2, sp, #172	; 0xac
  40cd34:	f005 f978 	bl	412028 <__ssprint_r>
  40cd38:	2800      	cmp	r0, #0
  40cd3a:	f47f ae75 	bne.w	40ca28 <_svfprintf_r+0x230>
  40cd3e:	3c10      	subs	r4, #16
  40cd40:	2c10      	cmp	r4, #16
  40cd42:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40cd44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cd46:	ae38      	add	r6, sp, #224	; 0xe0
  40cd48:	dce9      	bgt.n	40cd1e <_svfprintf_r+0x526>
  40cd4a:	4694      	mov	ip, r2
  40cd4c:	46ba      	mov	sl, r7
  40cd4e:	3301      	adds	r3, #1
  40cd50:	44a4      	add	ip, r4
  40cd52:	2b07      	cmp	r3, #7
  40cd54:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cd58:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd5a:	f8c6 a000 	str.w	sl, [r6]
  40cd5e:	6074      	str	r4, [r6, #4]
  40cd60:	dd09      	ble.n	40cd76 <_svfprintf_r+0x57e>
  40cd62:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cd64:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cd66:	aa2b      	add	r2, sp, #172	; 0xac
  40cd68:	f005 f95e 	bl	412028 <__ssprint_r>
  40cd6c:	2800      	cmp	r0, #0
  40cd6e:	f47f ae5b 	bne.w	40ca28 <_svfprintf_r+0x230>
  40cd72:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cd76:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40cd78:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40cd7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cd7c:	42a8      	cmp	r0, r5
  40cd7e:	bfac      	ite	ge
  40cd80:	1824      	addge	r4, r4, r0
  40cd82:	1964      	addlt	r4, r4, r5
  40cd84:	940e      	str	r4, [sp, #56]	; 0x38
  40cd86:	f1bc 0f00 	cmp.w	ip, #0
  40cd8a:	f040 82c1 	bne.w	40d310 <_svfprintf_r+0xb18>
  40cd8e:	2300      	movs	r3, #0
  40cd90:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd92:	ae38      	add	r6, sp, #224	; 0xe0
  40cd94:	e556      	b.n	40c844 <_svfprintf_r+0x4c>
  40cd96:	f899 8000 	ldrb.w	r8, [r9]
  40cd9a:	2a00      	cmp	r2, #0
  40cd9c:	f47f ad88 	bne.w	40c8b0 <_svfprintf_r+0xb8>
  40cda0:	2220      	movs	r2, #32
  40cda2:	e585      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cda4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cda6:	f045 0501 	orr.w	r5, r5, #1
  40cdaa:	9509      	str	r5, [sp, #36]	; 0x24
  40cdac:	f899 8000 	ldrb.w	r8, [r9]
  40cdb0:	e57e      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cdb2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cdb4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40cdb8:	9509      	str	r5, [sp, #36]	; 0x24
  40cdba:	f899 8000 	ldrb.w	r8, [r9]
  40cdbe:	e577      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cdc0:	2400      	movs	r4, #0
  40cdc2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40cdc6:	940f      	str	r4, [sp, #60]	; 0x3c
  40cdc8:	4621      	mov	r1, r4
  40cdca:	f819 8b01 	ldrb.w	r8, [r9], #1
  40cdce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40cdd2:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40cdd6:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40cdda:	2b09      	cmp	r3, #9
  40cddc:	d9f5      	bls.n	40cdca <_svfprintf_r+0x5d2>
  40cdde:	910f      	str	r1, [sp, #60]	; 0x3c
  40cde0:	e568      	b.n	40c8b4 <_svfprintf_r+0xbc>
  40cde2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cde6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cdea:	f04c 0c10 	orr.w	ip, ip, #16
  40cdee:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cdf2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cdf4:	06a5      	lsls	r5, r4, #26
  40cdf6:	f140 80b2 	bpl.w	40cf5e <_svfprintf_r+0x766>
  40cdfa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cdfc:	1de9      	adds	r1, r5, #7
  40cdfe:	f021 0107 	bic.w	r1, r1, #7
  40ce02:	e9d1 2300 	ldrd	r2, r3, [r1]
  40ce06:	3108      	adds	r1, #8
  40ce08:	9110      	str	r1, [sp, #64]	; 0x40
  40ce0a:	4614      	mov	r4, r2
  40ce0c:	461d      	mov	r5, r3
  40ce0e:	2a00      	cmp	r2, #0
  40ce10:	f173 0c00 	sbcs.w	ip, r3, #0
  40ce14:	f2c0 8394 	blt.w	40d540 <_svfprintf_r+0xd48>
  40ce18:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40ce1c:	2301      	movs	r3, #1
  40ce1e:	e659      	b.n	40cad4 <_svfprintf_r+0x2dc>
  40ce20:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ce22:	4cb6      	ldr	r4, [pc, #728]	; (40d0fc <_svfprintf_r+0x904>)
  40ce24:	06af      	lsls	r7, r5, #26
  40ce26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40ce2a:	941a      	str	r4, [sp, #104]	; 0x68
  40ce2c:	f53f ae2f 	bmi.w	40ca8e <_svfprintf_r+0x296>
  40ce30:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ce32:	06ed      	lsls	r5, r5, #27
  40ce34:	f140 8443 	bpl.w	40d6be <_svfprintf_r+0xec6>
  40ce38:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ce3c:	2500      	movs	r5, #0
  40ce3e:	f8dc 4000 	ldr.w	r4, [ip]
  40ce42:	f10c 0c04 	add.w	ip, ip, #4
  40ce46:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40ce4a:	e62b      	b.n	40caa4 <_svfprintf_r+0x2ac>
  40ce4c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ce50:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40ce54:	f01c 0f20 	tst.w	ip, #32
  40ce58:	f000 8440 	beq.w	40d6dc <_svfprintf_r+0xee4>
  40ce5c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ce5e:	6821      	ldr	r1, [r4, #0]
  40ce60:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40ce62:	17e5      	asrs	r5, r4, #31
  40ce64:	462b      	mov	r3, r5
  40ce66:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ce68:	4622      	mov	r2, r4
  40ce6a:	3504      	adds	r5, #4
  40ce6c:	9510      	str	r5, [sp, #64]	; 0x40
  40ce6e:	e9c1 2300 	strd	r2, r3, [r1]
  40ce72:	e4e7      	b.n	40c844 <_svfprintf_r+0x4c>
  40ce74:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ce76:	f04f 0a00 	mov.w	sl, #0
  40ce7a:	6827      	ldr	r7, [r4, #0]
  40ce7c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40ce80:	1d25      	adds	r5, r4, #4
  40ce82:	2f00      	cmp	r7, #0
  40ce84:	f000 85e9 	beq.w	40da5a <_svfprintf_r+0x1262>
  40ce88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ce8a:	4638      	mov	r0, r7
  40ce8c:	2c00      	cmp	r4, #0
  40ce8e:	f2c0 859b 	blt.w	40d9c8 <_svfprintf_r+0x11d0>
  40ce92:	4651      	mov	r1, sl
  40ce94:	4622      	mov	r2, r4
  40ce96:	f004 f965 	bl	411164 <memchr>
  40ce9a:	2800      	cmp	r0, #0
  40ce9c:	f000 8613 	beq.w	40dac6 <_svfprintf_r+0x12ce>
  40cea0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40cea2:	1bc0      	subs	r0, r0, r7
  40cea4:	42a0      	cmp	r0, r4
  40cea6:	bfb8      	it	lt
  40cea8:	4604      	movlt	r4, r0
  40ceaa:	9510      	str	r5, [sp, #64]	; 0x40
  40ceac:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40ceb0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40ceb4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40ceb8:	950b      	str	r5, [sp, #44]	; 0x2c
  40ceba:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cebe:	e632      	b.n	40cb26 <_svfprintf_r+0x32e>
  40cec0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cec4:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40cec8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cecc:	f899 8000 	ldrb.w	r8, [r9]
  40ced0:	e4ee      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40ced2:	f899 8000 	ldrb.w	r8, [r9]
  40ced6:	464b      	mov	r3, r9
  40ced8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40cedc:	f000 847f 	beq.w	40d7de <_svfprintf_r+0xfe6>
  40cee0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cee2:	f045 0510 	orr.w	r5, r5, #16
  40cee6:	9509      	str	r5, [sp, #36]	; 0x24
  40cee8:	e4e2      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40ceea:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ceec:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ceee:	6824      	ldr	r4, [r4, #0]
  40cef0:	1d2b      	adds	r3, r5, #4
  40cef2:	2c00      	cmp	r4, #0
  40cef4:	940f      	str	r4, [sp, #60]	; 0x3c
  40cef6:	f6ff ad7d 	blt.w	40c9f4 <_svfprintf_r+0x1fc>
  40cefa:	9310      	str	r3, [sp, #64]	; 0x40
  40cefc:	f899 8000 	ldrb.w	r8, [r9]
  40cf00:	e4d6      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cf02:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40cf04:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf08:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cf0a:	487d      	ldr	r0, [pc, #500]	; (40d100 <_svfprintf_r+0x908>)
  40cf0c:	3504      	adds	r5, #4
  40cf0e:	681c      	ldr	r4, [r3, #0]
  40cf10:	f04f 0878 	mov.w	r8, #120	; 0x78
  40cf14:	2330      	movs	r3, #48	; 0x30
  40cf16:	f04c 0c02 	orr.w	ip, ip, #2
  40cf1a:	9510      	str	r5, [sp, #64]	; 0x40
  40cf1c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40cf20:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cf24:	2500      	movs	r5, #0
  40cf26:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40cf2a:	901a      	str	r0, [sp, #104]	; 0x68
  40cf2c:	2302      	movs	r3, #2
  40cf2e:	e5cd      	b.n	40cacc <_svfprintf_r+0x2d4>
  40cf30:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40cf32:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cf34:	681a      	ldr	r2, [r3, #0]
  40cf36:	2401      	movs	r4, #1
  40cf38:	2300      	movs	r3, #0
  40cf3a:	3504      	adds	r5, #4
  40cf3c:	469a      	mov	sl, r3
  40cf3e:	940b      	str	r4, [sp, #44]	; 0x2c
  40cf40:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40cf44:	9510      	str	r5, [sp, #64]	; 0x40
  40cf46:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40cf4a:	930a      	str	r3, [sp, #40]	; 0x28
  40cf4c:	9314      	str	r3, [sp, #80]	; 0x50
  40cf4e:	af2e      	add	r7, sp, #184	; 0xb8
  40cf50:	e5ef      	b.n	40cb32 <_svfprintf_r+0x33a>
  40cf52:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cf54:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cf58:	06a5      	lsls	r5, r4, #26
  40cf5a:	f53f af4e 	bmi.w	40cdfa <_svfprintf_r+0x602>
  40cf5e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf62:	f01c 0f10 	tst.w	ip, #16
  40cf66:	f040 82df 	bne.w	40d528 <_svfprintf_r+0xd30>
  40cf6a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf6e:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40cf72:	f000 82d9 	beq.w	40d528 <_svfprintf_r+0xd30>
  40cf76:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40cf7a:	f9bc 4000 	ldrsh.w	r4, [ip]
  40cf7e:	f10c 0c04 	add.w	ip, ip, #4
  40cf82:	17e5      	asrs	r5, r4, #31
  40cf84:	4622      	mov	r2, r4
  40cf86:	462b      	mov	r3, r5
  40cf88:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cf8c:	e73f      	b.n	40ce0e <_svfprintf_r+0x616>
  40cf8e:	f899 8000 	ldrb.w	r8, [r9]
  40cf92:	222b      	movs	r2, #43	; 0x2b
  40cf94:	e48c      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cf96:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cf98:	f045 0508 	orr.w	r5, r5, #8
  40cf9c:	9509      	str	r5, [sp, #36]	; 0x24
  40cf9e:	f899 8000 	ldrb.w	r8, [r9]
  40cfa2:	e485      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40cfa4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cfa6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40cfaa:	1deb      	adds	r3, r5, #7
  40cfac:	f023 0307 	bic.w	r3, r3, #7
  40cfb0:	f103 0c08 	add.w	ip, r3, #8
  40cfb4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cfb8:	e9d3 4500 	ldrd	r4, r5, [r3]
  40cfbc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40cfc0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40cfc4:	f004 ffb0 	bl	411f28 <__fpclassifyd>
  40cfc8:	2801      	cmp	r0, #1
  40cfca:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40cfce:	f040 835c 	bne.w	40d68a <_svfprintf_r+0xe92>
  40cfd2:	2200      	movs	r2, #0
  40cfd4:	2300      	movs	r3, #0
  40cfd6:	f7fd fb97 	bl	40a708 <__aeabi_dcmplt>
  40cfda:	2800      	cmp	r0, #0
  40cfdc:	f040 8563 	bne.w	40daa6 <_svfprintf_r+0x12ae>
  40cfe0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cfe4:	2503      	movs	r5, #3
  40cfe6:	950b      	str	r5, [sp, #44]	; 0x2c
  40cfe8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cfea:	4f46      	ldr	r7, [pc, #280]	; (40d104 <_svfprintf_r+0x90c>)
  40cfec:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40cff0:	4b45      	ldr	r3, [pc, #276]	; (40d108 <_svfprintf_r+0x910>)
  40cff2:	2400      	movs	r4, #0
  40cff4:	9509      	str	r5, [sp, #36]	; 0x24
  40cff6:	2500      	movs	r5, #0
  40cff8:	940a      	str	r4, [sp, #40]	; 0x28
  40cffa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40cffe:	bfd8      	it	le
  40d000:	461f      	movle	r7, r3
  40d002:	2403      	movs	r4, #3
  40d004:	9514      	str	r5, [sp, #80]	; 0x50
  40d006:	e58e      	b.n	40cb26 <_svfprintf_r+0x32e>
  40d008:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d00c:	f04c 0c20 	orr.w	ip, ip, #32
  40d010:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d014:	f899 8000 	ldrb.w	r8, [r9]
  40d018:	e44a      	b.n	40c8b0 <_svfprintf_r+0xb8>
  40d01a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d01c:	1de3      	adds	r3, r4, #7
  40d01e:	f023 0307 	bic.w	r3, r3, #7
  40d022:	f103 0508 	add.w	r5, r3, #8
  40d026:	9510      	str	r5, [sp, #64]	; 0x40
  40d028:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d02c:	2300      	movs	r3, #0
  40d02e:	e54d      	b.n	40cacc <_svfprintf_r+0x2d4>
  40d030:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d032:	1deb      	adds	r3, r5, #7
  40d034:	f023 0307 	bic.w	r3, r3, #7
  40d038:	f103 0c08 	add.w	ip, r3, #8
  40d03c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d040:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d044:	2301      	movs	r3, #1
  40d046:	e541      	b.n	40cacc <_svfprintf_r+0x2d4>
  40d048:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d04c:	f1b8 0f00 	cmp.w	r8, #0
  40d050:	f43f ace3 	beq.w	40ca1a <_svfprintf_r+0x222>
  40d054:	2300      	movs	r3, #0
  40d056:	f04f 0c01 	mov.w	ip, #1
  40d05a:	469a      	mov	sl, r3
  40d05c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d060:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40d064:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d068:	930a      	str	r3, [sp, #40]	; 0x28
  40d06a:	9314      	str	r3, [sp, #80]	; 0x50
  40d06c:	4664      	mov	r4, ip
  40d06e:	af2e      	add	r7, sp, #184	; 0xb8
  40d070:	e55f      	b.n	40cb32 <_svfprintf_r+0x33a>
  40d072:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d076:	e5b7      	b.n	40cbe8 <_svfprintf_r+0x3f0>
  40d078:	2b01      	cmp	r3, #1
  40d07a:	f000 80ec 	beq.w	40d256 <_svfprintf_r+0xa5e>
  40d07e:	2b02      	cmp	r3, #2
  40d080:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40d084:	d118      	bne.n	40d0b8 <_svfprintf_r+0x8c0>
  40d086:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40d08a:	4619      	mov	r1, r3
  40d08c:	f004 000f 	and.w	r0, r4, #15
  40d090:	0922      	lsrs	r2, r4, #4
  40d092:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40d096:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40d09a:	092b      	lsrs	r3, r5, #4
  40d09c:	7008      	strb	r0, [r1, #0]
  40d09e:	ea52 0003 	orrs.w	r0, r2, r3
  40d0a2:	460f      	mov	r7, r1
  40d0a4:	4614      	mov	r4, r2
  40d0a6:	461d      	mov	r5, r3
  40d0a8:	f101 31ff 	add.w	r1, r1, #4294967295
  40d0ac:	d1ee      	bne.n	40d08c <_svfprintf_r+0x894>
  40d0ae:	9d08      	ldr	r5, [sp, #32]
  40d0b0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40d0b4:	1bec      	subs	r4, r5, r7
  40d0b6:	e52d      	b.n	40cb14 <_svfprintf_r+0x31c>
  40d0b8:	08e0      	lsrs	r0, r4, #3
  40d0ba:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40d0be:	f004 0207 	and.w	r2, r4, #7
  40d0c2:	08e9      	lsrs	r1, r5, #3
  40d0c4:	3230      	adds	r2, #48	; 0x30
  40d0c6:	ea50 0c01 	orrs.w	ip, r0, r1
  40d0ca:	461f      	mov	r7, r3
  40d0cc:	701a      	strb	r2, [r3, #0]
  40d0ce:	4604      	mov	r4, r0
  40d0d0:	460d      	mov	r5, r1
  40d0d2:	f103 33ff 	add.w	r3, r3, #4294967295
  40d0d6:	d1ef      	bne.n	40d0b8 <_svfprintf_r+0x8c0>
  40d0d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d0da:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40d0de:	07e0      	lsls	r0, r4, #31
  40d0e0:	4639      	mov	r1, r7
  40d0e2:	f140 80c1 	bpl.w	40d268 <_svfprintf_r+0xa70>
  40d0e6:	2a30      	cmp	r2, #48	; 0x30
  40d0e8:	f000 80be 	beq.w	40d268 <_svfprintf_r+0xa70>
  40d0ec:	9d08      	ldr	r5, [sp, #32]
  40d0ee:	461f      	mov	r7, r3
  40d0f0:	2330      	movs	r3, #48	; 0x30
  40d0f2:	1bec      	subs	r4, r5, r7
  40d0f4:	f801 3c01 	strb.w	r3, [r1, #-1]
  40d0f8:	e50c      	b.n	40cb14 <_svfprintf_r+0x31c>
  40d0fa:	bf00      	nop
  40d0fc:	00413b40 	.word	0x00413b40
  40d100:	00413b54 	.word	0x00413b54
  40d104:	00413b34 	.word	0x00413b34
  40d108:	00413b30 	.word	0x00413b30
  40d10c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40d110:	f340 80ad 	ble.w	40d26e <_svfprintf_r+0xa76>
  40d114:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d118:	2200      	movs	r2, #0
  40d11a:	2300      	movs	r3, #0
  40d11c:	f8cd c01c 	str.w	ip, [sp, #28]
  40d120:	f7fd fae8 	bl	40a6f4 <__aeabi_dcmpeq>
  40d124:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40d128:	2800      	cmp	r0, #0
  40d12a:	f000 8126 	beq.w	40d37a <_svfprintf_r+0xb82>
  40d12e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d130:	49aa      	ldr	r1, [pc, #680]	; (40d3dc <_svfprintf_r+0xbe4>)
  40d132:	3301      	adds	r3, #1
  40d134:	f10c 0c01 	add.w	ip, ip, #1
  40d138:	2201      	movs	r2, #1
  40d13a:	2b07      	cmp	r3, #7
  40d13c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d140:	932c      	str	r3, [sp, #176]	; 0xb0
  40d142:	e886 0006 	stmia.w	r6, {r1, r2}
  40d146:	f300 82ed 	bgt.w	40d724 <_svfprintf_r+0xf2c>
  40d14a:	3608      	adds	r6, #8
  40d14c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d14e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d150:	42a3      	cmp	r3, r4
  40d152:	db03      	blt.n	40d15c <_svfprintf_r+0x964>
  40d154:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d156:	07ec      	lsls	r4, r5, #31
  40d158:	f57f adc0 	bpl.w	40ccdc <_svfprintf_r+0x4e4>
  40d15c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d15e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40d160:	3301      	adds	r3, #1
  40d162:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d164:	44a4      	add	ip, r4
  40d166:	2b07      	cmp	r3, #7
  40d168:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d16c:	6035      	str	r5, [r6, #0]
  40d16e:	6074      	str	r4, [r6, #4]
  40d170:	932c      	str	r3, [sp, #176]	; 0xb0
  40d172:	f300 833e 	bgt.w	40d7f2 <_svfprintf_r+0xffa>
  40d176:	3608      	adds	r6, #8
  40d178:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d17a:	1e6c      	subs	r4, r5, #1
  40d17c:	2c00      	cmp	r4, #0
  40d17e:	f77f adad 	ble.w	40ccdc <_svfprintf_r+0x4e4>
  40d182:	2c10      	cmp	r4, #16
  40d184:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d186:	4d96      	ldr	r5, [pc, #600]	; (40d3e0 <_svfprintf_r+0xbe8>)
  40d188:	f340 8197 	ble.w	40d4ba <_svfprintf_r+0xcc2>
  40d18c:	2710      	movs	r7, #16
  40d18e:	4662      	mov	r2, ip
  40d190:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d194:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40d198:	e004      	b.n	40d1a4 <_svfprintf_r+0x9ac>
  40d19a:	3608      	adds	r6, #8
  40d19c:	3c10      	subs	r4, #16
  40d19e:	2c10      	cmp	r4, #16
  40d1a0:	f340 818a 	ble.w	40d4b8 <_svfprintf_r+0xcc0>
  40d1a4:	3301      	adds	r3, #1
  40d1a6:	3210      	adds	r2, #16
  40d1a8:	2b07      	cmp	r3, #7
  40d1aa:	922d      	str	r2, [sp, #180]	; 0xb4
  40d1ac:	932c      	str	r3, [sp, #176]	; 0xb0
  40d1ae:	e886 00a0 	stmia.w	r6, {r5, r7}
  40d1b2:	ddf2      	ble.n	40d19a <_svfprintf_r+0x9a2>
  40d1b4:	4640      	mov	r0, r8
  40d1b6:	4651      	mov	r1, sl
  40d1b8:	aa2b      	add	r2, sp, #172	; 0xac
  40d1ba:	f004 ff35 	bl	412028 <__ssprint_r>
  40d1be:	2800      	cmp	r0, #0
  40d1c0:	f47f ac32 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d1c4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d1c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1c8:	ae38      	add	r6, sp, #224	; 0xe0
  40d1ca:	e7e7      	b.n	40d19c <_svfprintf_r+0x9a4>
  40d1cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d1ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d1d0:	ebc0 0a05 	rsb	sl, r0, r5
  40d1d4:	f1ba 0f00 	cmp.w	sl, #0
  40d1d8:	f77f ad2e 	ble.w	40cc38 <_svfprintf_r+0x440>
  40d1dc:	f1ba 0f10 	cmp.w	sl, #16
  40d1e0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1e2:	4d7f      	ldr	r5, [pc, #508]	; (40d3e0 <_svfprintf_r+0xbe8>)
  40d1e4:	dd2b      	ble.n	40d23e <_svfprintf_r+0xa46>
  40d1e6:	9412      	str	r4, [sp, #72]	; 0x48
  40d1e8:	4632      	mov	r2, r6
  40d1ea:	f04f 0b10 	mov.w	fp, #16
  40d1ee:	462e      	mov	r6, r5
  40d1f0:	4661      	mov	r1, ip
  40d1f2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d1f4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40d1f6:	e006      	b.n	40d206 <_svfprintf_r+0xa0e>
  40d1f8:	f1aa 0a10 	sub.w	sl, sl, #16
  40d1fc:	f1ba 0f10 	cmp.w	sl, #16
  40d200:	f102 0208 	add.w	r2, r2, #8
  40d204:	dd17      	ble.n	40d236 <_svfprintf_r+0xa3e>
  40d206:	3301      	adds	r3, #1
  40d208:	3110      	adds	r1, #16
  40d20a:	2b07      	cmp	r3, #7
  40d20c:	912d      	str	r1, [sp, #180]	; 0xb4
  40d20e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d210:	e882 0840 	stmia.w	r2, {r6, fp}
  40d214:	ddf0      	ble.n	40d1f8 <_svfprintf_r+0xa00>
  40d216:	4620      	mov	r0, r4
  40d218:	4629      	mov	r1, r5
  40d21a:	aa2b      	add	r2, sp, #172	; 0xac
  40d21c:	f004 ff04 	bl	412028 <__ssprint_r>
  40d220:	2800      	cmp	r0, #0
  40d222:	f47f ac01 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d226:	f1aa 0a10 	sub.w	sl, sl, #16
  40d22a:	f1ba 0f10 	cmp.w	sl, #16
  40d22e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d230:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d232:	aa38      	add	r2, sp, #224	; 0xe0
  40d234:	dce7      	bgt.n	40d206 <_svfprintf_r+0xa0e>
  40d236:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40d238:	4635      	mov	r5, r6
  40d23a:	468c      	mov	ip, r1
  40d23c:	4616      	mov	r6, r2
  40d23e:	3301      	adds	r3, #1
  40d240:	44d4      	add	ip, sl
  40d242:	2b07      	cmp	r3, #7
  40d244:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d248:	932c      	str	r3, [sp, #176]	; 0xb0
  40d24a:	e886 0420 	stmia.w	r6, {r5, sl}
  40d24e:	f300 820f 	bgt.w	40d670 <_svfprintf_r+0xe78>
  40d252:	3608      	adds	r6, #8
  40d254:	e4f0      	b.n	40cc38 <_svfprintf_r+0x440>
  40d256:	2d00      	cmp	r5, #0
  40d258:	bf08      	it	eq
  40d25a:	2c0a      	cmpeq	r4, #10
  40d25c:	f080 8138 	bcs.w	40d4d0 <_svfprintf_r+0xcd8>
  40d260:	3430      	adds	r4, #48	; 0x30
  40d262:	af48      	add	r7, sp, #288	; 0x120
  40d264:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40d268:	9d08      	ldr	r5, [sp, #32]
  40d26a:	1bec      	subs	r4, r5, r7
  40d26c:	e452      	b.n	40cb14 <_svfprintf_r+0x31c>
  40d26e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d270:	2c01      	cmp	r4, #1
  40d272:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d274:	f340 81d2 	ble.w	40d61c <_svfprintf_r+0xe24>
  40d278:	3401      	adds	r4, #1
  40d27a:	f10c 0301 	add.w	r3, ip, #1
  40d27e:	2201      	movs	r2, #1
  40d280:	2c07      	cmp	r4, #7
  40d282:	932d      	str	r3, [sp, #180]	; 0xb4
  40d284:	6037      	str	r7, [r6, #0]
  40d286:	942c      	str	r4, [sp, #176]	; 0xb0
  40d288:	6072      	str	r2, [r6, #4]
  40d28a:	f300 81d8 	bgt.w	40d63e <_svfprintf_r+0xe46>
  40d28e:	3608      	adds	r6, #8
  40d290:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d292:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40d296:	3401      	adds	r4, #1
  40d298:	6035      	str	r5, [r6, #0]
  40d29a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d29c:	4498      	add	r8, r3
  40d29e:	2c07      	cmp	r4, #7
  40d2a0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d2a4:	942c      	str	r4, [sp, #176]	; 0xb0
  40d2a6:	6075      	str	r5, [r6, #4]
  40d2a8:	f300 81d5 	bgt.w	40d656 <_svfprintf_r+0xe5e>
  40d2ac:	3608      	adds	r6, #8
  40d2ae:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d2b2:	2200      	movs	r2, #0
  40d2b4:	2300      	movs	r3, #0
  40d2b6:	f7fd fa1d 	bl	40a6f4 <__aeabi_dcmpeq>
  40d2ba:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d2bc:	2800      	cmp	r0, #0
  40d2be:	f040 80b9 	bne.w	40d434 <_svfprintf_r+0xc3c>
  40d2c2:	1e6b      	subs	r3, r5, #1
  40d2c4:	3401      	adds	r4, #1
  40d2c6:	3701      	adds	r7, #1
  40d2c8:	4498      	add	r8, r3
  40d2ca:	2c07      	cmp	r4, #7
  40d2cc:	942c      	str	r4, [sp, #176]	; 0xb0
  40d2ce:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d2d2:	6037      	str	r7, [r6, #0]
  40d2d4:	6073      	str	r3, [r6, #4]
  40d2d6:	f300 80e2 	bgt.w	40d49e <_svfprintf_r+0xca6>
  40d2da:	3608      	adds	r6, #8
  40d2dc:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40d2e0:	3401      	adds	r4, #1
  40d2e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40d2e4:	44c4      	add	ip, r8
  40d2e6:	ab27      	add	r3, sp, #156	; 0x9c
  40d2e8:	2c07      	cmp	r4, #7
  40d2ea:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d2ee:	942c      	str	r4, [sp, #176]	; 0xb0
  40d2f0:	e886 0028 	stmia.w	r6, {r3, r5}
  40d2f4:	f77f acf1 	ble.w	40ccda <_svfprintf_r+0x4e2>
  40d2f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d2fa:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d2fc:	aa2b      	add	r2, sp, #172	; 0xac
  40d2fe:	f004 fe93 	bl	412028 <__ssprint_r>
  40d302:	2800      	cmp	r0, #0
  40d304:	f47f ab90 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d308:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d30c:	ae38      	add	r6, sp, #224	; 0xe0
  40d30e:	e4e5      	b.n	40ccdc <_svfprintf_r+0x4e4>
  40d310:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d312:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d314:	aa2b      	add	r2, sp, #172	; 0xac
  40d316:	f004 fe87 	bl	412028 <__ssprint_r>
  40d31a:	2800      	cmp	r0, #0
  40d31c:	f43f ad37 	beq.w	40cd8e <_svfprintf_r+0x596>
  40d320:	f7ff bb82 	b.w	40ca28 <_svfprintf_r+0x230>
  40d324:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d326:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d328:	aa2b      	add	r2, sp, #172	; 0xac
  40d32a:	f004 fe7d 	bl	412028 <__ssprint_r>
  40d32e:	2800      	cmp	r0, #0
  40d330:	f47f ab7a 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d334:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d338:	ae38      	add	r6, sp, #224	; 0xe0
  40d33a:	e4bf      	b.n	40ccbc <_svfprintf_r+0x4c4>
  40d33c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d33e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d340:	aa2b      	add	r2, sp, #172	; 0xac
  40d342:	f004 fe71 	bl	412028 <__ssprint_r>
  40d346:	2800      	cmp	r0, #0
  40d348:	f47f ab6e 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d34c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d350:	ae38      	add	r6, sp, #224	; 0xe0
  40d352:	e46d      	b.n	40cc30 <_svfprintf_r+0x438>
  40d354:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d356:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d358:	aa2b      	add	r2, sp, #172	; 0xac
  40d35a:	f004 fe65 	bl	412028 <__ssprint_r>
  40d35e:	2800      	cmp	r0, #0
  40d360:	f47f ab62 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d364:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d368:	ae38      	add	r6, sp, #224	; 0xe0
  40d36a:	e450      	b.n	40cc0e <_svfprintf_r+0x416>
  40d36c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d36e:	af38      	add	r7, sp, #224	; 0xe0
  40d370:	f7ff bbd0 	b.w	40cb14 <_svfprintf_r+0x31c>
  40d374:	2302      	movs	r3, #2
  40d376:	f7ff bba9 	b.w	40cacc <_svfprintf_r+0x2d4>
  40d37a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d37c:	2b00      	cmp	r3, #0
  40d37e:	f340 81dd 	ble.w	40d73c <_svfprintf_r+0xf44>
  40d382:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d384:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d386:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40d38a:	42ac      	cmp	r4, r5
  40d38c:	bfa8      	it	ge
  40d38e:	462c      	movge	r4, r5
  40d390:	2c00      	cmp	r4, #0
  40d392:	44ba      	add	sl, r7
  40d394:	dd0b      	ble.n	40d3ae <_svfprintf_r+0xbb6>
  40d396:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d398:	44a4      	add	ip, r4
  40d39a:	3301      	adds	r3, #1
  40d39c:	2b07      	cmp	r3, #7
  40d39e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d3a2:	6037      	str	r7, [r6, #0]
  40d3a4:	6074      	str	r4, [r6, #4]
  40d3a6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d3a8:	f300 831e 	bgt.w	40d9e8 <_svfprintf_r+0x11f0>
  40d3ac:	3608      	adds	r6, #8
  40d3ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d3b0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40d3b4:	1b2c      	subs	r4, r5, r4
  40d3b6:	2c00      	cmp	r4, #0
  40d3b8:	f340 80d7 	ble.w	40d56a <_svfprintf_r+0xd72>
  40d3bc:	2c10      	cmp	r4, #16
  40d3be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d3c0:	4d07      	ldr	r5, [pc, #28]	; (40d3e0 <_svfprintf_r+0xbe8>)
  40d3c2:	f340 81a3 	ble.w	40d70c <_svfprintf_r+0xf14>
  40d3c6:	970a      	str	r7, [sp, #40]	; 0x28
  40d3c8:	f04f 0810 	mov.w	r8, #16
  40d3cc:	462f      	mov	r7, r5
  40d3ce:	4662      	mov	r2, ip
  40d3d0:	4625      	mov	r5, r4
  40d3d2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40d3d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d3d8:	e009      	b.n	40d3ee <_svfprintf_r+0xbf6>
  40d3da:	bf00      	nop
  40d3dc:	00413b70 	.word	0x00413b70
  40d3e0:	00413b20 	.word	0x00413b20
  40d3e4:	3608      	adds	r6, #8
  40d3e6:	3d10      	subs	r5, #16
  40d3e8:	2d10      	cmp	r5, #16
  40d3ea:	f340 818b 	ble.w	40d704 <_svfprintf_r+0xf0c>
  40d3ee:	3301      	adds	r3, #1
  40d3f0:	3210      	adds	r2, #16
  40d3f2:	2b07      	cmp	r3, #7
  40d3f4:	922d      	str	r2, [sp, #180]	; 0xb4
  40d3f6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d3f8:	e886 0180 	stmia.w	r6, {r7, r8}
  40d3fc:	ddf2      	ble.n	40d3e4 <_svfprintf_r+0xbec>
  40d3fe:	4658      	mov	r0, fp
  40d400:	4621      	mov	r1, r4
  40d402:	aa2b      	add	r2, sp, #172	; 0xac
  40d404:	f004 fe10 	bl	412028 <__ssprint_r>
  40d408:	2800      	cmp	r0, #0
  40d40a:	f47f ab0d 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d40e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d410:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d412:	ae38      	add	r6, sp, #224	; 0xe0
  40d414:	e7e7      	b.n	40d3e6 <_svfprintf_r+0xbee>
  40d416:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d418:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d41a:	aa2b      	add	r2, sp, #172	; 0xac
  40d41c:	f004 fe04 	bl	412028 <__ssprint_r>
  40d420:	2800      	cmp	r0, #0
  40d422:	f47f ab01 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d426:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d42a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d42e:	ae38      	add	r6, sp, #224	; 0xe0
  40d430:	f7ff bbda 	b.w	40cbe8 <_svfprintf_r+0x3f0>
  40d434:	1e6f      	subs	r7, r5, #1
  40d436:	2f00      	cmp	r7, #0
  40d438:	f77f af50 	ble.w	40d2dc <_svfprintf_r+0xae4>
  40d43c:	2f10      	cmp	r7, #16
  40d43e:	4dae      	ldr	r5, [pc, #696]	; (40d6f8 <_svfprintf_r+0xf00>)
  40d440:	dd23      	ble.n	40d48a <_svfprintf_r+0xc92>
  40d442:	4643      	mov	r3, r8
  40d444:	f04f 0a10 	mov.w	sl, #16
  40d448:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d44c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40d450:	e004      	b.n	40d45c <_svfprintf_r+0xc64>
  40d452:	3f10      	subs	r7, #16
  40d454:	2f10      	cmp	r7, #16
  40d456:	f106 0608 	add.w	r6, r6, #8
  40d45a:	dd15      	ble.n	40d488 <_svfprintf_r+0xc90>
  40d45c:	3401      	adds	r4, #1
  40d45e:	3310      	adds	r3, #16
  40d460:	2c07      	cmp	r4, #7
  40d462:	932d      	str	r3, [sp, #180]	; 0xb4
  40d464:	942c      	str	r4, [sp, #176]	; 0xb0
  40d466:	e886 0420 	stmia.w	r6, {r5, sl}
  40d46a:	ddf2      	ble.n	40d452 <_svfprintf_r+0xc5a>
  40d46c:	4640      	mov	r0, r8
  40d46e:	4659      	mov	r1, fp
  40d470:	aa2b      	add	r2, sp, #172	; 0xac
  40d472:	f004 fdd9 	bl	412028 <__ssprint_r>
  40d476:	2800      	cmp	r0, #0
  40d478:	f47f aad6 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d47c:	3f10      	subs	r7, #16
  40d47e:	2f10      	cmp	r7, #16
  40d480:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d482:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d484:	ae38      	add	r6, sp, #224	; 0xe0
  40d486:	dce9      	bgt.n	40d45c <_svfprintf_r+0xc64>
  40d488:	4698      	mov	r8, r3
  40d48a:	3401      	adds	r4, #1
  40d48c:	44b8      	add	r8, r7
  40d48e:	2c07      	cmp	r4, #7
  40d490:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d494:	942c      	str	r4, [sp, #176]	; 0xb0
  40d496:	e886 00a0 	stmia.w	r6, {r5, r7}
  40d49a:	f77f af1e 	ble.w	40d2da <_svfprintf_r+0xae2>
  40d49e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d4a0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d4a2:	aa2b      	add	r2, sp, #172	; 0xac
  40d4a4:	f004 fdc0 	bl	412028 <__ssprint_r>
  40d4a8:	2800      	cmp	r0, #0
  40d4aa:	f47f aabd 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d4ae:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40d4b2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d4b4:	ae38      	add	r6, sp, #224	; 0xe0
  40d4b6:	e711      	b.n	40d2dc <_svfprintf_r+0xae4>
  40d4b8:	4694      	mov	ip, r2
  40d4ba:	3301      	adds	r3, #1
  40d4bc:	44a4      	add	ip, r4
  40d4be:	2b07      	cmp	r3, #7
  40d4c0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d4c4:	932c      	str	r3, [sp, #176]	; 0xb0
  40d4c6:	6035      	str	r5, [r6, #0]
  40d4c8:	6074      	str	r4, [r6, #4]
  40d4ca:	f77f ac06 	ble.w	40ccda <_svfprintf_r+0x4e2>
  40d4ce:	e713      	b.n	40d2f8 <_svfprintf_r+0xb00>
  40d4d0:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40d4d4:	4620      	mov	r0, r4
  40d4d6:	4629      	mov	r1, r5
  40d4d8:	220a      	movs	r2, #10
  40d4da:	2300      	movs	r3, #0
  40d4dc:	f005 f80e 	bl	4124fc <__aeabi_uldivmod>
  40d4e0:	3230      	adds	r2, #48	; 0x30
  40d4e2:	f88b 2000 	strb.w	r2, [fp]
  40d4e6:	4620      	mov	r0, r4
  40d4e8:	4629      	mov	r1, r5
  40d4ea:	220a      	movs	r2, #10
  40d4ec:	2300      	movs	r3, #0
  40d4ee:	f005 f805 	bl	4124fc <__aeabi_uldivmod>
  40d4f2:	4604      	mov	r4, r0
  40d4f4:	460d      	mov	r5, r1
  40d4f6:	ea54 0c05 	orrs.w	ip, r4, r5
  40d4fa:	465f      	mov	r7, fp
  40d4fc:	f10b 3bff 	add.w	fp, fp, #4294967295
  40d500:	d1e8      	bne.n	40d4d4 <_svfprintf_r+0xcdc>
  40d502:	9d08      	ldr	r5, [sp, #32]
  40d504:	1bec      	subs	r4, r5, r7
  40d506:	f7ff bb05 	b.w	40cb14 <_svfprintf_r+0x31c>
  40d50a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d50c:	2301      	movs	r3, #1
  40d50e:	682c      	ldr	r4, [r5, #0]
  40d510:	3504      	adds	r5, #4
  40d512:	9510      	str	r5, [sp, #64]	; 0x40
  40d514:	2500      	movs	r5, #0
  40d516:	f7ff bad9 	b.w	40cacc <_svfprintf_r+0x2d4>
  40d51a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d51c:	682c      	ldr	r4, [r5, #0]
  40d51e:	3504      	adds	r5, #4
  40d520:	9510      	str	r5, [sp, #64]	; 0x40
  40d522:	2500      	movs	r5, #0
  40d524:	f7ff bad2 	b.w	40cacc <_svfprintf_r+0x2d4>
  40d528:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d52a:	682c      	ldr	r4, [r5, #0]
  40d52c:	3504      	adds	r5, #4
  40d52e:	9510      	str	r5, [sp, #64]	; 0x40
  40d530:	17e5      	asrs	r5, r4, #31
  40d532:	4622      	mov	r2, r4
  40d534:	462b      	mov	r3, r5
  40d536:	2a00      	cmp	r2, #0
  40d538:	f173 0c00 	sbcs.w	ip, r3, #0
  40d53c:	f6bf ac6c 	bge.w	40ce18 <_svfprintf_r+0x620>
  40d540:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d544:	4264      	negs	r4, r4
  40d546:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40d54a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d54e:	2301      	movs	r3, #1
  40d550:	f7ff bac0 	b.w	40cad4 <_svfprintf_r+0x2dc>
  40d554:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d556:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d558:	aa2b      	add	r2, sp, #172	; 0xac
  40d55a:	f004 fd65 	bl	412028 <__ssprint_r>
  40d55e:	2800      	cmp	r0, #0
  40d560:	f47f aa62 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d564:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d568:	ae38      	add	r6, sp, #224	; 0xe0
  40d56a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d56c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d56e:	442f      	add	r7, r5
  40d570:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d572:	42ac      	cmp	r4, r5
  40d574:	db42      	blt.n	40d5fc <_svfprintf_r+0xe04>
  40d576:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d578:	07e9      	lsls	r1, r5, #31
  40d57a:	d43f      	bmi.n	40d5fc <_svfprintf_r+0xe04>
  40d57c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40d57e:	ebc7 050a 	rsb	r5, r7, sl
  40d582:	1b04      	subs	r4, r0, r4
  40d584:	42ac      	cmp	r4, r5
  40d586:	bfb8      	it	lt
  40d588:	4625      	movlt	r5, r4
  40d58a:	2d00      	cmp	r5, #0
  40d58c:	dd0b      	ble.n	40d5a6 <_svfprintf_r+0xdae>
  40d58e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d590:	44ac      	add	ip, r5
  40d592:	3301      	adds	r3, #1
  40d594:	2b07      	cmp	r3, #7
  40d596:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d59a:	6037      	str	r7, [r6, #0]
  40d59c:	6075      	str	r5, [r6, #4]
  40d59e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d5a0:	f300 824c 	bgt.w	40da3c <_svfprintf_r+0x1244>
  40d5a4:	3608      	adds	r6, #8
  40d5a6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40d5aa:	1b64      	subs	r4, r4, r5
  40d5ac:	2c00      	cmp	r4, #0
  40d5ae:	f77f ab95 	ble.w	40ccdc <_svfprintf_r+0x4e4>
  40d5b2:	2c10      	cmp	r4, #16
  40d5b4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d5b6:	4d50      	ldr	r5, [pc, #320]	; (40d6f8 <_svfprintf_r+0xf00>)
  40d5b8:	f77f af7f 	ble.w	40d4ba <_svfprintf_r+0xcc2>
  40d5bc:	2710      	movs	r7, #16
  40d5be:	4662      	mov	r2, ip
  40d5c0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d5c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40d5c8:	e004      	b.n	40d5d4 <_svfprintf_r+0xddc>
  40d5ca:	3608      	adds	r6, #8
  40d5cc:	3c10      	subs	r4, #16
  40d5ce:	2c10      	cmp	r4, #16
  40d5d0:	f77f af72 	ble.w	40d4b8 <_svfprintf_r+0xcc0>
  40d5d4:	3301      	adds	r3, #1
  40d5d6:	3210      	adds	r2, #16
  40d5d8:	2b07      	cmp	r3, #7
  40d5da:	922d      	str	r2, [sp, #180]	; 0xb4
  40d5dc:	932c      	str	r3, [sp, #176]	; 0xb0
  40d5de:	e886 00a0 	stmia.w	r6, {r5, r7}
  40d5e2:	ddf2      	ble.n	40d5ca <_svfprintf_r+0xdd2>
  40d5e4:	4640      	mov	r0, r8
  40d5e6:	4651      	mov	r1, sl
  40d5e8:	aa2b      	add	r2, sp, #172	; 0xac
  40d5ea:	f004 fd1d 	bl	412028 <__ssprint_r>
  40d5ee:	2800      	cmp	r0, #0
  40d5f0:	f47f aa1a 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d5f4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d5f6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d5f8:	ae38      	add	r6, sp, #224	; 0xe0
  40d5fa:	e7e7      	b.n	40d5cc <_svfprintf_r+0xdd4>
  40d5fc:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d5fe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d600:	44ac      	add	ip, r5
  40d602:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d604:	3301      	adds	r3, #1
  40d606:	6035      	str	r5, [r6, #0]
  40d608:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d60a:	2b07      	cmp	r3, #7
  40d60c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d610:	6075      	str	r5, [r6, #4]
  40d612:	932c      	str	r3, [sp, #176]	; 0xb0
  40d614:	f300 81f4 	bgt.w	40da00 <_svfprintf_r+0x1208>
  40d618:	3608      	adds	r6, #8
  40d61a:	e7af      	b.n	40d57c <_svfprintf_r+0xd84>
  40d61c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d61e:	07ea      	lsls	r2, r5, #31
  40d620:	f53f ae2a 	bmi.w	40d278 <_svfprintf_r+0xa80>
  40d624:	3401      	adds	r4, #1
  40d626:	f10c 0801 	add.w	r8, ip, #1
  40d62a:	2301      	movs	r3, #1
  40d62c:	2c07      	cmp	r4, #7
  40d62e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40d632:	942c      	str	r4, [sp, #176]	; 0xb0
  40d634:	6037      	str	r7, [r6, #0]
  40d636:	6073      	str	r3, [r6, #4]
  40d638:	f77f ae4f 	ble.w	40d2da <_svfprintf_r+0xae2>
  40d63c:	e72f      	b.n	40d49e <_svfprintf_r+0xca6>
  40d63e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d640:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d642:	aa2b      	add	r2, sp, #172	; 0xac
  40d644:	f004 fcf0 	bl	412028 <__ssprint_r>
  40d648:	2800      	cmp	r0, #0
  40d64a:	f47f a9ed 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d64e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d650:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d652:	ae38      	add	r6, sp, #224	; 0xe0
  40d654:	e61c      	b.n	40d290 <_svfprintf_r+0xa98>
  40d656:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d658:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d65a:	aa2b      	add	r2, sp, #172	; 0xac
  40d65c:	f004 fce4 	bl	412028 <__ssprint_r>
  40d660:	2800      	cmp	r0, #0
  40d662:	f47f a9e1 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d666:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40d66a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d66c:	ae38      	add	r6, sp, #224	; 0xe0
  40d66e:	e61e      	b.n	40d2ae <_svfprintf_r+0xab6>
  40d670:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d672:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d674:	aa2b      	add	r2, sp, #172	; 0xac
  40d676:	f004 fcd7 	bl	412028 <__ssprint_r>
  40d67a:	2800      	cmp	r0, #0
  40d67c:	f47f a9d4 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d680:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d684:	ae38      	add	r6, sp, #224	; 0xe0
  40d686:	f7ff bad7 	b.w	40cc38 <_svfprintf_r+0x440>
  40d68a:	f004 fc4d 	bl	411f28 <__fpclassifyd>
  40d68e:	2800      	cmp	r0, #0
  40d690:	f040 80bb 	bne.w	40d80a <_svfprintf_r+0x1012>
  40d694:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d696:	4f19      	ldr	r7, [pc, #100]	; (40d6fc <_svfprintf_r+0xf04>)
  40d698:	4b19      	ldr	r3, [pc, #100]	; (40d700 <_svfprintf_r+0xf08>)
  40d69a:	f04f 0c03 	mov.w	ip, #3
  40d69e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40d6a2:	9409      	str	r4, [sp, #36]	; 0x24
  40d6a4:	900a      	str	r0, [sp, #40]	; 0x28
  40d6a6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d6aa:	9014      	str	r0, [sp, #80]	; 0x50
  40d6ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d6b0:	bfd8      	it	le
  40d6b2:	461f      	movle	r7, r3
  40d6b4:	4664      	mov	r4, ip
  40d6b6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d6ba:	f7ff ba34 	b.w	40cb26 <_svfprintf_r+0x32e>
  40d6be:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d6c0:	0664      	lsls	r4, r4, #25
  40d6c2:	f140 8150 	bpl.w	40d966 <_svfprintf_r+0x116e>
  40d6c6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d6ca:	2500      	movs	r5, #0
  40d6cc:	f8bc 4000 	ldrh.w	r4, [ip]
  40d6d0:	f10c 0c04 	add.w	ip, ip, #4
  40d6d4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d6d8:	f7ff b9e4 	b.w	40caa4 <_svfprintf_r+0x2ac>
  40d6dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d6e0:	f01c 0f10 	tst.w	ip, #16
  40d6e4:	f000 8146 	beq.w	40d974 <_svfprintf_r+0x117c>
  40d6e8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d6ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d6ec:	6823      	ldr	r3, [r4, #0]
  40d6ee:	3404      	adds	r4, #4
  40d6f0:	9410      	str	r4, [sp, #64]	; 0x40
  40d6f2:	601d      	str	r5, [r3, #0]
  40d6f4:	f7ff b8a6 	b.w	40c844 <_svfprintf_r+0x4c>
  40d6f8:	00413b20 	.word	0x00413b20
  40d6fc:	00413b3c 	.word	0x00413b3c
  40d700:	00413b38 	.word	0x00413b38
  40d704:	462c      	mov	r4, r5
  40d706:	463d      	mov	r5, r7
  40d708:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d70a:	4694      	mov	ip, r2
  40d70c:	3301      	adds	r3, #1
  40d70e:	44a4      	add	ip, r4
  40d710:	2b07      	cmp	r3, #7
  40d712:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d716:	932c      	str	r3, [sp, #176]	; 0xb0
  40d718:	6035      	str	r5, [r6, #0]
  40d71a:	6074      	str	r4, [r6, #4]
  40d71c:	f73f af1a 	bgt.w	40d554 <_svfprintf_r+0xd5c>
  40d720:	3608      	adds	r6, #8
  40d722:	e722      	b.n	40d56a <_svfprintf_r+0xd72>
  40d724:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d726:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d728:	aa2b      	add	r2, sp, #172	; 0xac
  40d72a:	f004 fc7d 	bl	412028 <__ssprint_r>
  40d72e:	2800      	cmp	r0, #0
  40d730:	f47f a97a 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d734:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d738:	ae38      	add	r6, sp, #224	; 0xe0
  40d73a:	e507      	b.n	40d14c <_svfprintf_r+0x954>
  40d73c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d73e:	49b7      	ldr	r1, [pc, #732]	; (40da1c <_svfprintf_r+0x1224>)
  40d740:	3201      	adds	r2, #1
  40d742:	f10c 0c01 	add.w	ip, ip, #1
  40d746:	2001      	movs	r0, #1
  40d748:	2a07      	cmp	r2, #7
  40d74a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d74e:	922c      	str	r2, [sp, #176]	; 0xb0
  40d750:	6031      	str	r1, [r6, #0]
  40d752:	6070      	str	r0, [r6, #4]
  40d754:	f300 80f7 	bgt.w	40d946 <_svfprintf_r+0x114e>
  40d758:	3608      	adds	r6, #8
  40d75a:	461c      	mov	r4, r3
  40d75c:	b92c      	cbnz	r4, 40d76a <_svfprintf_r+0xf72>
  40d75e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d760:	b91d      	cbnz	r5, 40d76a <_svfprintf_r+0xf72>
  40d762:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d764:	07e8      	lsls	r0, r5, #31
  40d766:	f57f aab9 	bpl.w	40ccdc <_svfprintf_r+0x4e4>
  40d76a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d76c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d76e:	9918      	ldr	r1, [sp, #96]	; 0x60
  40d770:	3301      	adds	r3, #1
  40d772:	6035      	str	r5, [r6, #0]
  40d774:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40d776:	4461      	add	r1, ip
  40d778:	2b07      	cmp	r3, #7
  40d77a:	912d      	str	r1, [sp, #180]	; 0xb4
  40d77c:	6075      	str	r5, [r6, #4]
  40d77e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d780:	f300 81de 	bgt.w	40db40 <_svfprintf_r+0x1348>
  40d784:	f106 0208 	add.w	r2, r6, #8
  40d788:	4264      	negs	r4, r4
  40d78a:	2c00      	cmp	r4, #0
  40d78c:	f340 810b 	ble.w	40d9a6 <_svfprintf_r+0x11ae>
  40d790:	2c10      	cmp	r4, #16
  40d792:	4da3      	ldr	r5, [pc, #652]	; (40da20 <_svfprintf_r+0x1228>)
  40d794:	f340 8148 	ble.w	40da28 <_svfprintf_r+0x1230>
  40d798:	46a3      	mov	fp, r4
  40d79a:	2610      	movs	r6, #16
  40d79c:	460c      	mov	r4, r1
  40d79e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d7a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40d7a6:	e006      	b.n	40d7b6 <_svfprintf_r+0xfbe>
  40d7a8:	3208      	adds	r2, #8
  40d7aa:	f1ab 0b10 	sub.w	fp, fp, #16
  40d7ae:	f1bb 0f10 	cmp.w	fp, #16
  40d7b2:	f340 8137 	ble.w	40da24 <_svfprintf_r+0x122c>
  40d7b6:	3301      	adds	r3, #1
  40d7b8:	3410      	adds	r4, #16
  40d7ba:	2b07      	cmp	r3, #7
  40d7bc:	942d      	str	r4, [sp, #180]	; 0xb4
  40d7be:	932c      	str	r3, [sp, #176]	; 0xb0
  40d7c0:	e882 0060 	stmia.w	r2, {r5, r6}
  40d7c4:	ddf0      	ble.n	40d7a8 <_svfprintf_r+0xfb0>
  40d7c6:	4640      	mov	r0, r8
  40d7c8:	4651      	mov	r1, sl
  40d7ca:	aa2b      	add	r2, sp, #172	; 0xac
  40d7cc:	f004 fc2c 	bl	412028 <__ssprint_r>
  40d7d0:	2800      	cmp	r0, #0
  40d7d2:	f47f a929 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d7d6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40d7d8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d7da:	aa38      	add	r2, sp, #224	; 0xe0
  40d7dc:	e7e5      	b.n	40d7aa <_svfprintf_r+0xfb2>
  40d7de:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d7e0:	f109 0901 	add.w	r9, r9, #1
  40d7e4:	f044 0420 	orr.w	r4, r4, #32
  40d7e8:	9409      	str	r4, [sp, #36]	; 0x24
  40d7ea:	f893 8001 	ldrb.w	r8, [r3, #1]
  40d7ee:	f7ff b85f 	b.w	40c8b0 <_svfprintf_r+0xb8>
  40d7f2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d7f4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d7f6:	aa2b      	add	r2, sp, #172	; 0xac
  40d7f8:	f004 fc16 	bl	412028 <__ssprint_r>
  40d7fc:	2800      	cmp	r0, #0
  40d7fe:	f47f a913 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d802:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d806:	ae38      	add	r6, sp, #224	; 0xe0
  40d808:	e4b6      	b.n	40d178 <_svfprintf_r+0x980>
  40d80a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d80c:	f028 0a20 	bic.w	sl, r8, #32
  40d810:	3501      	adds	r5, #1
  40d812:	f000 80a5 	beq.w	40d960 <_svfprintf_r+0x1168>
  40d816:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40d81a:	d104      	bne.n	40d826 <_svfprintf_r+0x102e>
  40d81c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d81e:	2d00      	cmp	r5, #0
  40d820:	bf08      	it	eq
  40d822:	2501      	moveq	r5, #1
  40d824:	950a      	str	r5, [sp, #40]	; 0x28
  40d826:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d82a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40d82e:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40d832:	2b00      	cmp	r3, #0
  40d834:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40d838:	f2c0 819c 	blt.w	40db74 <_svfprintf_r+0x137c>
  40d83c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40d840:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40d844:	f04f 0b00 	mov.w	fp, #0
  40d848:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40d84c:	f000 819b 	beq.w	40db86 <_svfprintf_r+0x138e>
  40d850:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40d854:	f000 81a9 	beq.w	40dbaa <_svfprintf_r+0x13b2>
  40d858:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40d85c:	bf0a      	itet	eq
  40d85e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40d860:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40d862:	1c65      	addeq	r5, r4, #1
  40d864:	2002      	movs	r0, #2
  40d866:	a925      	add	r1, sp, #148	; 0x94
  40d868:	aa26      	add	r2, sp, #152	; 0x98
  40d86a:	ab29      	add	r3, sp, #164	; 0xa4
  40d86c:	e88d 0021 	stmia.w	sp, {r0, r5}
  40d870:	9203      	str	r2, [sp, #12]
  40d872:	9304      	str	r3, [sp, #16]
  40d874:	9102      	str	r1, [sp, #8]
  40d876:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d878:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40d87c:	f001 fa04 	bl	40ec88 <_dtoa_r>
  40d880:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40d884:	4607      	mov	r7, r0
  40d886:	d002      	beq.n	40d88e <_svfprintf_r+0x1096>
  40d888:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d88c:	d105      	bne.n	40d89a <_svfprintf_r+0x10a2>
  40d88e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d892:	f01c 0f01 	tst.w	ip, #1
  40d896:	f000 819c 	beq.w	40dbd2 <_svfprintf_r+0x13da>
  40d89a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40d89e:	eb07 0405 	add.w	r4, r7, r5
  40d8a2:	f000 811c 	beq.w	40dade <_svfprintf_r+0x12e6>
  40d8a6:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40d8aa:	2200      	movs	r2, #0
  40d8ac:	2300      	movs	r3, #0
  40d8ae:	f7fc ff21 	bl	40a6f4 <__aeabi_dcmpeq>
  40d8b2:	2800      	cmp	r0, #0
  40d8b4:	f040 8105 	bne.w	40dac2 <_svfprintf_r+0x12ca>
  40d8b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d8ba:	429c      	cmp	r4, r3
  40d8bc:	d906      	bls.n	40d8cc <_svfprintf_r+0x10d4>
  40d8be:	2130      	movs	r1, #48	; 0x30
  40d8c0:	1c5a      	adds	r2, r3, #1
  40d8c2:	9229      	str	r2, [sp, #164]	; 0xa4
  40d8c4:	7019      	strb	r1, [r3, #0]
  40d8c6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d8c8:	429c      	cmp	r4, r3
  40d8ca:	d8f9      	bhi.n	40d8c0 <_svfprintf_r+0x10c8>
  40d8cc:	1bdb      	subs	r3, r3, r7
  40d8ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40d8d2:	9311      	str	r3, [sp, #68]	; 0x44
  40d8d4:	f000 80ed 	beq.w	40dab2 <_svfprintf_r+0x12ba>
  40d8d8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40d8dc:	f340 81f2 	ble.w	40dcc4 <_svfprintf_r+0x14cc>
  40d8e0:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40d8e4:	f000 8168 	beq.w	40dbb8 <_svfprintf_r+0x13c0>
  40d8e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d8ea:	9414      	str	r4, [sp, #80]	; 0x50
  40d8ec:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d8ee:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d8f0:	42ac      	cmp	r4, r5
  40d8f2:	f300 8132 	bgt.w	40db5a <_svfprintf_r+0x1362>
  40d8f6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d8fa:	f01c 0f01 	tst.w	ip, #1
  40d8fe:	f040 81ad 	bne.w	40dc5c <_svfprintf_r+0x1464>
  40d902:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40d906:	462c      	mov	r4, r5
  40d908:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d90c:	f1bb 0f00 	cmp.w	fp, #0
  40d910:	f040 80b2 	bne.w	40da78 <_svfprintf_r+0x1280>
  40d914:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40d916:	930b      	str	r3, [sp, #44]	; 0x2c
  40d918:	9509      	str	r5, [sp, #36]	; 0x24
  40d91a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40d91e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d922:	f7ff b900 	b.w	40cb26 <_svfprintf_r+0x32e>
  40d926:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d928:	2140      	movs	r1, #64	; 0x40
  40d92a:	f003 f97f 	bl	410c2c <_malloc_r>
  40d92e:	6020      	str	r0, [r4, #0]
  40d930:	6120      	str	r0, [r4, #16]
  40d932:	2800      	cmp	r0, #0
  40d934:	f000 81bf 	beq.w	40dcb6 <_svfprintf_r+0x14be>
  40d938:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40d93c:	2340      	movs	r3, #64	; 0x40
  40d93e:	f8cc 3014 	str.w	r3, [ip, #20]
  40d942:	f7fe bf6f 	b.w	40c824 <_svfprintf_r+0x2c>
  40d946:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d948:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d94a:	aa2b      	add	r2, sp, #172	; 0xac
  40d94c:	f004 fb6c 	bl	412028 <__ssprint_r>
  40d950:	2800      	cmp	r0, #0
  40d952:	f47f a869 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d956:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d958:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d95c:	ae38      	add	r6, sp, #224	; 0xe0
  40d95e:	e6fd      	b.n	40d75c <_svfprintf_r+0xf64>
  40d960:	2406      	movs	r4, #6
  40d962:	940a      	str	r4, [sp, #40]	; 0x28
  40d964:	e75f      	b.n	40d826 <_svfprintf_r+0x102e>
  40d966:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d968:	682c      	ldr	r4, [r5, #0]
  40d96a:	3504      	adds	r5, #4
  40d96c:	9510      	str	r5, [sp, #64]	; 0x40
  40d96e:	2500      	movs	r5, #0
  40d970:	f7ff b898 	b.w	40caa4 <_svfprintf_r+0x2ac>
  40d974:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d978:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d97c:	f000 8087 	beq.w	40da8e <_svfprintf_r+0x1296>
  40d980:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d982:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d984:	6823      	ldr	r3, [r4, #0]
  40d986:	3404      	adds	r4, #4
  40d988:	9410      	str	r4, [sp, #64]	; 0x40
  40d98a:	801d      	strh	r5, [r3, #0]
  40d98c:	f7fe bf5a 	b.w	40c844 <_svfprintf_r+0x4c>
  40d990:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d992:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d994:	aa2b      	add	r2, sp, #172	; 0xac
  40d996:	f004 fb47 	bl	412028 <__ssprint_r>
  40d99a:	2800      	cmp	r0, #0
  40d99c:	f47f a844 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d9a0:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d9a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d9a4:	aa38      	add	r2, sp, #224	; 0xe0
  40d9a6:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40d9aa:	3301      	adds	r3, #1
  40d9ac:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d9ae:	448c      	add	ip, r1
  40d9b0:	2b07      	cmp	r3, #7
  40d9b2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d9b6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d9b8:	6017      	str	r7, [r2, #0]
  40d9ba:	6054      	str	r4, [r2, #4]
  40d9bc:	f73f ac9c 	bgt.w	40d2f8 <_svfprintf_r+0xb00>
  40d9c0:	f102 0608 	add.w	r6, r2, #8
  40d9c4:	f7ff b98a 	b.w	40ccdc <_svfprintf_r+0x4e4>
  40d9c8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d9cc:	f7fd fdae 	bl	40b52c <strlen>
  40d9d0:	9510      	str	r5, [sp, #64]	; 0x40
  40d9d2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d9d4:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40d9d8:	4604      	mov	r4, r0
  40d9da:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d9de:	9514      	str	r5, [sp, #80]	; 0x50
  40d9e0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d9e4:	f7ff b89f 	b.w	40cb26 <_svfprintf_r+0x32e>
  40d9e8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d9ea:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d9ec:	aa2b      	add	r2, sp, #172	; 0xac
  40d9ee:	f004 fb1b 	bl	412028 <__ssprint_r>
  40d9f2:	2800      	cmp	r0, #0
  40d9f4:	f47f a818 	bne.w	40ca28 <_svfprintf_r+0x230>
  40d9f8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d9fc:	ae38      	add	r6, sp, #224	; 0xe0
  40d9fe:	e4d6      	b.n	40d3ae <_svfprintf_r+0xbb6>
  40da00:	980d      	ldr	r0, [sp, #52]	; 0x34
  40da02:	990c      	ldr	r1, [sp, #48]	; 0x30
  40da04:	aa2b      	add	r2, sp, #172	; 0xac
  40da06:	f004 fb0f 	bl	412028 <__ssprint_r>
  40da0a:	2800      	cmp	r0, #0
  40da0c:	f47f a80c 	bne.w	40ca28 <_svfprintf_r+0x230>
  40da10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40da12:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40da16:	ae38      	add	r6, sp, #224	; 0xe0
  40da18:	e5b0      	b.n	40d57c <_svfprintf_r+0xd84>
  40da1a:	bf00      	nop
  40da1c:	00413b70 	.word	0x00413b70
  40da20:	00413b20 	.word	0x00413b20
  40da24:	4621      	mov	r1, r4
  40da26:	465c      	mov	r4, fp
  40da28:	3301      	adds	r3, #1
  40da2a:	4421      	add	r1, r4
  40da2c:	2b07      	cmp	r3, #7
  40da2e:	912d      	str	r1, [sp, #180]	; 0xb4
  40da30:	932c      	str	r3, [sp, #176]	; 0xb0
  40da32:	6015      	str	r5, [r2, #0]
  40da34:	6054      	str	r4, [r2, #4]
  40da36:	dcab      	bgt.n	40d990 <_svfprintf_r+0x1198>
  40da38:	3208      	adds	r2, #8
  40da3a:	e7b4      	b.n	40d9a6 <_svfprintf_r+0x11ae>
  40da3c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40da3e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40da40:	aa2b      	add	r2, sp, #172	; 0xac
  40da42:	f004 faf1 	bl	412028 <__ssprint_r>
  40da46:	2800      	cmp	r0, #0
  40da48:	f47e afee 	bne.w	40ca28 <_svfprintf_r+0x230>
  40da4c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40da4e:	9911      	ldr	r1, [sp, #68]	; 0x44
  40da50:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40da54:	1b0c      	subs	r4, r1, r4
  40da56:	ae38      	add	r6, sp, #224	; 0xe0
  40da58:	e5a5      	b.n	40d5a6 <_svfprintf_r+0xdae>
  40da5a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40da5c:	46ba      	mov	sl, r7
  40da5e:	2c06      	cmp	r4, #6
  40da60:	bf28      	it	cs
  40da62:	2406      	movcs	r4, #6
  40da64:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40da68:	970a      	str	r7, [sp, #40]	; 0x28
  40da6a:	9714      	str	r7, [sp, #80]	; 0x50
  40da6c:	9510      	str	r5, [sp, #64]	; 0x40
  40da6e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40da72:	4f97      	ldr	r7, [pc, #604]	; (40dcd0 <_svfprintf_r+0x14d8>)
  40da74:	f7ff b857 	b.w	40cb26 <_svfprintf_r+0x32e>
  40da78:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40da7a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40da7e:	9509      	str	r5, [sp, #36]	; 0x24
  40da80:	2500      	movs	r5, #0
  40da82:	930b      	str	r3, [sp, #44]	; 0x2c
  40da84:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40da88:	950a      	str	r5, [sp, #40]	; 0x28
  40da8a:	f7ff b84f 	b.w	40cb2c <_svfprintf_r+0x334>
  40da8e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40da92:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40da94:	f8dc 3000 	ldr.w	r3, [ip]
  40da98:	f10c 0c04 	add.w	ip, ip, #4
  40da9c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40daa0:	601c      	str	r4, [r3, #0]
  40daa2:	f7fe becf 	b.w	40c844 <_svfprintf_r+0x4c>
  40daa6:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40daaa:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40daae:	f7ff ba99 	b.w	40cfe4 <_svfprintf_r+0x7ec>
  40dab2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40dab4:	1cdc      	adds	r4, r3, #3
  40dab6:	db19      	blt.n	40daec <_svfprintf_r+0x12f4>
  40dab8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40daba:	429c      	cmp	r4, r3
  40dabc:	db16      	blt.n	40daec <_svfprintf_r+0x12f4>
  40dabe:	9314      	str	r3, [sp, #80]	; 0x50
  40dac0:	e714      	b.n	40d8ec <_svfprintf_r+0x10f4>
  40dac2:	4623      	mov	r3, r4
  40dac4:	e702      	b.n	40d8cc <_svfprintf_r+0x10d4>
  40dac6:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40daca:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40dace:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dad0:	9510      	str	r5, [sp, #64]	; 0x40
  40dad2:	900a      	str	r0, [sp, #40]	; 0x28
  40dad4:	9014      	str	r0, [sp, #80]	; 0x50
  40dad6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40dada:	f7ff b824 	b.w	40cb26 <_svfprintf_r+0x32e>
  40dade:	783b      	ldrb	r3, [r7, #0]
  40dae0:	2b30      	cmp	r3, #48	; 0x30
  40dae2:	f000 80ad 	beq.w	40dc40 <_svfprintf_r+0x1448>
  40dae6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40dae8:	442c      	add	r4, r5
  40daea:	e6dc      	b.n	40d8a6 <_svfprintf_r+0x10ae>
  40daec:	f1a8 0802 	sub.w	r8, r8, #2
  40daf0:	1e59      	subs	r1, r3, #1
  40daf2:	2900      	cmp	r1, #0
  40daf4:	9125      	str	r1, [sp, #148]	; 0x94
  40daf6:	bfba      	itte	lt
  40daf8:	4249      	neglt	r1, r1
  40dafa:	232d      	movlt	r3, #45	; 0x2d
  40dafc:	232b      	movge	r3, #43	; 0x2b
  40dafe:	2909      	cmp	r1, #9
  40db00:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40db04:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40db08:	dc65      	bgt.n	40dbd6 <_svfprintf_r+0x13de>
  40db0a:	2330      	movs	r3, #48	; 0x30
  40db0c:	3130      	adds	r1, #48	; 0x30
  40db0e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40db12:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40db16:	ab28      	add	r3, sp, #160	; 0xa0
  40db18:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40db1a:	aa27      	add	r2, sp, #156	; 0x9c
  40db1c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40db1e:	1a9a      	subs	r2, r3, r2
  40db20:	2d01      	cmp	r5, #1
  40db22:	9219      	str	r2, [sp, #100]	; 0x64
  40db24:	4414      	add	r4, r2
  40db26:	f340 80b7 	ble.w	40dc98 <_svfprintf_r+0x14a0>
  40db2a:	3401      	adds	r4, #1
  40db2c:	2500      	movs	r5, #0
  40db2e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40db32:	9514      	str	r5, [sp, #80]	; 0x50
  40db34:	e6ea      	b.n	40d90c <_svfprintf_r+0x1114>
  40db36:	2400      	movs	r4, #0
  40db38:	4681      	mov	r9, r0
  40db3a:	940a      	str	r4, [sp, #40]	; 0x28
  40db3c:	f7fe beba 	b.w	40c8b4 <_svfprintf_r+0xbc>
  40db40:	980d      	ldr	r0, [sp, #52]	; 0x34
  40db42:	990c      	ldr	r1, [sp, #48]	; 0x30
  40db44:	aa2b      	add	r2, sp, #172	; 0xac
  40db46:	f004 fa6f 	bl	412028 <__ssprint_r>
  40db4a:	2800      	cmp	r0, #0
  40db4c:	f47e af6c 	bne.w	40ca28 <_svfprintf_r+0x230>
  40db50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40db52:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40db54:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db56:	aa38      	add	r2, sp, #224	; 0xe0
  40db58:	e616      	b.n	40d788 <_svfprintf_r+0xf90>
  40db5a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40db5c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40db5e:	2c00      	cmp	r4, #0
  40db60:	bfd4      	ite	le
  40db62:	f1c4 0402 	rsble	r4, r4, #2
  40db66:	2401      	movgt	r4, #1
  40db68:	442c      	add	r4, r5
  40db6a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40db6e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40db72:	e6cb      	b.n	40d90c <_svfprintf_r+0x1114>
  40db74:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40db76:	9816      	ldr	r0, [sp, #88]	; 0x58
  40db78:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40db7c:	9020      	str	r0, [sp, #128]	; 0x80
  40db7e:	9121      	str	r1, [sp, #132]	; 0x84
  40db80:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40db84:	e660      	b.n	40d848 <_svfprintf_r+0x1050>
  40db86:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40db88:	2003      	movs	r0, #3
  40db8a:	a925      	add	r1, sp, #148	; 0x94
  40db8c:	aa26      	add	r2, sp, #152	; 0x98
  40db8e:	ab29      	add	r3, sp, #164	; 0xa4
  40db90:	9501      	str	r5, [sp, #4]
  40db92:	9000      	str	r0, [sp, #0]
  40db94:	9203      	str	r2, [sp, #12]
  40db96:	9304      	str	r3, [sp, #16]
  40db98:	9102      	str	r1, [sp, #8]
  40db9a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40db9c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40dba0:	f001 f872 	bl	40ec88 <_dtoa_r>
  40dba4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40dba6:	4607      	mov	r7, r0
  40dba8:	e677      	b.n	40d89a <_svfprintf_r+0x10a2>
  40dbaa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dbac:	2003      	movs	r0, #3
  40dbae:	a925      	add	r1, sp, #148	; 0x94
  40dbb0:	aa26      	add	r2, sp, #152	; 0x98
  40dbb2:	ab29      	add	r3, sp, #164	; 0xa4
  40dbb4:	9401      	str	r4, [sp, #4]
  40dbb6:	e7ec      	b.n	40db92 <_svfprintf_r+0x139a>
  40dbb8:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40dbba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dbbc:	2d00      	cmp	r5, #0
  40dbbe:	9514      	str	r5, [sp, #80]	; 0x50
  40dbc0:	dd63      	ble.n	40dc8a <_svfprintf_r+0x1492>
  40dbc2:	bbb4      	cbnz	r4, 40dc32 <_svfprintf_r+0x143a>
  40dbc4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dbc6:	07e8      	lsls	r0, r5, #31
  40dbc8:	d433      	bmi.n	40dc32 <_svfprintf_r+0x143a>
  40dbca:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40dbcc:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40dbd0:	e69c      	b.n	40d90c <_svfprintf_r+0x1114>
  40dbd2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40dbd4:	e67a      	b.n	40d8cc <_svfprintf_r+0x10d4>
  40dbd6:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40dbda:	4d3e      	ldr	r5, [pc, #248]	; (40dcd4 <_svfprintf_r+0x14dc>)
  40dbdc:	17cb      	asrs	r3, r1, #31
  40dbde:	fb85 5001 	smull	r5, r0, r5, r1
  40dbe2:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40dbe6:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40dbea:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40dbee:	2809      	cmp	r0, #9
  40dbf0:	4613      	mov	r3, r2
  40dbf2:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40dbf6:	701a      	strb	r2, [r3, #0]
  40dbf8:	4601      	mov	r1, r0
  40dbfa:	f103 32ff 	add.w	r2, r3, #4294967295
  40dbfe:	dcec      	bgt.n	40dbda <_svfprintf_r+0x13e2>
  40dc00:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40dc04:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40dc08:	b2c9      	uxtb	r1, r1
  40dc0a:	4294      	cmp	r4, r2
  40dc0c:	f803 1c01 	strb.w	r1, [r3, #-1]
  40dc10:	d95a      	bls.n	40dcc8 <_svfprintf_r+0x14d0>
  40dc12:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40dc16:	461a      	mov	r2, r3
  40dc18:	e001      	b.n	40dc1e <_svfprintf_r+0x1426>
  40dc1a:	f812 1b01 	ldrb.w	r1, [r2], #1
  40dc1e:	42a2      	cmp	r2, r4
  40dc20:	f800 1f01 	strb.w	r1, [r0, #1]!
  40dc24:	d1f9      	bne.n	40dc1a <_svfprintf_r+0x1422>
  40dc26:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40dc2a:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40dc2e:	3bf6      	subs	r3, #246	; 0xf6
  40dc30:	e772      	b.n	40db18 <_svfprintf_r+0x1320>
  40dc32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40dc34:	1c6c      	adds	r4, r5, #1
  40dc36:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dc38:	442c      	add	r4, r5
  40dc3a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40dc3e:	e665      	b.n	40d90c <_svfprintf_r+0x1114>
  40dc40:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40dc44:	2200      	movs	r2, #0
  40dc46:	2300      	movs	r3, #0
  40dc48:	f7fc fd54 	bl	40a6f4 <__aeabi_dcmpeq>
  40dc4c:	2800      	cmp	r0, #0
  40dc4e:	f47f af4a 	bne.w	40dae6 <_svfprintf_r+0x12ee>
  40dc52:	f1c5 0501 	rsb	r5, r5, #1
  40dc56:	9525      	str	r5, [sp, #148]	; 0x94
  40dc58:	442c      	add	r4, r5
  40dc5a:	e624      	b.n	40d8a6 <_svfprintf_r+0x10ae>
  40dc5c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dc5e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40dc62:	1c6c      	adds	r4, r5, #1
  40dc64:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40dc68:	e650      	b.n	40d90c <_svfprintf_r+0x1114>
  40dc6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40dc6c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40dc70:	682d      	ldr	r5, [r5, #0]
  40dc72:	f10c 0304 	add.w	r3, ip, #4
  40dc76:	2d00      	cmp	r5, #0
  40dc78:	f899 8001 	ldrb.w	r8, [r9, #1]
  40dc7c:	950a      	str	r5, [sp, #40]	; 0x28
  40dc7e:	9310      	str	r3, [sp, #64]	; 0x40
  40dc80:	4681      	mov	r9, r0
  40dc82:	f6be ae15 	bge.w	40c8b0 <_svfprintf_r+0xb8>
  40dc86:	f7fe be10 	b.w	40c8aa <_svfprintf_r+0xb2>
  40dc8a:	b97c      	cbnz	r4, 40dcac <_svfprintf_r+0x14b4>
  40dc8c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dc8e:	07e9      	lsls	r1, r5, #31
  40dc90:	d40c      	bmi.n	40dcac <_svfprintf_r+0x14b4>
  40dc92:	2301      	movs	r3, #1
  40dc94:	461c      	mov	r4, r3
  40dc96:	e639      	b.n	40d90c <_svfprintf_r+0x1114>
  40dc98:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dc9c:	f01c 0301 	ands.w	r3, ip, #1
  40dca0:	f47f af43 	bne.w	40db2a <_svfprintf_r+0x1332>
  40dca4:	9314      	str	r3, [sp, #80]	; 0x50
  40dca6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40dcaa:	e62f      	b.n	40d90c <_svfprintf_r+0x1114>
  40dcac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40dcae:	1cac      	adds	r4, r5, #2
  40dcb0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40dcb4:	e62a      	b.n	40d90c <_svfprintf_r+0x1114>
  40dcb6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40dcb8:	230c      	movs	r3, #12
  40dcba:	602b      	str	r3, [r5, #0]
  40dcbc:	f04f 30ff 	mov.w	r0, #4294967295
  40dcc0:	f7fe beba 	b.w	40ca38 <_svfprintf_r+0x240>
  40dcc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40dcc6:	e713      	b.n	40daf0 <_svfprintf_r+0x12f8>
  40dcc8:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40dccc:	e724      	b.n	40db18 <_svfprintf_r+0x1320>
  40dcce:	bf00      	nop
  40dcd0:	00413b68 	.word	0x00413b68
  40dcd4:	66666667 	.word	0x66666667

0040dcd8 <__sprint_r.part.0>:
  40dcd8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40dcda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40dcde:	049c      	lsls	r4, r3, #18
  40dce0:	460e      	mov	r6, r1
  40dce2:	4680      	mov	r8, r0
  40dce4:	4691      	mov	r9, r2
  40dce6:	d52a      	bpl.n	40dd3e <__sprint_r.part.0+0x66>
  40dce8:	6893      	ldr	r3, [r2, #8]
  40dcea:	6812      	ldr	r2, [r2, #0]
  40dcec:	f102 0a08 	add.w	sl, r2, #8
  40dcf0:	b31b      	cbz	r3, 40dd3a <__sprint_r.part.0+0x62>
  40dcf2:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40dcf6:	08bf      	lsrs	r7, r7, #2
  40dcf8:	d017      	beq.n	40dd2a <__sprint_r.part.0+0x52>
  40dcfa:	3d04      	subs	r5, #4
  40dcfc:	2400      	movs	r4, #0
  40dcfe:	e001      	b.n	40dd04 <__sprint_r.part.0+0x2c>
  40dd00:	42a7      	cmp	r7, r4
  40dd02:	d010      	beq.n	40dd26 <__sprint_r.part.0+0x4e>
  40dd04:	4640      	mov	r0, r8
  40dd06:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40dd0a:	4632      	mov	r2, r6
  40dd0c:	f002 f82e 	bl	40fd6c <_fputwc_r>
  40dd10:	1c43      	adds	r3, r0, #1
  40dd12:	f104 0401 	add.w	r4, r4, #1
  40dd16:	d1f3      	bne.n	40dd00 <__sprint_r.part.0+0x28>
  40dd18:	2300      	movs	r3, #0
  40dd1a:	f8c9 3008 	str.w	r3, [r9, #8]
  40dd1e:	f8c9 3004 	str.w	r3, [r9, #4]
  40dd22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40dd26:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40dd2a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40dd2e:	f8c9 3008 	str.w	r3, [r9, #8]
  40dd32:	f10a 0a08 	add.w	sl, sl, #8
  40dd36:	2b00      	cmp	r3, #0
  40dd38:	d1db      	bne.n	40dcf2 <__sprint_r.part.0+0x1a>
  40dd3a:	2000      	movs	r0, #0
  40dd3c:	e7ec      	b.n	40dd18 <__sprint_r.part.0+0x40>
  40dd3e:	f002 f98f 	bl	410060 <__sfvwrite_r>
  40dd42:	2300      	movs	r3, #0
  40dd44:	f8c9 3008 	str.w	r3, [r9, #8]
  40dd48:	f8c9 3004 	str.w	r3, [r9, #4]
  40dd4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040dd50 <_vfiprintf_r>:
  40dd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40dd54:	b0b1      	sub	sp, #196	; 0xc4
  40dd56:	461c      	mov	r4, r3
  40dd58:	9102      	str	r1, [sp, #8]
  40dd5a:	4690      	mov	r8, r2
  40dd5c:	9308      	str	r3, [sp, #32]
  40dd5e:	9006      	str	r0, [sp, #24]
  40dd60:	b118      	cbz	r0, 40dd6a <_vfiprintf_r+0x1a>
  40dd62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40dd64:	2b00      	cmp	r3, #0
  40dd66:	f000 80e8 	beq.w	40df3a <_vfiprintf_r+0x1ea>
  40dd6a:	9d02      	ldr	r5, [sp, #8]
  40dd6c:	89ab      	ldrh	r3, [r5, #12]
  40dd6e:	b29a      	uxth	r2, r3
  40dd70:	0490      	lsls	r0, r2, #18
  40dd72:	d407      	bmi.n	40dd84 <_vfiprintf_r+0x34>
  40dd74:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40dd76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40dd7a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40dd7e:	81ab      	strh	r3, [r5, #12]
  40dd80:	b29a      	uxth	r2, r3
  40dd82:	6669      	str	r1, [r5, #100]	; 0x64
  40dd84:	0711      	lsls	r1, r2, #28
  40dd86:	f140 80b7 	bpl.w	40def8 <_vfiprintf_r+0x1a8>
  40dd8a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40dd8e:	f8db 3010 	ldr.w	r3, [fp, #16]
  40dd92:	2b00      	cmp	r3, #0
  40dd94:	f000 80b0 	beq.w	40def8 <_vfiprintf_r+0x1a8>
  40dd98:	f002 021a 	and.w	r2, r2, #26
  40dd9c:	2a0a      	cmp	r2, #10
  40dd9e:	f000 80b7 	beq.w	40df10 <_vfiprintf_r+0x1c0>
  40dda2:	2300      	movs	r3, #0
  40dda4:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40dda8:	930a      	str	r3, [sp, #40]	; 0x28
  40ddaa:	9315      	str	r3, [sp, #84]	; 0x54
  40ddac:	9314      	str	r3, [sp, #80]	; 0x50
  40ddae:	9309      	str	r3, [sp, #36]	; 0x24
  40ddb0:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40ddb4:	464e      	mov	r6, r9
  40ddb6:	f898 3000 	ldrb.w	r3, [r8]
  40ddba:	2b00      	cmp	r3, #0
  40ddbc:	f000 84c8 	beq.w	40e750 <_vfiprintf_r+0xa00>
  40ddc0:	2b25      	cmp	r3, #37	; 0x25
  40ddc2:	f000 84c5 	beq.w	40e750 <_vfiprintf_r+0xa00>
  40ddc6:	f108 0201 	add.w	r2, r8, #1
  40ddca:	e001      	b.n	40ddd0 <_vfiprintf_r+0x80>
  40ddcc:	2b25      	cmp	r3, #37	; 0x25
  40ddce:	d004      	beq.n	40ddda <_vfiprintf_r+0x8a>
  40ddd0:	7813      	ldrb	r3, [r2, #0]
  40ddd2:	4614      	mov	r4, r2
  40ddd4:	3201      	adds	r2, #1
  40ddd6:	2b00      	cmp	r3, #0
  40ddd8:	d1f8      	bne.n	40ddcc <_vfiprintf_r+0x7c>
  40ddda:	ebc8 0504 	rsb	r5, r8, r4
  40ddde:	b195      	cbz	r5, 40de06 <_vfiprintf_r+0xb6>
  40dde0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dde2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dde4:	3301      	adds	r3, #1
  40dde6:	442a      	add	r2, r5
  40dde8:	2b07      	cmp	r3, #7
  40ddea:	f8c6 8000 	str.w	r8, [r6]
  40ddee:	6075      	str	r5, [r6, #4]
  40ddf0:	9215      	str	r2, [sp, #84]	; 0x54
  40ddf2:	9314      	str	r3, [sp, #80]	; 0x50
  40ddf4:	dd7b      	ble.n	40deee <_vfiprintf_r+0x19e>
  40ddf6:	2a00      	cmp	r2, #0
  40ddf8:	f040 84d5 	bne.w	40e7a6 <_vfiprintf_r+0xa56>
  40ddfc:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ddfe:	9214      	str	r2, [sp, #80]	; 0x50
  40de00:	4428      	add	r0, r5
  40de02:	464e      	mov	r6, r9
  40de04:	9009      	str	r0, [sp, #36]	; 0x24
  40de06:	7823      	ldrb	r3, [r4, #0]
  40de08:	2b00      	cmp	r3, #0
  40de0a:	f000 83ed 	beq.w	40e5e8 <_vfiprintf_r+0x898>
  40de0e:	2100      	movs	r1, #0
  40de10:	f04f 0200 	mov.w	r2, #0
  40de14:	f04f 3cff 	mov.w	ip, #4294967295
  40de18:	7863      	ldrb	r3, [r4, #1]
  40de1a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40de1e:	9104      	str	r1, [sp, #16]
  40de20:	468a      	mov	sl, r1
  40de22:	f104 0801 	add.w	r8, r4, #1
  40de26:	4608      	mov	r0, r1
  40de28:	4665      	mov	r5, ip
  40de2a:	f108 0801 	add.w	r8, r8, #1
  40de2e:	f1a3 0220 	sub.w	r2, r3, #32
  40de32:	2a58      	cmp	r2, #88	; 0x58
  40de34:	f200 82d9 	bhi.w	40e3ea <_vfiprintf_r+0x69a>
  40de38:	e8df f012 	tbh	[pc, r2, lsl #1]
  40de3c:	02d702cb 	.word	0x02d702cb
  40de40:	02d202d7 	.word	0x02d202d7
  40de44:	02d702d7 	.word	0x02d702d7
  40de48:	02d702d7 	.word	0x02d702d7
  40de4c:	02d702d7 	.word	0x02d702d7
  40de50:	028f0282 	.word	0x028f0282
  40de54:	008402d7 	.word	0x008402d7
  40de58:	02d70293 	.word	0x02d70293
  40de5c:	0196012b 	.word	0x0196012b
  40de60:	01960196 	.word	0x01960196
  40de64:	01960196 	.word	0x01960196
  40de68:	01960196 	.word	0x01960196
  40de6c:	01960196 	.word	0x01960196
  40de70:	02d702d7 	.word	0x02d702d7
  40de74:	02d702d7 	.word	0x02d702d7
  40de78:	02d702d7 	.word	0x02d702d7
  40de7c:	02d702d7 	.word	0x02d702d7
  40de80:	02d702d7 	.word	0x02d702d7
  40de84:	02d70130 	.word	0x02d70130
  40de88:	02d702d7 	.word	0x02d702d7
  40de8c:	02d702d7 	.word	0x02d702d7
  40de90:	02d702d7 	.word	0x02d702d7
  40de94:	02d702d7 	.word	0x02d702d7
  40de98:	017b02d7 	.word	0x017b02d7
  40de9c:	02d702d7 	.word	0x02d702d7
  40dea0:	02d702d7 	.word	0x02d702d7
  40dea4:	01a402d7 	.word	0x01a402d7
  40dea8:	02d702d7 	.word	0x02d702d7
  40deac:	02d701bf 	.word	0x02d701bf
  40deb0:	02d702d7 	.word	0x02d702d7
  40deb4:	02d702d7 	.word	0x02d702d7
  40deb8:	02d702d7 	.word	0x02d702d7
  40debc:	02d702d7 	.word	0x02d702d7
  40dec0:	01e402d7 	.word	0x01e402d7
  40dec4:	02d701fa 	.word	0x02d701fa
  40dec8:	02d702d7 	.word	0x02d702d7
  40decc:	01fa0216 	.word	0x01fa0216
  40ded0:	02d702d7 	.word	0x02d702d7
  40ded4:	02d7021b 	.word	0x02d7021b
  40ded8:	00890228 	.word	0x00890228
  40dedc:	027d0266 	.word	0x027d0266
  40dee0:	023a02d7 	.word	0x023a02d7
  40dee4:	011902d7 	.word	0x011902d7
  40dee8:	02d702d7 	.word	0x02d702d7
  40deec:	02af      	.short	0x02af
  40deee:	3608      	adds	r6, #8
  40def0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40def2:	4428      	add	r0, r5
  40def4:	9009      	str	r0, [sp, #36]	; 0x24
  40def6:	e786      	b.n	40de06 <_vfiprintf_r+0xb6>
  40def8:	9806      	ldr	r0, [sp, #24]
  40defa:	9902      	ldr	r1, [sp, #8]
  40defc:	f000 fdb6 	bl	40ea6c <__swsetup_r>
  40df00:	b9b0      	cbnz	r0, 40df30 <_vfiprintf_r+0x1e0>
  40df02:	9d02      	ldr	r5, [sp, #8]
  40df04:	89aa      	ldrh	r2, [r5, #12]
  40df06:	f002 021a 	and.w	r2, r2, #26
  40df0a:	2a0a      	cmp	r2, #10
  40df0c:	f47f af49 	bne.w	40dda2 <_vfiprintf_r+0x52>
  40df10:	f8dd b008 	ldr.w	fp, [sp, #8]
  40df14:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40df18:	2b00      	cmp	r3, #0
  40df1a:	f6ff af42 	blt.w	40dda2 <_vfiprintf_r+0x52>
  40df1e:	9806      	ldr	r0, [sp, #24]
  40df20:	4659      	mov	r1, fp
  40df22:	4642      	mov	r2, r8
  40df24:	4623      	mov	r3, r4
  40df26:	f000 fd3d 	bl	40e9a4 <__sbprintf>
  40df2a:	b031      	add	sp, #196	; 0xc4
  40df2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40df30:	f04f 30ff 	mov.w	r0, #4294967295
  40df34:	b031      	add	sp, #196	; 0xc4
  40df36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40df3a:	f001 fe81 	bl	40fc40 <__sinit>
  40df3e:	e714      	b.n	40dd6a <_vfiprintf_r+0x1a>
  40df40:	4240      	negs	r0, r0
  40df42:	9308      	str	r3, [sp, #32]
  40df44:	f04a 0a04 	orr.w	sl, sl, #4
  40df48:	f898 3000 	ldrb.w	r3, [r8]
  40df4c:	e76d      	b.n	40de2a <_vfiprintf_r+0xda>
  40df4e:	f01a 0320 	ands.w	r3, sl, #32
  40df52:	9004      	str	r0, [sp, #16]
  40df54:	46ac      	mov	ip, r5
  40df56:	f000 80f4 	beq.w	40e142 <_vfiprintf_r+0x3f2>
  40df5a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40df5e:	f10b 0307 	add.w	r3, fp, #7
  40df62:	f023 0307 	bic.w	r3, r3, #7
  40df66:	f103 0408 	add.w	r4, r3, #8
  40df6a:	9408      	str	r4, [sp, #32]
  40df6c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40df70:	2300      	movs	r3, #0
  40df72:	f04f 0000 	mov.w	r0, #0
  40df76:	2100      	movs	r1, #0
  40df78:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40df7c:	f8cd c014 	str.w	ip, [sp, #20]
  40df80:	9107      	str	r1, [sp, #28]
  40df82:	f1bc 0f00 	cmp.w	ip, #0
  40df86:	bfa8      	it	ge
  40df88:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40df8c:	ea54 0205 	orrs.w	r2, r4, r5
  40df90:	f040 80ad 	bne.w	40e0ee <_vfiprintf_r+0x39e>
  40df94:	f1bc 0f00 	cmp.w	ip, #0
  40df98:	f040 80a9 	bne.w	40e0ee <_vfiprintf_r+0x39e>
  40df9c:	2b00      	cmp	r3, #0
  40df9e:	f040 83c0 	bne.w	40e722 <_vfiprintf_r+0x9d2>
  40dfa2:	f01a 0f01 	tst.w	sl, #1
  40dfa6:	f000 83bc 	beq.w	40e722 <_vfiprintf_r+0x9d2>
  40dfaa:	2330      	movs	r3, #48	; 0x30
  40dfac:	af30      	add	r7, sp, #192	; 0xc0
  40dfae:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40dfb2:	ebc7 0409 	rsb	r4, r7, r9
  40dfb6:	9405      	str	r4, [sp, #20]
  40dfb8:	f8dd b014 	ldr.w	fp, [sp, #20]
  40dfbc:	9c07      	ldr	r4, [sp, #28]
  40dfbe:	45e3      	cmp	fp, ip
  40dfc0:	bfb8      	it	lt
  40dfc2:	46e3      	movlt	fp, ip
  40dfc4:	f8cd b00c 	str.w	fp, [sp, #12]
  40dfc8:	b11c      	cbz	r4, 40dfd2 <_vfiprintf_r+0x282>
  40dfca:	f10b 0b01 	add.w	fp, fp, #1
  40dfce:	f8cd b00c 	str.w	fp, [sp, #12]
  40dfd2:	f01a 0502 	ands.w	r5, sl, #2
  40dfd6:	9507      	str	r5, [sp, #28]
  40dfd8:	d005      	beq.n	40dfe6 <_vfiprintf_r+0x296>
  40dfda:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dfde:	f10b 0b02 	add.w	fp, fp, #2
  40dfe2:	f8cd b00c 	str.w	fp, [sp, #12]
  40dfe6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40dfea:	930b      	str	r3, [sp, #44]	; 0x2c
  40dfec:	f040 821b 	bne.w	40e426 <_vfiprintf_r+0x6d6>
  40dff0:	9d04      	ldr	r5, [sp, #16]
  40dff2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dff6:	ebcb 0405 	rsb	r4, fp, r5
  40dffa:	2c00      	cmp	r4, #0
  40dffc:	f340 8213 	ble.w	40e426 <_vfiprintf_r+0x6d6>
  40e000:	2c10      	cmp	r4, #16
  40e002:	f340 8489 	ble.w	40e918 <_vfiprintf_r+0xbc8>
  40e006:	4dbe      	ldr	r5, [pc, #760]	; (40e300 <_vfiprintf_r+0x5b0>)
  40e008:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e00a:	462b      	mov	r3, r5
  40e00c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e00e:	4625      	mov	r5, r4
  40e010:	f04f 0b10 	mov.w	fp, #16
  40e014:	4664      	mov	r4, ip
  40e016:	46b4      	mov	ip, r6
  40e018:	461e      	mov	r6, r3
  40e01a:	e006      	b.n	40e02a <_vfiprintf_r+0x2da>
  40e01c:	1c83      	adds	r3, r0, #2
  40e01e:	f10c 0c08 	add.w	ip, ip, #8
  40e022:	4608      	mov	r0, r1
  40e024:	3d10      	subs	r5, #16
  40e026:	2d10      	cmp	r5, #16
  40e028:	dd11      	ble.n	40e04e <_vfiprintf_r+0x2fe>
  40e02a:	1c41      	adds	r1, r0, #1
  40e02c:	3210      	adds	r2, #16
  40e02e:	2907      	cmp	r1, #7
  40e030:	9215      	str	r2, [sp, #84]	; 0x54
  40e032:	e88c 0840 	stmia.w	ip, {r6, fp}
  40e036:	9114      	str	r1, [sp, #80]	; 0x50
  40e038:	ddf0      	ble.n	40e01c <_vfiprintf_r+0x2cc>
  40e03a:	2a00      	cmp	r2, #0
  40e03c:	f040 81e6 	bne.w	40e40c <_vfiprintf_r+0x6bc>
  40e040:	3d10      	subs	r5, #16
  40e042:	2d10      	cmp	r5, #16
  40e044:	f04f 0301 	mov.w	r3, #1
  40e048:	4610      	mov	r0, r2
  40e04a:	46cc      	mov	ip, r9
  40e04c:	dced      	bgt.n	40e02a <_vfiprintf_r+0x2da>
  40e04e:	4631      	mov	r1, r6
  40e050:	4666      	mov	r6, ip
  40e052:	46a4      	mov	ip, r4
  40e054:	462c      	mov	r4, r5
  40e056:	460d      	mov	r5, r1
  40e058:	4422      	add	r2, r4
  40e05a:	2b07      	cmp	r3, #7
  40e05c:	9215      	str	r2, [sp, #84]	; 0x54
  40e05e:	6035      	str	r5, [r6, #0]
  40e060:	6074      	str	r4, [r6, #4]
  40e062:	9314      	str	r3, [sp, #80]	; 0x50
  40e064:	f300 836d 	bgt.w	40e742 <_vfiprintf_r+0x9f2>
  40e068:	3608      	adds	r6, #8
  40e06a:	1c59      	adds	r1, r3, #1
  40e06c:	e1de      	b.n	40e42c <_vfiprintf_r+0x6dc>
  40e06e:	f01a 0f20 	tst.w	sl, #32
  40e072:	9004      	str	r0, [sp, #16]
  40e074:	46ac      	mov	ip, r5
  40e076:	f000 808d 	beq.w	40e194 <_vfiprintf_r+0x444>
  40e07a:	9d08      	ldr	r5, [sp, #32]
  40e07c:	1deb      	adds	r3, r5, #7
  40e07e:	f023 0307 	bic.w	r3, r3, #7
  40e082:	f103 0b08 	add.w	fp, r3, #8
  40e086:	e9d3 4500 	ldrd	r4, r5, [r3]
  40e08a:	f8cd b020 	str.w	fp, [sp, #32]
  40e08e:	2301      	movs	r3, #1
  40e090:	e76f      	b.n	40df72 <_vfiprintf_r+0x222>
  40e092:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40e096:	f898 3000 	ldrb.w	r3, [r8]
  40e09a:	e6c6      	b.n	40de2a <_vfiprintf_r+0xda>
  40e09c:	f04a 0a10 	orr.w	sl, sl, #16
  40e0a0:	f01a 0f20 	tst.w	sl, #32
  40e0a4:	9004      	str	r0, [sp, #16]
  40e0a6:	46ac      	mov	ip, r5
  40e0a8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e0ac:	f000 80c8 	beq.w	40e240 <_vfiprintf_r+0x4f0>
  40e0b0:	9c08      	ldr	r4, [sp, #32]
  40e0b2:	1de1      	adds	r1, r4, #7
  40e0b4:	f021 0107 	bic.w	r1, r1, #7
  40e0b8:	e9d1 2300 	ldrd	r2, r3, [r1]
  40e0bc:	3108      	adds	r1, #8
  40e0be:	9108      	str	r1, [sp, #32]
  40e0c0:	4614      	mov	r4, r2
  40e0c2:	461d      	mov	r5, r3
  40e0c4:	2a00      	cmp	r2, #0
  40e0c6:	f173 0b00 	sbcs.w	fp, r3, #0
  40e0ca:	f2c0 83ce 	blt.w	40e86a <_vfiprintf_r+0xb1a>
  40e0ce:	f1bc 0f00 	cmp.w	ip, #0
  40e0d2:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40e0d6:	bfa8      	it	ge
  40e0d8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40e0dc:	ea54 0205 	orrs.w	r2, r4, r5
  40e0e0:	9007      	str	r0, [sp, #28]
  40e0e2:	f8cd c014 	str.w	ip, [sp, #20]
  40e0e6:	f04f 0301 	mov.w	r3, #1
  40e0ea:	f43f af53 	beq.w	40df94 <_vfiprintf_r+0x244>
  40e0ee:	2b01      	cmp	r3, #1
  40e0f0:	f000 8319 	beq.w	40e726 <_vfiprintf_r+0x9d6>
  40e0f4:	2b02      	cmp	r3, #2
  40e0f6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40e0fa:	f040 824c 	bne.w	40e596 <_vfiprintf_r+0x846>
  40e0fe:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40e102:	4619      	mov	r1, r3
  40e104:	f004 000f 	and.w	r0, r4, #15
  40e108:	0922      	lsrs	r2, r4, #4
  40e10a:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40e10e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40e112:	092b      	lsrs	r3, r5, #4
  40e114:	7008      	strb	r0, [r1, #0]
  40e116:	ea52 0003 	orrs.w	r0, r2, r3
  40e11a:	460f      	mov	r7, r1
  40e11c:	4614      	mov	r4, r2
  40e11e:	461d      	mov	r5, r3
  40e120:	f101 31ff 	add.w	r1, r1, #4294967295
  40e124:	d1ee      	bne.n	40e104 <_vfiprintf_r+0x3b4>
  40e126:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40e12a:	ebc7 0309 	rsb	r3, r7, r9
  40e12e:	9305      	str	r3, [sp, #20]
  40e130:	e742      	b.n	40dfb8 <_vfiprintf_r+0x268>
  40e132:	f04a 0a10 	orr.w	sl, sl, #16
  40e136:	f01a 0320 	ands.w	r3, sl, #32
  40e13a:	9004      	str	r0, [sp, #16]
  40e13c:	46ac      	mov	ip, r5
  40e13e:	f47f af0c 	bne.w	40df5a <_vfiprintf_r+0x20a>
  40e142:	f01a 0210 	ands.w	r2, sl, #16
  40e146:	f040 8311 	bne.w	40e76c <_vfiprintf_r+0xa1c>
  40e14a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40e14e:	f000 830d 	beq.w	40e76c <_vfiprintf_r+0xa1c>
  40e152:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e156:	4613      	mov	r3, r2
  40e158:	f8bb 4000 	ldrh.w	r4, [fp]
  40e15c:	f10b 0b04 	add.w	fp, fp, #4
  40e160:	2500      	movs	r5, #0
  40e162:	f8cd b020 	str.w	fp, [sp, #32]
  40e166:	e704      	b.n	40df72 <_vfiprintf_r+0x222>
  40e168:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40e16c:	2000      	movs	r0, #0
  40e16e:	f818 3b01 	ldrb.w	r3, [r8], #1
  40e172:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40e176:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40e17a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40e17e:	2a09      	cmp	r2, #9
  40e180:	d9f5      	bls.n	40e16e <_vfiprintf_r+0x41e>
  40e182:	e654      	b.n	40de2e <_vfiprintf_r+0xde>
  40e184:	f04a 0a10 	orr.w	sl, sl, #16
  40e188:	f01a 0f20 	tst.w	sl, #32
  40e18c:	9004      	str	r0, [sp, #16]
  40e18e:	46ac      	mov	ip, r5
  40e190:	f47f af73 	bne.w	40e07a <_vfiprintf_r+0x32a>
  40e194:	f01a 0f10 	tst.w	sl, #16
  40e198:	f040 82ef 	bne.w	40e77a <_vfiprintf_r+0xa2a>
  40e19c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40e1a0:	f000 82eb 	beq.w	40e77a <_vfiprintf_r+0xa2a>
  40e1a4:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e1a8:	2500      	movs	r5, #0
  40e1aa:	f8bb 4000 	ldrh.w	r4, [fp]
  40e1ae:	f10b 0b04 	add.w	fp, fp, #4
  40e1b2:	2301      	movs	r3, #1
  40e1b4:	f8cd b020 	str.w	fp, [sp, #32]
  40e1b8:	e6db      	b.n	40df72 <_vfiprintf_r+0x222>
  40e1ba:	46ac      	mov	ip, r5
  40e1bc:	4d51      	ldr	r5, [pc, #324]	; (40e304 <_vfiprintf_r+0x5b4>)
  40e1be:	f01a 0f20 	tst.w	sl, #32
  40e1c2:	9004      	str	r0, [sp, #16]
  40e1c4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e1c8:	950a      	str	r5, [sp, #40]	; 0x28
  40e1ca:	f000 80f0 	beq.w	40e3ae <_vfiprintf_r+0x65e>
  40e1ce:	9d08      	ldr	r5, [sp, #32]
  40e1d0:	1dea      	adds	r2, r5, #7
  40e1d2:	f022 0207 	bic.w	r2, r2, #7
  40e1d6:	f102 0b08 	add.w	fp, r2, #8
  40e1da:	f8cd b020 	str.w	fp, [sp, #32]
  40e1de:	e9d2 4500 	ldrd	r4, r5, [r2]
  40e1e2:	f01a 0f01 	tst.w	sl, #1
  40e1e6:	f000 82aa 	beq.w	40e73e <_vfiprintf_r+0x9ee>
  40e1ea:	ea54 0b05 	orrs.w	fp, r4, r5
  40e1ee:	f000 82a6 	beq.w	40e73e <_vfiprintf_r+0x9ee>
  40e1f2:	2230      	movs	r2, #48	; 0x30
  40e1f4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40e1f8:	f04a 0a02 	orr.w	sl, sl, #2
  40e1fc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40e200:	2302      	movs	r3, #2
  40e202:	e6b6      	b.n	40df72 <_vfiprintf_r+0x222>
  40e204:	9b08      	ldr	r3, [sp, #32]
  40e206:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e20a:	681b      	ldr	r3, [r3, #0]
  40e20c:	2401      	movs	r4, #1
  40e20e:	f04f 0500 	mov.w	r5, #0
  40e212:	f10b 0b04 	add.w	fp, fp, #4
  40e216:	9004      	str	r0, [sp, #16]
  40e218:	9403      	str	r4, [sp, #12]
  40e21a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40e21e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40e222:	f8cd b020 	str.w	fp, [sp, #32]
  40e226:	9405      	str	r4, [sp, #20]
  40e228:	af16      	add	r7, sp, #88	; 0x58
  40e22a:	f04f 0c00 	mov.w	ip, #0
  40e22e:	e6d0      	b.n	40dfd2 <_vfiprintf_r+0x282>
  40e230:	f01a 0f20 	tst.w	sl, #32
  40e234:	9004      	str	r0, [sp, #16]
  40e236:	46ac      	mov	ip, r5
  40e238:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e23c:	f47f af38 	bne.w	40e0b0 <_vfiprintf_r+0x360>
  40e240:	f01a 0f10 	tst.w	sl, #16
  40e244:	f040 82a7 	bne.w	40e796 <_vfiprintf_r+0xa46>
  40e248:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40e24c:	f000 82a3 	beq.w	40e796 <_vfiprintf_r+0xa46>
  40e250:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e254:	f9bb 4000 	ldrsh.w	r4, [fp]
  40e258:	f10b 0b04 	add.w	fp, fp, #4
  40e25c:	17e5      	asrs	r5, r4, #31
  40e25e:	4622      	mov	r2, r4
  40e260:	462b      	mov	r3, r5
  40e262:	f8cd b020 	str.w	fp, [sp, #32]
  40e266:	e72d      	b.n	40e0c4 <_vfiprintf_r+0x374>
  40e268:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40e26c:	f898 3000 	ldrb.w	r3, [r8]
  40e270:	e5db      	b.n	40de2a <_vfiprintf_r+0xda>
  40e272:	f898 3000 	ldrb.w	r3, [r8]
  40e276:	4642      	mov	r2, r8
  40e278:	2b6c      	cmp	r3, #108	; 0x6c
  40e27a:	bf03      	ittte	eq
  40e27c:	f108 0801 	addeq.w	r8, r8, #1
  40e280:	f04a 0a20 	orreq.w	sl, sl, #32
  40e284:	7853      	ldrbeq	r3, [r2, #1]
  40e286:	f04a 0a10 	orrne.w	sl, sl, #16
  40e28a:	e5ce      	b.n	40de2a <_vfiprintf_r+0xda>
  40e28c:	f01a 0f20 	tst.w	sl, #32
  40e290:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e294:	f000 82f7 	beq.w	40e886 <_vfiprintf_r+0xb36>
  40e298:	9c08      	ldr	r4, [sp, #32]
  40e29a:	6821      	ldr	r1, [r4, #0]
  40e29c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e29e:	17e5      	asrs	r5, r4, #31
  40e2a0:	462b      	mov	r3, r5
  40e2a2:	9d08      	ldr	r5, [sp, #32]
  40e2a4:	4622      	mov	r2, r4
  40e2a6:	3504      	adds	r5, #4
  40e2a8:	9508      	str	r5, [sp, #32]
  40e2aa:	e9c1 2300 	strd	r2, r3, [r1]
  40e2ae:	e582      	b.n	40ddb6 <_vfiprintf_r+0x66>
  40e2b0:	9c08      	ldr	r4, [sp, #32]
  40e2b2:	46ac      	mov	ip, r5
  40e2b4:	6827      	ldr	r7, [r4, #0]
  40e2b6:	f04f 0500 	mov.w	r5, #0
  40e2ba:	9004      	str	r0, [sp, #16]
  40e2bc:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40e2c0:	3404      	adds	r4, #4
  40e2c2:	2f00      	cmp	r7, #0
  40e2c4:	f000 8332 	beq.w	40e92c <_vfiprintf_r+0xbdc>
  40e2c8:	f1bc 0f00 	cmp.w	ip, #0
  40e2cc:	4638      	mov	r0, r7
  40e2ce:	f2c0 8307 	blt.w	40e8e0 <_vfiprintf_r+0xb90>
  40e2d2:	4662      	mov	r2, ip
  40e2d4:	2100      	movs	r1, #0
  40e2d6:	f8cd c004 	str.w	ip, [sp, #4]
  40e2da:	f002 ff43 	bl	411164 <memchr>
  40e2de:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e2e2:	2800      	cmp	r0, #0
  40e2e4:	f000 833a 	beq.w	40e95c <_vfiprintf_r+0xc0c>
  40e2e8:	1bc0      	subs	r0, r0, r7
  40e2ea:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40e2ee:	4560      	cmp	r0, ip
  40e2f0:	bfa8      	it	ge
  40e2f2:	4660      	movge	r0, ip
  40e2f4:	9005      	str	r0, [sp, #20]
  40e2f6:	9408      	str	r4, [sp, #32]
  40e2f8:	9507      	str	r5, [sp, #28]
  40e2fa:	f04f 0c00 	mov.w	ip, #0
  40e2fe:	e65b      	b.n	40dfb8 <_vfiprintf_r+0x268>
  40e300:	00413b94 	.word	0x00413b94
  40e304:	00413b40 	.word	0x00413b40
  40e308:	9b08      	ldr	r3, [sp, #32]
  40e30a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e30e:	9004      	str	r0, [sp, #16]
  40e310:	48b2      	ldr	r0, [pc, #712]	; (40e5dc <_vfiprintf_r+0x88c>)
  40e312:	681c      	ldr	r4, [r3, #0]
  40e314:	2230      	movs	r2, #48	; 0x30
  40e316:	2378      	movs	r3, #120	; 0x78
  40e318:	f10b 0b04 	add.w	fp, fp, #4
  40e31c:	46ac      	mov	ip, r5
  40e31e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40e322:	f04a 0a02 	orr.w	sl, sl, #2
  40e326:	f8cd b020 	str.w	fp, [sp, #32]
  40e32a:	2500      	movs	r5, #0
  40e32c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40e330:	900a      	str	r0, [sp, #40]	; 0x28
  40e332:	2302      	movs	r3, #2
  40e334:	e61d      	b.n	40df72 <_vfiprintf_r+0x222>
  40e336:	f04a 0a20 	orr.w	sl, sl, #32
  40e33a:	f898 3000 	ldrb.w	r3, [r8]
  40e33e:	e574      	b.n	40de2a <_vfiprintf_r+0xda>
  40e340:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e344:	f8db 0000 	ldr.w	r0, [fp]
  40e348:	f10b 0304 	add.w	r3, fp, #4
  40e34c:	2800      	cmp	r0, #0
  40e34e:	f6ff adf7 	blt.w	40df40 <_vfiprintf_r+0x1f0>
  40e352:	9308      	str	r3, [sp, #32]
  40e354:	f898 3000 	ldrb.w	r3, [r8]
  40e358:	e567      	b.n	40de2a <_vfiprintf_r+0xda>
  40e35a:	f898 3000 	ldrb.w	r3, [r8]
  40e35e:	212b      	movs	r1, #43	; 0x2b
  40e360:	e563      	b.n	40de2a <_vfiprintf_r+0xda>
  40e362:	f898 3000 	ldrb.w	r3, [r8]
  40e366:	f108 0401 	add.w	r4, r8, #1
  40e36a:	2b2a      	cmp	r3, #42	; 0x2a
  40e36c:	f000 8305 	beq.w	40e97a <_vfiprintf_r+0xc2a>
  40e370:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40e374:	2a09      	cmp	r2, #9
  40e376:	bf98      	it	ls
  40e378:	2500      	movls	r5, #0
  40e37a:	f200 82fa 	bhi.w	40e972 <_vfiprintf_r+0xc22>
  40e37e:	f814 3b01 	ldrb.w	r3, [r4], #1
  40e382:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40e386:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40e38a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40e38e:	2a09      	cmp	r2, #9
  40e390:	d9f5      	bls.n	40e37e <_vfiprintf_r+0x62e>
  40e392:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40e396:	46a0      	mov	r8, r4
  40e398:	e549      	b.n	40de2e <_vfiprintf_r+0xde>
  40e39a:	4c90      	ldr	r4, [pc, #576]	; (40e5dc <_vfiprintf_r+0x88c>)
  40e39c:	f01a 0f20 	tst.w	sl, #32
  40e3a0:	9004      	str	r0, [sp, #16]
  40e3a2:	46ac      	mov	ip, r5
  40e3a4:	940a      	str	r4, [sp, #40]	; 0x28
  40e3a6:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e3aa:	f47f af10 	bne.w	40e1ce <_vfiprintf_r+0x47e>
  40e3ae:	f01a 0f10 	tst.w	sl, #16
  40e3b2:	f040 81ea 	bne.w	40e78a <_vfiprintf_r+0xa3a>
  40e3b6:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40e3ba:	f000 81e6 	beq.w	40e78a <_vfiprintf_r+0xa3a>
  40e3be:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e3c2:	2500      	movs	r5, #0
  40e3c4:	f8bb 4000 	ldrh.w	r4, [fp]
  40e3c8:	f10b 0b04 	add.w	fp, fp, #4
  40e3cc:	f8cd b020 	str.w	fp, [sp, #32]
  40e3d0:	e707      	b.n	40e1e2 <_vfiprintf_r+0x492>
  40e3d2:	f898 3000 	ldrb.w	r3, [r8]
  40e3d6:	2900      	cmp	r1, #0
  40e3d8:	f47f ad27 	bne.w	40de2a <_vfiprintf_r+0xda>
  40e3dc:	2120      	movs	r1, #32
  40e3de:	e524      	b.n	40de2a <_vfiprintf_r+0xda>
  40e3e0:	f04a 0a01 	orr.w	sl, sl, #1
  40e3e4:	f898 3000 	ldrb.w	r3, [r8]
  40e3e8:	e51f      	b.n	40de2a <_vfiprintf_r+0xda>
  40e3ea:	9004      	str	r0, [sp, #16]
  40e3ec:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40e3f0:	2b00      	cmp	r3, #0
  40e3f2:	f000 80f9 	beq.w	40e5e8 <_vfiprintf_r+0x898>
  40e3f6:	2501      	movs	r5, #1
  40e3f8:	f04f 0b00 	mov.w	fp, #0
  40e3fc:	9503      	str	r5, [sp, #12]
  40e3fe:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40e402:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40e406:	9505      	str	r5, [sp, #20]
  40e408:	af16      	add	r7, sp, #88	; 0x58
  40e40a:	e70e      	b.n	40e22a <_vfiprintf_r+0x4da>
  40e40c:	9806      	ldr	r0, [sp, #24]
  40e40e:	9902      	ldr	r1, [sp, #8]
  40e410:	aa13      	add	r2, sp, #76	; 0x4c
  40e412:	f7ff fc61 	bl	40dcd8 <__sprint_r.part.0>
  40e416:	2800      	cmp	r0, #0
  40e418:	f040 80ed 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e41c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e41e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e420:	1c43      	adds	r3, r0, #1
  40e422:	46cc      	mov	ip, r9
  40e424:	e5fe      	b.n	40e024 <_vfiprintf_r+0x2d4>
  40e426:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e428:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e42a:	1c59      	adds	r1, r3, #1
  40e42c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40e430:	b168      	cbz	r0, 40e44e <_vfiprintf_r+0x6fe>
  40e432:	3201      	adds	r2, #1
  40e434:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40e438:	2301      	movs	r3, #1
  40e43a:	2907      	cmp	r1, #7
  40e43c:	9215      	str	r2, [sp, #84]	; 0x54
  40e43e:	9114      	str	r1, [sp, #80]	; 0x50
  40e440:	e886 0009 	stmia.w	r6, {r0, r3}
  40e444:	f300 8160 	bgt.w	40e708 <_vfiprintf_r+0x9b8>
  40e448:	460b      	mov	r3, r1
  40e44a:	3608      	adds	r6, #8
  40e44c:	3101      	adds	r1, #1
  40e44e:	9c07      	ldr	r4, [sp, #28]
  40e450:	b164      	cbz	r4, 40e46c <_vfiprintf_r+0x71c>
  40e452:	3202      	adds	r2, #2
  40e454:	a812      	add	r0, sp, #72	; 0x48
  40e456:	2302      	movs	r3, #2
  40e458:	2907      	cmp	r1, #7
  40e45a:	9215      	str	r2, [sp, #84]	; 0x54
  40e45c:	9114      	str	r1, [sp, #80]	; 0x50
  40e45e:	e886 0009 	stmia.w	r6, {r0, r3}
  40e462:	f300 8157 	bgt.w	40e714 <_vfiprintf_r+0x9c4>
  40e466:	460b      	mov	r3, r1
  40e468:	3608      	adds	r6, #8
  40e46a:	3101      	adds	r1, #1
  40e46c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e46e:	2d80      	cmp	r5, #128	; 0x80
  40e470:	f000 8101 	beq.w	40e676 <_vfiprintf_r+0x926>
  40e474:	9d05      	ldr	r5, [sp, #20]
  40e476:	ebc5 040c 	rsb	r4, r5, ip
  40e47a:	2c00      	cmp	r4, #0
  40e47c:	dd2f      	ble.n	40e4de <_vfiprintf_r+0x78e>
  40e47e:	2c10      	cmp	r4, #16
  40e480:	4d57      	ldr	r5, [pc, #348]	; (40e5e0 <_vfiprintf_r+0x890>)
  40e482:	dd22      	ble.n	40e4ca <_vfiprintf_r+0x77a>
  40e484:	4630      	mov	r0, r6
  40e486:	f04f 0b10 	mov.w	fp, #16
  40e48a:	462e      	mov	r6, r5
  40e48c:	4625      	mov	r5, r4
  40e48e:	9c06      	ldr	r4, [sp, #24]
  40e490:	e006      	b.n	40e4a0 <_vfiprintf_r+0x750>
  40e492:	f103 0c02 	add.w	ip, r3, #2
  40e496:	3008      	adds	r0, #8
  40e498:	460b      	mov	r3, r1
  40e49a:	3d10      	subs	r5, #16
  40e49c:	2d10      	cmp	r5, #16
  40e49e:	dd10      	ble.n	40e4c2 <_vfiprintf_r+0x772>
  40e4a0:	1c59      	adds	r1, r3, #1
  40e4a2:	3210      	adds	r2, #16
  40e4a4:	2907      	cmp	r1, #7
  40e4a6:	9215      	str	r2, [sp, #84]	; 0x54
  40e4a8:	e880 0840 	stmia.w	r0, {r6, fp}
  40e4ac:	9114      	str	r1, [sp, #80]	; 0x50
  40e4ae:	ddf0      	ble.n	40e492 <_vfiprintf_r+0x742>
  40e4b0:	2a00      	cmp	r2, #0
  40e4b2:	d163      	bne.n	40e57c <_vfiprintf_r+0x82c>
  40e4b4:	3d10      	subs	r5, #16
  40e4b6:	2d10      	cmp	r5, #16
  40e4b8:	f04f 0c01 	mov.w	ip, #1
  40e4bc:	4613      	mov	r3, r2
  40e4be:	4648      	mov	r0, r9
  40e4c0:	dcee      	bgt.n	40e4a0 <_vfiprintf_r+0x750>
  40e4c2:	462c      	mov	r4, r5
  40e4c4:	4661      	mov	r1, ip
  40e4c6:	4635      	mov	r5, r6
  40e4c8:	4606      	mov	r6, r0
  40e4ca:	4422      	add	r2, r4
  40e4cc:	2907      	cmp	r1, #7
  40e4ce:	9215      	str	r2, [sp, #84]	; 0x54
  40e4d0:	6035      	str	r5, [r6, #0]
  40e4d2:	6074      	str	r4, [r6, #4]
  40e4d4:	9114      	str	r1, [sp, #80]	; 0x50
  40e4d6:	f300 80c1 	bgt.w	40e65c <_vfiprintf_r+0x90c>
  40e4da:	3608      	adds	r6, #8
  40e4dc:	3101      	adds	r1, #1
  40e4de:	9d05      	ldr	r5, [sp, #20]
  40e4e0:	2907      	cmp	r1, #7
  40e4e2:	442a      	add	r2, r5
  40e4e4:	9215      	str	r2, [sp, #84]	; 0x54
  40e4e6:	6037      	str	r7, [r6, #0]
  40e4e8:	6075      	str	r5, [r6, #4]
  40e4ea:	9114      	str	r1, [sp, #80]	; 0x50
  40e4ec:	f340 80c1 	ble.w	40e672 <_vfiprintf_r+0x922>
  40e4f0:	2a00      	cmp	r2, #0
  40e4f2:	f040 8130 	bne.w	40e756 <_vfiprintf_r+0xa06>
  40e4f6:	9214      	str	r2, [sp, #80]	; 0x50
  40e4f8:	464e      	mov	r6, r9
  40e4fa:	f01a 0f04 	tst.w	sl, #4
  40e4fe:	f000 808b 	beq.w	40e618 <_vfiprintf_r+0x8c8>
  40e502:	9d04      	ldr	r5, [sp, #16]
  40e504:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e508:	ebcb 0405 	rsb	r4, fp, r5
  40e50c:	2c00      	cmp	r4, #0
  40e50e:	f340 8083 	ble.w	40e618 <_vfiprintf_r+0x8c8>
  40e512:	2c10      	cmp	r4, #16
  40e514:	f340 821e 	ble.w	40e954 <_vfiprintf_r+0xc04>
  40e518:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e51a:	4d32      	ldr	r5, [pc, #200]	; (40e5e4 <_vfiprintf_r+0x894>)
  40e51c:	2710      	movs	r7, #16
  40e51e:	f8dd a018 	ldr.w	sl, [sp, #24]
  40e522:	f8dd b008 	ldr.w	fp, [sp, #8]
  40e526:	e005      	b.n	40e534 <_vfiprintf_r+0x7e4>
  40e528:	1c88      	adds	r0, r1, #2
  40e52a:	3608      	adds	r6, #8
  40e52c:	4619      	mov	r1, r3
  40e52e:	3c10      	subs	r4, #16
  40e530:	2c10      	cmp	r4, #16
  40e532:	dd10      	ble.n	40e556 <_vfiprintf_r+0x806>
  40e534:	1c4b      	adds	r3, r1, #1
  40e536:	3210      	adds	r2, #16
  40e538:	2b07      	cmp	r3, #7
  40e53a:	9215      	str	r2, [sp, #84]	; 0x54
  40e53c:	e886 00a0 	stmia.w	r6, {r5, r7}
  40e540:	9314      	str	r3, [sp, #80]	; 0x50
  40e542:	ddf1      	ble.n	40e528 <_vfiprintf_r+0x7d8>
  40e544:	2a00      	cmp	r2, #0
  40e546:	d17d      	bne.n	40e644 <_vfiprintf_r+0x8f4>
  40e548:	3c10      	subs	r4, #16
  40e54a:	2c10      	cmp	r4, #16
  40e54c:	f04f 0001 	mov.w	r0, #1
  40e550:	4611      	mov	r1, r2
  40e552:	464e      	mov	r6, r9
  40e554:	dcee      	bgt.n	40e534 <_vfiprintf_r+0x7e4>
  40e556:	4422      	add	r2, r4
  40e558:	2807      	cmp	r0, #7
  40e55a:	9215      	str	r2, [sp, #84]	; 0x54
  40e55c:	6035      	str	r5, [r6, #0]
  40e55e:	6074      	str	r4, [r6, #4]
  40e560:	9014      	str	r0, [sp, #80]	; 0x50
  40e562:	dd59      	ble.n	40e618 <_vfiprintf_r+0x8c8>
  40e564:	2a00      	cmp	r2, #0
  40e566:	d14f      	bne.n	40e608 <_vfiprintf_r+0x8b8>
  40e568:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e56a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e56e:	9d04      	ldr	r5, [sp, #16]
  40e570:	45ab      	cmp	fp, r5
  40e572:	bfac      	ite	ge
  40e574:	445c      	addge	r4, fp
  40e576:	1964      	addlt	r4, r4, r5
  40e578:	9409      	str	r4, [sp, #36]	; 0x24
  40e57a:	e05e      	b.n	40e63a <_vfiprintf_r+0x8ea>
  40e57c:	4620      	mov	r0, r4
  40e57e:	9902      	ldr	r1, [sp, #8]
  40e580:	aa13      	add	r2, sp, #76	; 0x4c
  40e582:	f7ff fba9 	bl	40dcd8 <__sprint_r.part.0>
  40e586:	2800      	cmp	r0, #0
  40e588:	d135      	bne.n	40e5f6 <_vfiprintf_r+0x8a6>
  40e58a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e58c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e58e:	f103 0c01 	add.w	ip, r3, #1
  40e592:	4648      	mov	r0, r9
  40e594:	e781      	b.n	40e49a <_vfiprintf_r+0x74a>
  40e596:	08e0      	lsrs	r0, r4, #3
  40e598:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40e59c:	f004 0207 	and.w	r2, r4, #7
  40e5a0:	08e9      	lsrs	r1, r5, #3
  40e5a2:	3230      	adds	r2, #48	; 0x30
  40e5a4:	ea50 0b01 	orrs.w	fp, r0, r1
  40e5a8:	461f      	mov	r7, r3
  40e5aa:	701a      	strb	r2, [r3, #0]
  40e5ac:	4604      	mov	r4, r0
  40e5ae:	460d      	mov	r5, r1
  40e5b0:	f103 33ff 	add.w	r3, r3, #4294967295
  40e5b4:	d1ef      	bne.n	40e596 <_vfiprintf_r+0x846>
  40e5b6:	f01a 0f01 	tst.w	sl, #1
  40e5ba:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40e5be:	4639      	mov	r1, r7
  40e5c0:	f000 80b9 	beq.w	40e736 <_vfiprintf_r+0x9e6>
  40e5c4:	2a30      	cmp	r2, #48	; 0x30
  40e5c6:	f43f acf4 	beq.w	40dfb2 <_vfiprintf_r+0x262>
  40e5ca:	461f      	mov	r7, r3
  40e5cc:	ebc7 0509 	rsb	r5, r7, r9
  40e5d0:	2330      	movs	r3, #48	; 0x30
  40e5d2:	9505      	str	r5, [sp, #20]
  40e5d4:	f801 3c01 	strb.w	r3, [r1, #-1]
  40e5d8:	e4ee      	b.n	40dfb8 <_vfiprintf_r+0x268>
  40e5da:	bf00      	nop
  40e5dc:	00413b54 	.word	0x00413b54
  40e5e0:	00413b84 	.word	0x00413b84
  40e5e4:	00413b94 	.word	0x00413b94
  40e5e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40e5ea:	b123      	cbz	r3, 40e5f6 <_vfiprintf_r+0x8a6>
  40e5ec:	9806      	ldr	r0, [sp, #24]
  40e5ee:	9902      	ldr	r1, [sp, #8]
  40e5f0:	aa13      	add	r2, sp, #76	; 0x4c
  40e5f2:	f7ff fb71 	bl	40dcd8 <__sprint_r.part.0>
  40e5f6:	9c02      	ldr	r4, [sp, #8]
  40e5f8:	89a3      	ldrh	r3, [r4, #12]
  40e5fa:	065b      	lsls	r3, r3, #25
  40e5fc:	f53f ac98 	bmi.w	40df30 <_vfiprintf_r+0x1e0>
  40e600:	9809      	ldr	r0, [sp, #36]	; 0x24
  40e602:	b031      	add	sp, #196	; 0xc4
  40e604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e608:	9806      	ldr	r0, [sp, #24]
  40e60a:	9902      	ldr	r1, [sp, #8]
  40e60c:	aa13      	add	r2, sp, #76	; 0x4c
  40e60e:	f7ff fb63 	bl	40dcd8 <__sprint_r.part.0>
  40e612:	2800      	cmp	r0, #0
  40e614:	d1ef      	bne.n	40e5f6 <_vfiprintf_r+0x8a6>
  40e616:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e618:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e61a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e61e:	9d04      	ldr	r5, [sp, #16]
  40e620:	45ab      	cmp	fp, r5
  40e622:	bfac      	ite	ge
  40e624:	445c      	addge	r4, fp
  40e626:	1964      	addlt	r4, r4, r5
  40e628:	9409      	str	r4, [sp, #36]	; 0x24
  40e62a:	b132      	cbz	r2, 40e63a <_vfiprintf_r+0x8ea>
  40e62c:	9806      	ldr	r0, [sp, #24]
  40e62e:	9902      	ldr	r1, [sp, #8]
  40e630:	aa13      	add	r2, sp, #76	; 0x4c
  40e632:	f7ff fb51 	bl	40dcd8 <__sprint_r.part.0>
  40e636:	2800      	cmp	r0, #0
  40e638:	d1dd      	bne.n	40e5f6 <_vfiprintf_r+0x8a6>
  40e63a:	2000      	movs	r0, #0
  40e63c:	9014      	str	r0, [sp, #80]	; 0x50
  40e63e:	464e      	mov	r6, r9
  40e640:	f7ff bbb9 	b.w	40ddb6 <_vfiprintf_r+0x66>
  40e644:	4650      	mov	r0, sl
  40e646:	4659      	mov	r1, fp
  40e648:	aa13      	add	r2, sp, #76	; 0x4c
  40e64a:	f7ff fb45 	bl	40dcd8 <__sprint_r.part.0>
  40e64e:	2800      	cmp	r0, #0
  40e650:	d1d1      	bne.n	40e5f6 <_vfiprintf_r+0x8a6>
  40e652:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e654:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e656:	1c48      	adds	r0, r1, #1
  40e658:	464e      	mov	r6, r9
  40e65a:	e768      	b.n	40e52e <_vfiprintf_r+0x7de>
  40e65c:	2a00      	cmp	r2, #0
  40e65e:	f040 80f7 	bne.w	40e850 <_vfiprintf_r+0xb00>
  40e662:	9c05      	ldr	r4, [sp, #20]
  40e664:	2301      	movs	r3, #1
  40e666:	9720      	str	r7, [sp, #128]	; 0x80
  40e668:	9421      	str	r4, [sp, #132]	; 0x84
  40e66a:	9415      	str	r4, [sp, #84]	; 0x54
  40e66c:	4622      	mov	r2, r4
  40e66e:	9314      	str	r3, [sp, #80]	; 0x50
  40e670:	464e      	mov	r6, r9
  40e672:	3608      	adds	r6, #8
  40e674:	e741      	b.n	40e4fa <_vfiprintf_r+0x7aa>
  40e676:	9d04      	ldr	r5, [sp, #16]
  40e678:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40e67c:	ebcb 0405 	rsb	r4, fp, r5
  40e680:	2c00      	cmp	r4, #0
  40e682:	f77f aef7 	ble.w	40e474 <_vfiprintf_r+0x724>
  40e686:	2c10      	cmp	r4, #16
  40e688:	4da6      	ldr	r5, [pc, #664]	; (40e924 <_vfiprintf_r+0xbd4>)
  40e68a:	f340 8170 	ble.w	40e96e <_vfiprintf_r+0xc1e>
  40e68e:	4629      	mov	r1, r5
  40e690:	f04f 0b10 	mov.w	fp, #16
  40e694:	4625      	mov	r5, r4
  40e696:	4664      	mov	r4, ip
  40e698:	46b4      	mov	ip, r6
  40e69a:	460e      	mov	r6, r1
  40e69c:	e006      	b.n	40e6ac <_vfiprintf_r+0x95c>
  40e69e:	1c98      	adds	r0, r3, #2
  40e6a0:	f10c 0c08 	add.w	ip, ip, #8
  40e6a4:	460b      	mov	r3, r1
  40e6a6:	3d10      	subs	r5, #16
  40e6a8:	2d10      	cmp	r5, #16
  40e6aa:	dd0f      	ble.n	40e6cc <_vfiprintf_r+0x97c>
  40e6ac:	1c59      	adds	r1, r3, #1
  40e6ae:	3210      	adds	r2, #16
  40e6b0:	2907      	cmp	r1, #7
  40e6b2:	9215      	str	r2, [sp, #84]	; 0x54
  40e6b4:	e88c 0840 	stmia.w	ip, {r6, fp}
  40e6b8:	9114      	str	r1, [sp, #80]	; 0x50
  40e6ba:	ddf0      	ble.n	40e69e <_vfiprintf_r+0x94e>
  40e6bc:	b9ba      	cbnz	r2, 40e6ee <_vfiprintf_r+0x99e>
  40e6be:	3d10      	subs	r5, #16
  40e6c0:	2d10      	cmp	r5, #16
  40e6c2:	f04f 0001 	mov.w	r0, #1
  40e6c6:	4613      	mov	r3, r2
  40e6c8:	46cc      	mov	ip, r9
  40e6ca:	dcef      	bgt.n	40e6ac <_vfiprintf_r+0x95c>
  40e6cc:	4633      	mov	r3, r6
  40e6ce:	4666      	mov	r6, ip
  40e6d0:	46a4      	mov	ip, r4
  40e6d2:	462c      	mov	r4, r5
  40e6d4:	461d      	mov	r5, r3
  40e6d6:	4422      	add	r2, r4
  40e6d8:	2807      	cmp	r0, #7
  40e6da:	9215      	str	r2, [sp, #84]	; 0x54
  40e6dc:	6035      	str	r5, [r6, #0]
  40e6de:	6074      	str	r4, [r6, #4]
  40e6e0:	9014      	str	r0, [sp, #80]	; 0x50
  40e6e2:	f300 80af 	bgt.w	40e844 <_vfiprintf_r+0xaf4>
  40e6e6:	3608      	adds	r6, #8
  40e6e8:	1c41      	adds	r1, r0, #1
  40e6ea:	4603      	mov	r3, r0
  40e6ec:	e6c2      	b.n	40e474 <_vfiprintf_r+0x724>
  40e6ee:	9806      	ldr	r0, [sp, #24]
  40e6f0:	9902      	ldr	r1, [sp, #8]
  40e6f2:	aa13      	add	r2, sp, #76	; 0x4c
  40e6f4:	f7ff faf0 	bl	40dcd8 <__sprint_r.part.0>
  40e6f8:	2800      	cmp	r0, #0
  40e6fa:	f47f af7c 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e6fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e700:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e702:	1c58      	adds	r0, r3, #1
  40e704:	46cc      	mov	ip, r9
  40e706:	e7ce      	b.n	40e6a6 <_vfiprintf_r+0x956>
  40e708:	2a00      	cmp	r2, #0
  40e70a:	d179      	bne.n	40e800 <_vfiprintf_r+0xab0>
  40e70c:	4619      	mov	r1, r3
  40e70e:	464e      	mov	r6, r9
  40e710:	4613      	mov	r3, r2
  40e712:	e69c      	b.n	40e44e <_vfiprintf_r+0x6fe>
  40e714:	2a00      	cmp	r2, #0
  40e716:	f040 8084 	bne.w	40e822 <_vfiprintf_r+0xad2>
  40e71a:	2101      	movs	r1, #1
  40e71c:	4613      	mov	r3, r2
  40e71e:	464e      	mov	r6, r9
  40e720:	e6a4      	b.n	40e46c <_vfiprintf_r+0x71c>
  40e722:	464f      	mov	r7, r9
  40e724:	e448      	b.n	40dfb8 <_vfiprintf_r+0x268>
  40e726:	2d00      	cmp	r5, #0
  40e728:	bf08      	it	eq
  40e72a:	2c0a      	cmpeq	r4, #10
  40e72c:	d246      	bcs.n	40e7bc <_vfiprintf_r+0xa6c>
  40e72e:	3430      	adds	r4, #48	; 0x30
  40e730:	af30      	add	r7, sp, #192	; 0xc0
  40e732:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40e736:	ebc7 0309 	rsb	r3, r7, r9
  40e73a:	9305      	str	r3, [sp, #20]
  40e73c:	e43c      	b.n	40dfb8 <_vfiprintf_r+0x268>
  40e73e:	2302      	movs	r3, #2
  40e740:	e417      	b.n	40df72 <_vfiprintf_r+0x222>
  40e742:	2a00      	cmp	r2, #0
  40e744:	f040 80af 	bne.w	40e8a6 <_vfiprintf_r+0xb56>
  40e748:	4613      	mov	r3, r2
  40e74a:	2101      	movs	r1, #1
  40e74c:	464e      	mov	r6, r9
  40e74e:	e66d      	b.n	40e42c <_vfiprintf_r+0x6dc>
  40e750:	4644      	mov	r4, r8
  40e752:	f7ff bb58 	b.w	40de06 <_vfiprintf_r+0xb6>
  40e756:	9806      	ldr	r0, [sp, #24]
  40e758:	9902      	ldr	r1, [sp, #8]
  40e75a:	aa13      	add	r2, sp, #76	; 0x4c
  40e75c:	f7ff fabc 	bl	40dcd8 <__sprint_r.part.0>
  40e760:	2800      	cmp	r0, #0
  40e762:	f47f af48 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e766:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e768:	464e      	mov	r6, r9
  40e76a:	e6c6      	b.n	40e4fa <_vfiprintf_r+0x7aa>
  40e76c:	9d08      	ldr	r5, [sp, #32]
  40e76e:	682c      	ldr	r4, [r5, #0]
  40e770:	3504      	adds	r5, #4
  40e772:	9508      	str	r5, [sp, #32]
  40e774:	2500      	movs	r5, #0
  40e776:	f7ff bbfc 	b.w	40df72 <_vfiprintf_r+0x222>
  40e77a:	9d08      	ldr	r5, [sp, #32]
  40e77c:	2301      	movs	r3, #1
  40e77e:	682c      	ldr	r4, [r5, #0]
  40e780:	3504      	adds	r5, #4
  40e782:	9508      	str	r5, [sp, #32]
  40e784:	2500      	movs	r5, #0
  40e786:	f7ff bbf4 	b.w	40df72 <_vfiprintf_r+0x222>
  40e78a:	9d08      	ldr	r5, [sp, #32]
  40e78c:	682c      	ldr	r4, [r5, #0]
  40e78e:	3504      	adds	r5, #4
  40e790:	9508      	str	r5, [sp, #32]
  40e792:	2500      	movs	r5, #0
  40e794:	e525      	b.n	40e1e2 <_vfiprintf_r+0x492>
  40e796:	9d08      	ldr	r5, [sp, #32]
  40e798:	682c      	ldr	r4, [r5, #0]
  40e79a:	3504      	adds	r5, #4
  40e79c:	9508      	str	r5, [sp, #32]
  40e79e:	17e5      	asrs	r5, r4, #31
  40e7a0:	4622      	mov	r2, r4
  40e7a2:	462b      	mov	r3, r5
  40e7a4:	e48e      	b.n	40e0c4 <_vfiprintf_r+0x374>
  40e7a6:	9806      	ldr	r0, [sp, #24]
  40e7a8:	9902      	ldr	r1, [sp, #8]
  40e7aa:	aa13      	add	r2, sp, #76	; 0x4c
  40e7ac:	f7ff fa94 	bl	40dcd8 <__sprint_r.part.0>
  40e7b0:	2800      	cmp	r0, #0
  40e7b2:	f47f af20 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e7b6:	464e      	mov	r6, r9
  40e7b8:	f7ff bb9a 	b.w	40def0 <_vfiprintf_r+0x1a0>
  40e7bc:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40e7c0:	9603      	str	r6, [sp, #12]
  40e7c2:	465e      	mov	r6, fp
  40e7c4:	46e3      	mov	fp, ip
  40e7c6:	4620      	mov	r0, r4
  40e7c8:	4629      	mov	r1, r5
  40e7ca:	220a      	movs	r2, #10
  40e7cc:	2300      	movs	r3, #0
  40e7ce:	f003 fe95 	bl	4124fc <__aeabi_uldivmod>
  40e7d2:	3230      	adds	r2, #48	; 0x30
  40e7d4:	7032      	strb	r2, [r6, #0]
  40e7d6:	4620      	mov	r0, r4
  40e7d8:	4629      	mov	r1, r5
  40e7da:	220a      	movs	r2, #10
  40e7dc:	2300      	movs	r3, #0
  40e7de:	f003 fe8d 	bl	4124fc <__aeabi_uldivmod>
  40e7e2:	4604      	mov	r4, r0
  40e7e4:	460d      	mov	r5, r1
  40e7e6:	ea54 0005 	orrs.w	r0, r4, r5
  40e7ea:	4637      	mov	r7, r6
  40e7ec:	f106 36ff 	add.w	r6, r6, #4294967295
  40e7f0:	d1e9      	bne.n	40e7c6 <_vfiprintf_r+0xa76>
  40e7f2:	ebc7 0309 	rsb	r3, r7, r9
  40e7f6:	46dc      	mov	ip, fp
  40e7f8:	9e03      	ldr	r6, [sp, #12]
  40e7fa:	9305      	str	r3, [sp, #20]
  40e7fc:	f7ff bbdc 	b.w	40dfb8 <_vfiprintf_r+0x268>
  40e800:	9806      	ldr	r0, [sp, #24]
  40e802:	9902      	ldr	r1, [sp, #8]
  40e804:	aa13      	add	r2, sp, #76	; 0x4c
  40e806:	f8cd c004 	str.w	ip, [sp, #4]
  40e80a:	f7ff fa65 	bl	40dcd8 <__sprint_r.part.0>
  40e80e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e812:	2800      	cmp	r0, #0
  40e814:	f47f aeef 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e818:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e81a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e81c:	1c59      	adds	r1, r3, #1
  40e81e:	464e      	mov	r6, r9
  40e820:	e615      	b.n	40e44e <_vfiprintf_r+0x6fe>
  40e822:	9806      	ldr	r0, [sp, #24]
  40e824:	9902      	ldr	r1, [sp, #8]
  40e826:	aa13      	add	r2, sp, #76	; 0x4c
  40e828:	f8cd c004 	str.w	ip, [sp, #4]
  40e82c:	f7ff fa54 	bl	40dcd8 <__sprint_r.part.0>
  40e830:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e834:	2800      	cmp	r0, #0
  40e836:	f47f aede 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e83a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e83c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e83e:	1c59      	adds	r1, r3, #1
  40e840:	464e      	mov	r6, r9
  40e842:	e613      	b.n	40e46c <_vfiprintf_r+0x71c>
  40e844:	2a00      	cmp	r2, #0
  40e846:	d156      	bne.n	40e8f6 <_vfiprintf_r+0xba6>
  40e848:	2101      	movs	r1, #1
  40e84a:	4613      	mov	r3, r2
  40e84c:	464e      	mov	r6, r9
  40e84e:	e611      	b.n	40e474 <_vfiprintf_r+0x724>
  40e850:	9806      	ldr	r0, [sp, #24]
  40e852:	9902      	ldr	r1, [sp, #8]
  40e854:	aa13      	add	r2, sp, #76	; 0x4c
  40e856:	f7ff fa3f 	bl	40dcd8 <__sprint_r.part.0>
  40e85a:	2800      	cmp	r0, #0
  40e85c:	f47f aecb 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e860:	9914      	ldr	r1, [sp, #80]	; 0x50
  40e862:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e864:	3101      	adds	r1, #1
  40e866:	464e      	mov	r6, r9
  40e868:	e639      	b.n	40e4de <_vfiprintf_r+0x78e>
  40e86a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40e86e:	4264      	negs	r4, r4
  40e870:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40e874:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40e878:	f8cd b01c 	str.w	fp, [sp, #28]
  40e87c:	f8cd c014 	str.w	ip, [sp, #20]
  40e880:	2301      	movs	r3, #1
  40e882:	f7ff bb7e 	b.w	40df82 <_vfiprintf_r+0x232>
  40e886:	f01a 0f10 	tst.w	sl, #16
  40e88a:	d11d      	bne.n	40e8c8 <_vfiprintf_r+0xb78>
  40e88c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40e890:	d058      	beq.n	40e944 <_vfiprintf_r+0xbf4>
  40e892:	9d08      	ldr	r5, [sp, #32]
  40e894:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e898:	682b      	ldr	r3, [r5, #0]
  40e89a:	3504      	adds	r5, #4
  40e89c:	9508      	str	r5, [sp, #32]
  40e89e:	f8a3 b000 	strh.w	fp, [r3]
  40e8a2:	f7ff ba88 	b.w	40ddb6 <_vfiprintf_r+0x66>
  40e8a6:	9806      	ldr	r0, [sp, #24]
  40e8a8:	9902      	ldr	r1, [sp, #8]
  40e8aa:	aa13      	add	r2, sp, #76	; 0x4c
  40e8ac:	f8cd c004 	str.w	ip, [sp, #4]
  40e8b0:	f7ff fa12 	bl	40dcd8 <__sprint_r.part.0>
  40e8b4:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e8b8:	2800      	cmp	r0, #0
  40e8ba:	f47f ae9c 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e8be:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e8c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e8c2:	1c59      	adds	r1, r3, #1
  40e8c4:	464e      	mov	r6, r9
  40e8c6:	e5b1      	b.n	40e42c <_vfiprintf_r+0x6dc>
  40e8c8:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e8cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e8ce:	f8db 3000 	ldr.w	r3, [fp]
  40e8d2:	f10b 0b04 	add.w	fp, fp, #4
  40e8d6:	f8cd b020 	str.w	fp, [sp, #32]
  40e8da:	601c      	str	r4, [r3, #0]
  40e8dc:	f7ff ba6b 	b.w	40ddb6 <_vfiprintf_r+0x66>
  40e8e0:	9408      	str	r4, [sp, #32]
  40e8e2:	f7fc fe23 	bl	40b52c <strlen>
  40e8e6:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40e8ea:	9005      	str	r0, [sp, #20]
  40e8ec:	9407      	str	r4, [sp, #28]
  40e8ee:	f04f 0c00 	mov.w	ip, #0
  40e8f2:	f7ff bb61 	b.w	40dfb8 <_vfiprintf_r+0x268>
  40e8f6:	9806      	ldr	r0, [sp, #24]
  40e8f8:	9902      	ldr	r1, [sp, #8]
  40e8fa:	aa13      	add	r2, sp, #76	; 0x4c
  40e8fc:	f8cd c004 	str.w	ip, [sp, #4]
  40e900:	f7ff f9ea 	bl	40dcd8 <__sprint_r.part.0>
  40e904:	f8dd c004 	ldr.w	ip, [sp, #4]
  40e908:	2800      	cmp	r0, #0
  40e90a:	f47f ae74 	bne.w	40e5f6 <_vfiprintf_r+0x8a6>
  40e90e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e910:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e912:	1c59      	adds	r1, r3, #1
  40e914:	464e      	mov	r6, r9
  40e916:	e5ad      	b.n	40e474 <_vfiprintf_r+0x724>
  40e918:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40e91a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40e91c:	3301      	adds	r3, #1
  40e91e:	4d02      	ldr	r5, [pc, #8]	; (40e928 <_vfiprintf_r+0xbd8>)
  40e920:	f7ff bb9a 	b.w	40e058 <_vfiprintf_r+0x308>
  40e924:	00413b84 	.word	0x00413b84
  40e928:	00413b94 	.word	0x00413b94
  40e92c:	f1bc 0f06 	cmp.w	ip, #6
  40e930:	bf34      	ite	cc
  40e932:	4663      	movcc	r3, ip
  40e934:	2306      	movcs	r3, #6
  40e936:	9408      	str	r4, [sp, #32]
  40e938:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40e93c:	9305      	str	r3, [sp, #20]
  40e93e:	9403      	str	r4, [sp, #12]
  40e940:	4f16      	ldr	r7, [pc, #88]	; (40e99c <_vfiprintf_r+0xc4c>)
  40e942:	e472      	b.n	40e22a <_vfiprintf_r+0x4da>
  40e944:	9c08      	ldr	r4, [sp, #32]
  40e946:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e948:	6823      	ldr	r3, [r4, #0]
  40e94a:	3404      	adds	r4, #4
  40e94c:	9408      	str	r4, [sp, #32]
  40e94e:	601d      	str	r5, [r3, #0]
  40e950:	f7ff ba31 	b.w	40ddb6 <_vfiprintf_r+0x66>
  40e954:	9814      	ldr	r0, [sp, #80]	; 0x50
  40e956:	4d12      	ldr	r5, [pc, #72]	; (40e9a0 <_vfiprintf_r+0xc50>)
  40e958:	3001      	adds	r0, #1
  40e95a:	e5fc      	b.n	40e556 <_vfiprintf_r+0x806>
  40e95c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40e960:	f8cd c014 	str.w	ip, [sp, #20]
  40e964:	9507      	str	r5, [sp, #28]
  40e966:	9408      	str	r4, [sp, #32]
  40e968:	4684      	mov	ip, r0
  40e96a:	f7ff bb25 	b.w	40dfb8 <_vfiprintf_r+0x268>
  40e96e:	4608      	mov	r0, r1
  40e970:	e6b1      	b.n	40e6d6 <_vfiprintf_r+0x986>
  40e972:	46a0      	mov	r8, r4
  40e974:	2500      	movs	r5, #0
  40e976:	f7ff ba5a 	b.w	40de2e <_vfiprintf_r+0xde>
  40e97a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e97e:	f898 3001 	ldrb.w	r3, [r8, #1]
  40e982:	f8db 5000 	ldr.w	r5, [fp]
  40e986:	f10b 0204 	add.w	r2, fp, #4
  40e98a:	2d00      	cmp	r5, #0
  40e98c:	9208      	str	r2, [sp, #32]
  40e98e:	46a0      	mov	r8, r4
  40e990:	f6bf aa4b 	bge.w	40de2a <_vfiprintf_r+0xda>
  40e994:	f04f 35ff 	mov.w	r5, #4294967295
  40e998:	f7ff ba47 	b.w	40de2a <_vfiprintf_r+0xda>
  40e99c:	00413b68 	.word	0x00413b68
  40e9a0:	00413b94 	.word	0x00413b94

0040e9a4 <__sbprintf>:
  40e9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e9a8:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40e9aa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40e9ae:	4688      	mov	r8, r1
  40e9b0:	9719      	str	r7, [sp, #100]	; 0x64
  40e9b2:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40e9b6:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40e9ba:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40e9be:	9707      	str	r7, [sp, #28]
  40e9c0:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40e9c4:	ac1a      	add	r4, sp, #104	; 0x68
  40e9c6:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40e9ca:	f02a 0a02 	bic.w	sl, sl, #2
  40e9ce:	2600      	movs	r6, #0
  40e9d0:	4669      	mov	r1, sp
  40e9d2:	9400      	str	r4, [sp, #0]
  40e9d4:	9404      	str	r4, [sp, #16]
  40e9d6:	9502      	str	r5, [sp, #8]
  40e9d8:	9505      	str	r5, [sp, #20]
  40e9da:	f8ad a00c 	strh.w	sl, [sp, #12]
  40e9de:	f8ad 900e 	strh.w	r9, [sp, #14]
  40e9e2:	9709      	str	r7, [sp, #36]	; 0x24
  40e9e4:	9606      	str	r6, [sp, #24]
  40e9e6:	4605      	mov	r5, r0
  40e9e8:	f7ff f9b2 	bl	40dd50 <_vfiprintf_r>
  40e9ec:	1e04      	subs	r4, r0, #0
  40e9ee:	db07      	blt.n	40ea00 <__sbprintf+0x5c>
  40e9f0:	4628      	mov	r0, r5
  40e9f2:	4669      	mov	r1, sp
  40e9f4:	f001 f908 	bl	40fc08 <_fflush_r>
  40e9f8:	42b0      	cmp	r0, r6
  40e9fa:	bf18      	it	ne
  40e9fc:	f04f 34ff 	movne.w	r4, #4294967295
  40ea00:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40ea04:	065b      	lsls	r3, r3, #25
  40ea06:	d505      	bpl.n	40ea14 <__sbprintf+0x70>
  40ea08:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40ea0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ea10:	f8a8 300c 	strh.w	r3, [r8, #12]
  40ea14:	4620      	mov	r0, r4
  40ea16:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40ea1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ea1e:	bf00      	nop

0040ea20 <_vsprintf_r>:
  40ea20:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ea22:	b09b      	sub	sp, #108	; 0x6c
  40ea24:	460d      	mov	r5, r1
  40ea26:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40ea2a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40ea2e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40ea32:	4669      	mov	r1, sp
  40ea34:	9500      	str	r5, [sp, #0]
  40ea36:	9504      	str	r5, [sp, #16]
  40ea38:	f8ad 700c 	strh.w	r7, [sp, #12]
  40ea3c:	9402      	str	r4, [sp, #8]
  40ea3e:	9405      	str	r4, [sp, #20]
  40ea40:	f8ad 600e 	strh.w	r6, [sp, #14]
  40ea44:	f7fd fed8 	bl	40c7f8 <_svfprintf_r>
  40ea48:	9b00      	ldr	r3, [sp, #0]
  40ea4a:	2200      	movs	r2, #0
  40ea4c:	701a      	strb	r2, [r3, #0]
  40ea4e:	b01b      	add	sp, #108	; 0x6c
  40ea50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ea52:	bf00      	nop

0040ea54 <vsprintf>:
  40ea54:	b430      	push	{r4, r5}
  40ea56:	4c04      	ldr	r4, [pc, #16]	; (40ea68 <vsprintf+0x14>)
  40ea58:	460d      	mov	r5, r1
  40ea5a:	4613      	mov	r3, r2
  40ea5c:	4601      	mov	r1, r0
  40ea5e:	462a      	mov	r2, r5
  40ea60:	6820      	ldr	r0, [r4, #0]
  40ea62:	bc30      	pop	{r4, r5}
  40ea64:	f7ff bfdc 	b.w	40ea20 <_vsprintf_r>
  40ea68:	20000580 	.word	0x20000580

0040ea6c <__swsetup_r>:
  40ea6c:	4b2f      	ldr	r3, [pc, #188]	; (40eb2c <__swsetup_r+0xc0>)
  40ea6e:	b570      	push	{r4, r5, r6, lr}
  40ea70:	4606      	mov	r6, r0
  40ea72:	6818      	ldr	r0, [r3, #0]
  40ea74:	460c      	mov	r4, r1
  40ea76:	b110      	cbz	r0, 40ea7e <__swsetup_r+0x12>
  40ea78:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40ea7a:	2a00      	cmp	r2, #0
  40ea7c:	d036      	beq.n	40eaec <__swsetup_r+0x80>
  40ea7e:	89a5      	ldrh	r5, [r4, #12]
  40ea80:	b2ab      	uxth	r3, r5
  40ea82:	0719      	lsls	r1, r3, #28
  40ea84:	d50c      	bpl.n	40eaa0 <__swsetup_r+0x34>
  40ea86:	6922      	ldr	r2, [r4, #16]
  40ea88:	b1aa      	cbz	r2, 40eab6 <__swsetup_r+0x4a>
  40ea8a:	f013 0101 	ands.w	r1, r3, #1
  40ea8e:	d01e      	beq.n	40eace <__swsetup_r+0x62>
  40ea90:	6963      	ldr	r3, [r4, #20]
  40ea92:	2100      	movs	r1, #0
  40ea94:	425b      	negs	r3, r3
  40ea96:	61a3      	str	r3, [r4, #24]
  40ea98:	60a1      	str	r1, [r4, #8]
  40ea9a:	b1f2      	cbz	r2, 40eada <__swsetup_r+0x6e>
  40ea9c:	2000      	movs	r0, #0
  40ea9e:	bd70      	pop	{r4, r5, r6, pc}
  40eaa0:	06da      	lsls	r2, r3, #27
  40eaa2:	d53a      	bpl.n	40eb1a <__swsetup_r+0xae>
  40eaa4:	075b      	lsls	r3, r3, #29
  40eaa6:	d424      	bmi.n	40eaf2 <__swsetup_r+0x86>
  40eaa8:	6922      	ldr	r2, [r4, #16]
  40eaaa:	f045 0308 	orr.w	r3, r5, #8
  40eaae:	81a3      	strh	r3, [r4, #12]
  40eab0:	b29b      	uxth	r3, r3
  40eab2:	2a00      	cmp	r2, #0
  40eab4:	d1e9      	bne.n	40ea8a <__swsetup_r+0x1e>
  40eab6:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40eaba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40eabe:	d0e4      	beq.n	40ea8a <__swsetup_r+0x1e>
  40eac0:	4630      	mov	r0, r6
  40eac2:	4621      	mov	r1, r4
  40eac4:	f002 f83a 	bl	410b3c <__smakebuf_r>
  40eac8:	89a3      	ldrh	r3, [r4, #12]
  40eaca:	6922      	ldr	r2, [r4, #16]
  40eacc:	e7dd      	b.n	40ea8a <__swsetup_r+0x1e>
  40eace:	0798      	lsls	r0, r3, #30
  40ead0:	bf58      	it	pl
  40ead2:	6961      	ldrpl	r1, [r4, #20]
  40ead4:	60a1      	str	r1, [r4, #8]
  40ead6:	2a00      	cmp	r2, #0
  40ead8:	d1e0      	bne.n	40ea9c <__swsetup_r+0x30>
  40eada:	89a3      	ldrh	r3, [r4, #12]
  40eadc:	061a      	lsls	r2, r3, #24
  40eade:	d5dd      	bpl.n	40ea9c <__swsetup_r+0x30>
  40eae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40eae4:	81a3      	strh	r3, [r4, #12]
  40eae6:	f04f 30ff 	mov.w	r0, #4294967295
  40eaea:	bd70      	pop	{r4, r5, r6, pc}
  40eaec:	f001 f8a8 	bl	40fc40 <__sinit>
  40eaf0:	e7c5      	b.n	40ea7e <__swsetup_r+0x12>
  40eaf2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40eaf4:	b149      	cbz	r1, 40eb0a <__swsetup_r+0x9e>
  40eaf6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40eafa:	4299      	cmp	r1, r3
  40eafc:	d003      	beq.n	40eb06 <__swsetup_r+0x9a>
  40eafe:	4630      	mov	r0, r6
  40eb00:	f001 f9e2 	bl	40fec8 <_free_r>
  40eb04:	89a5      	ldrh	r5, [r4, #12]
  40eb06:	2300      	movs	r3, #0
  40eb08:	6323      	str	r3, [r4, #48]	; 0x30
  40eb0a:	6922      	ldr	r2, [r4, #16]
  40eb0c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40eb10:	2100      	movs	r1, #0
  40eb12:	b2ad      	uxth	r5, r5
  40eb14:	6022      	str	r2, [r4, #0]
  40eb16:	6061      	str	r1, [r4, #4]
  40eb18:	e7c7      	b.n	40eaaa <__swsetup_r+0x3e>
  40eb1a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40eb1e:	2309      	movs	r3, #9
  40eb20:	6033      	str	r3, [r6, #0]
  40eb22:	f04f 30ff 	mov.w	r0, #4294967295
  40eb26:	81a5      	strh	r5, [r4, #12]
  40eb28:	bd70      	pop	{r4, r5, r6, pc}
  40eb2a:	bf00      	nop
  40eb2c:	20000580 	.word	0x20000580

0040eb30 <register_fini>:
  40eb30:	4b02      	ldr	r3, [pc, #8]	; (40eb3c <register_fini+0xc>)
  40eb32:	b113      	cbz	r3, 40eb3a <register_fini+0xa>
  40eb34:	4802      	ldr	r0, [pc, #8]	; (40eb40 <register_fini+0x10>)
  40eb36:	f000 b805 	b.w	40eb44 <atexit>
  40eb3a:	4770      	bx	lr
  40eb3c:	00000000 	.word	0x00000000
  40eb40:	0040fd3d 	.word	0x0040fd3d

0040eb44 <atexit>:
  40eb44:	4601      	mov	r1, r0
  40eb46:	2000      	movs	r0, #0
  40eb48:	4602      	mov	r2, r0
  40eb4a:	4603      	mov	r3, r0
  40eb4c:	f003 bb8a 	b.w	412264 <__register_exitproc>

0040eb50 <quorem>:
  40eb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40eb54:	6903      	ldr	r3, [r0, #16]
  40eb56:	690d      	ldr	r5, [r1, #16]
  40eb58:	b083      	sub	sp, #12
  40eb5a:	429d      	cmp	r5, r3
  40eb5c:	4683      	mov	fp, r0
  40eb5e:	f300 808c 	bgt.w	40ec7a <quorem+0x12a>
  40eb62:	3d01      	subs	r5, #1
  40eb64:	f101 0414 	add.w	r4, r1, #20
  40eb68:	f100 0a14 	add.w	sl, r0, #20
  40eb6c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40eb70:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40eb74:	3201      	adds	r2, #1
  40eb76:	fbb3 f8f2 	udiv	r8, r3, r2
  40eb7a:	00aa      	lsls	r2, r5, #2
  40eb7c:	4691      	mov	r9, r2
  40eb7e:	9200      	str	r2, [sp, #0]
  40eb80:	4452      	add	r2, sl
  40eb82:	44a1      	add	r9, r4
  40eb84:	9201      	str	r2, [sp, #4]
  40eb86:	f1b8 0f00 	cmp.w	r8, #0
  40eb8a:	d03e      	beq.n	40ec0a <quorem+0xba>
  40eb8c:	2600      	movs	r6, #0
  40eb8e:	4630      	mov	r0, r6
  40eb90:	4622      	mov	r2, r4
  40eb92:	4653      	mov	r3, sl
  40eb94:	468c      	mov	ip, r1
  40eb96:	f852 7b04 	ldr.w	r7, [r2], #4
  40eb9a:	6819      	ldr	r1, [r3, #0]
  40eb9c:	fa1f fe87 	uxth.w	lr, r7
  40eba0:	0c3f      	lsrs	r7, r7, #16
  40eba2:	fb0e 6e08 	mla	lr, lr, r8, r6
  40eba6:	fb07 f608 	mul.w	r6, r7, r8
  40ebaa:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40ebae:	fa1f fe8e 	uxth.w	lr, lr
  40ebb2:	ebce 0e00 	rsb	lr, lr, r0
  40ebb6:	b28f      	uxth	r7, r1
  40ebb8:	b2b0      	uxth	r0, r6
  40ebba:	4477      	add	r7, lr
  40ebbc:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40ebc0:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40ebc4:	b2bf      	uxth	r7, r7
  40ebc6:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40ebca:	4591      	cmp	r9, r2
  40ebcc:	f843 7b04 	str.w	r7, [r3], #4
  40ebd0:	ea4f 4020 	mov.w	r0, r0, asr #16
  40ebd4:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40ebd8:	d2dd      	bcs.n	40eb96 <quorem+0x46>
  40ebda:	9a00      	ldr	r2, [sp, #0]
  40ebdc:	4661      	mov	r1, ip
  40ebde:	f85a 3002 	ldr.w	r3, [sl, r2]
  40ebe2:	b993      	cbnz	r3, 40ec0a <quorem+0xba>
  40ebe4:	9a01      	ldr	r2, [sp, #4]
  40ebe6:	1f13      	subs	r3, r2, #4
  40ebe8:	459a      	cmp	sl, r3
  40ebea:	d20c      	bcs.n	40ec06 <quorem+0xb6>
  40ebec:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40ebf0:	b94b      	cbnz	r3, 40ec06 <quorem+0xb6>
  40ebf2:	f1a2 0308 	sub.w	r3, r2, #8
  40ebf6:	e002      	b.n	40ebfe <quorem+0xae>
  40ebf8:	681a      	ldr	r2, [r3, #0]
  40ebfa:	3b04      	subs	r3, #4
  40ebfc:	b91a      	cbnz	r2, 40ec06 <quorem+0xb6>
  40ebfe:	459a      	cmp	sl, r3
  40ec00:	f105 35ff 	add.w	r5, r5, #4294967295
  40ec04:	d3f8      	bcc.n	40ebf8 <quorem+0xa8>
  40ec06:	f8cb 5010 	str.w	r5, [fp, #16]
  40ec0a:	4658      	mov	r0, fp
  40ec0c:	f002 fdc6 	bl	41179c <__mcmp>
  40ec10:	2800      	cmp	r0, #0
  40ec12:	db2e      	blt.n	40ec72 <quorem+0x122>
  40ec14:	f108 0801 	add.w	r8, r8, #1
  40ec18:	4653      	mov	r3, sl
  40ec1a:	2200      	movs	r2, #0
  40ec1c:	f854 6b04 	ldr.w	r6, [r4], #4
  40ec20:	6818      	ldr	r0, [r3, #0]
  40ec22:	b2b1      	uxth	r1, r6
  40ec24:	1a51      	subs	r1, r2, r1
  40ec26:	b287      	uxth	r7, r0
  40ec28:	0c36      	lsrs	r6, r6, #16
  40ec2a:	4439      	add	r1, r7
  40ec2c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40ec30:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40ec34:	b289      	uxth	r1, r1
  40ec36:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40ec3a:	45a1      	cmp	r9, r4
  40ec3c:	f843 1b04 	str.w	r1, [r3], #4
  40ec40:	ea4f 4222 	mov.w	r2, r2, asr #16
  40ec44:	d2ea      	bcs.n	40ec1c <quorem+0xcc>
  40ec46:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40ec4a:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40ec4e:	b982      	cbnz	r2, 40ec72 <quorem+0x122>
  40ec50:	1f1a      	subs	r2, r3, #4
  40ec52:	4592      	cmp	sl, r2
  40ec54:	d20b      	bcs.n	40ec6e <quorem+0x11e>
  40ec56:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40ec5a:	b942      	cbnz	r2, 40ec6e <quorem+0x11e>
  40ec5c:	3b08      	subs	r3, #8
  40ec5e:	e002      	b.n	40ec66 <quorem+0x116>
  40ec60:	681a      	ldr	r2, [r3, #0]
  40ec62:	3b04      	subs	r3, #4
  40ec64:	b91a      	cbnz	r2, 40ec6e <quorem+0x11e>
  40ec66:	459a      	cmp	sl, r3
  40ec68:	f105 35ff 	add.w	r5, r5, #4294967295
  40ec6c:	d3f8      	bcc.n	40ec60 <quorem+0x110>
  40ec6e:	f8cb 5010 	str.w	r5, [fp, #16]
  40ec72:	4640      	mov	r0, r8
  40ec74:	b003      	add	sp, #12
  40ec76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ec7a:	2000      	movs	r0, #0
  40ec7c:	b003      	add	sp, #12
  40ec7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ec82:	bf00      	nop
  40ec84:	0000      	movs	r0, r0
	...

0040ec88 <_dtoa_r>:
  40ec88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ec8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40ec8e:	b09b      	sub	sp, #108	; 0x6c
  40ec90:	4604      	mov	r4, r0
  40ec92:	4692      	mov	sl, r2
  40ec94:	469b      	mov	fp, r3
  40ec96:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40ec98:	b141      	cbz	r1, 40ecac <_dtoa_r+0x24>
  40ec9a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40ec9c:	2201      	movs	r2, #1
  40ec9e:	409a      	lsls	r2, r3
  40eca0:	604b      	str	r3, [r1, #4]
  40eca2:	608a      	str	r2, [r1, #8]
  40eca4:	f002 fb38 	bl	411318 <_Bfree>
  40eca8:	2300      	movs	r3, #0
  40ecaa:	6423      	str	r3, [r4, #64]	; 0x40
  40ecac:	f1bb 0f00 	cmp.w	fp, #0
  40ecb0:	46d9      	mov	r9, fp
  40ecb2:	db33      	blt.n	40ed1c <_dtoa_r+0x94>
  40ecb4:	2300      	movs	r3, #0
  40ecb6:	602b      	str	r3, [r5, #0]
  40ecb8:	4ba5      	ldr	r3, [pc, #660]	; (40ef50 <_dtoa_r+0x2c8>)
  40ecba:	461a      	mov	r2, r3
  40ecbc:	ea09 0303 	and.w	r3, r9, r3
  40ecc0:	4293      	cmp	r3, r2
  40ecc2:	d014      	beq.n	40ecee <_dtoa_r+0x66>
  40ecc4:	4650      	mov	r0, sl
  40ecc6:	4659      	mov	r1, fp
  40ecc8:	2200      	movs	r2, #0
  40ecca:	2300      	movs	r3, #0
  40eccc:	f7fb fd12 	bl	40a6f4 <__aeabi_dcmpeq>
  40ecd0:	4680      	mov	r8, r0
  40ecd2:	b348      	cbz	r0, 40ed28 <_dtoa_r+0xa0>
  40ecd4:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40ecd6:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ecd8:	2301      	movs	r3, #1
  40ecda:	6033      	str	r3, [r6, #0]
  40ecdc:	2d00      	cmp	r5, #0
  40ecde:	f000 80ca 	beq.w	40ee76 <_dtoa_r+0x1ee>
  40ece2:	489c      	ldr	r0, [pc, #624]	; (40ef54 <_dtoa_r+0x2cc>)
  40ece4:	6028      	str	r0, [r5, #0]
  40ece6:	3801      	subs	r0, #1
  40ece8:	b01b      	add	sp, #108	; 0x6c
  40ecea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ecee:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ecf0:	f242 730f 	movw	r3, #9999	; 0x270f
  40ecf4:	602b      	str	r3, [r5, #0]
  40ecf6:	f1ba 0f00 	cmp.w	sl, #0
  40ecfa:	f000 80a5 	beq.w	40ee48 <_dtoa_r+0x1c0>
  40ecfe:	4896      	ldr	r0, [pc, #600]	; (40ef58 <_dtoa_r+0x2d0>)
  40ed00:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ed02:	2e00      	cmp	r6, #0
  40ed04:	d0f0      	beq.n	40ece8 <_dtoa_r+0x60>
  40ed06:	78c3      	ldrb	r3, [r0, #3]
  40ed08:	2b00      	cmp	r3, #0
  40ed0a:	f000 80b6 	beq.w	40ee7a <_dtoa_r+0x1f2>
  40ed0e:	f100 0308 	add.w	r3, r0, #8
  40ed12:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ed14:	602b      	str	r3, [r5, #0]
  40ed16:	b01b      	add	sp, #108	; 0x6c
  40ed18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ed1c:	2301      	movs	r3, #1
  40ed1e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40ed22:	602b      	str	r3, [r5, #0]
  40ed24:	46cb      	mov	fp, r9
  40ed26:	e7c7      	b.n	40ecb8 <_dtoa_r+0x30>
  40ed28:	aa19      	add	r2, sp, #100	; 0x64
  40ed2a:	ab18      	add	r3, sp, #96	; 0x60
  40ed2c:	e88d 000c 	stmia.w	sp, {r2, r3}
  40ed30:	4620      	mov	r0, r4
  40ed32:	4652      	mov	r2, sl
  40ed34:	465b      	mov	r3, fp
  40ed36:	f002 fe3d 	bl	4119b4 <__d2b>
  40ed3a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40ed3e:	900a      	str	r0, [sp, #40]	; 0x28
  40ed40:	f040 808b 	bne.w	40ee5a <_dtoa_r+0x1d2>
  40ed44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40ed46:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40ed48:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40ed4c:	443d      	add	r5, r7
  40ed4e:	429d      	cmp	r5, r3
  40ed50:	f2c0 8295 	blt.w	40f27e <_dtoa_r+0x5f6>
  40ed54:	331f      	adds	r3, #31
  40ed56:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40ed5a:	1b5b      	subs	r3, r3, r5
  40ed5c:	fa09 f303 	lsl.w	r3, r9, r3
  40ed60:	fa2a f202 	lsr.w	r2, sl, r2
  40ed64:	ea43 0002 	orr.w	r0, r3, r2
  40ed68:	f7fb f9e6 	bl	40a138 <__aeabi_ui2d>
  40ed6c:	2601      	movs	r6, #1
  40ed6e:	3d01      	subs	r5, #1
  40ed70:	46b8      	mov	r8, r7
  40ed72:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40ed76:	9616      	str	r6, [sp, #88]	; 0x58
  40ed78:	2200      	movs	r2, #0
  40ed7a:	4b78      	ldr	r3, [pc, #480]	; (40ef5c <_dtoa_r+0x2d4>)
  40ed7c:	f7fb f89e 	bl	409ebc <__aeabi_dsub>
  40ed80:	a36d      	add	r3, pc, #436	; (adr r3, 40ef38 <_dtoa_r+0x2b0>)
  40ed82:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ed86:	f7fb fa4d 	bl	40a224 <__aeabi_dmul>
  40ed8a:	a36d      	add	r3, pc, #436	; (adr r3, 40ef40 <_dtoa_r+0x2b8>)
  40ed8c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ed90:	f7fb f896 	bl	409ec0 <__adddf3>
  40ed94:	4606      	mov	r6, r0
  40ed96:	4628      	mov	r0, r5
  40ed98:	460f      	mov	r7, r1
  40ed9a:	f7fb f9dd 	bl	40a158 <__aeabi_i2d>
  40ed9e:	a36a      	add	r3, pc, #424	; (adr r3, 40ef48 <_dtoa_r+0x2c0>)
  40eda0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40eda4:	f7fb fa3e 	bl	40a224 <__aeabi_dmul>
  40eda8:	4602      	mov	r2, r0
  40edaa:	460b      	mov	r3, r1
  40edac:	4630      	mov	r0, r6
  40edae:	4639      	mov	r1, r7
  40edb0:	f7fb f886 	bl	409ec0 <__adddf3>
  40edb4:	4606      	mov	r6, r0
  40edb6:	460f      	mov	r7, r1
  40edb8:	f7fb fcce 	bl	40a758 <__aeabi_d2iz>
  40edbc:	4639      	mov	r1, r7
  40edbe:	9007      	str	r0, [sp, #28]
  40edc0:	2200      	movs	r2, #0
  40edc2:	4630      	mov	r0, r6
  40edc4:	2300      	movs	r3, #0
  40edc6:	f7fb fc9f 	bl	40a708 <__aeabi_dcmplt>
  40edca:	2800      	cmp	r0, #0
  40edcc:	f040 8229 	bne.w	40f222 <_dtoa_r+0x59a>
  40edd0:	9e07      	ldr	r6, [sp, #28]
  40edd2:	2e16      	cmp	r6, #22
  40edd4:	f200 8222 	bhi.w	40f21c <_dtoa_r+0x594>
  40edd8:	4961      	ldr	r1, [pc, #388]	; (40ef60 <_dtoa_r+0x2d8>)
  40edda:	4652      	mov	r2, sl
  40eddc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40ede0:	465b      	mov	r3, fp
  40ede2:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ede6:	f7fb fcad 	bl	40a744 <__aeabi_dcmpgt>
  40edea:	2800      	cmp	r0, #0
  40edec:	f000 824c 	beq.w	40f288 <_dtoa_r+0x600>
  40edf0:	3e01      	subs	r6, #1
  40edf2:	9607      	str	r6, [sp, #28]
  40edf4:	2600      	movs	r6, #0
  40edf6:	960e      	str	r6, [sp, #56]	; 0x38
  40edf8:	ebc5 0508 	rsb	r5, r5, r8
  40edfc:	3d01      	subs	r5, #1
  40edfe:	9506      	str	r5, [sp, #24]
  40ee00:	f100 8226 	bmi.w	40f250 <_dtoa_r+0x5c8>
  40ee04:	2500      	movs	r5, #0
  40ee06:	9508      	str	r5, [sp, #32]
  40ee08:	9e07      	ldr	r6, [sp, #28]
  40ee0a:	2e00      	cmp	r6, #0
  40ee0c:	f2c0 8217 	blt.w	40f23e <_dtoa_r+0x5b6>
  40ee10:	9d06      	ldr	r5, [sp, #24]
  40ee12:	960d      	str	r6, [sp, #52]	; 0x34
  40ee14:	4435      	add	r5, r6
  40ee16:	2600      	movs	r6, #0
  40ee18:	9506      	str	r5, [sp, #24]
  40ee1a:	960c      	str	r6, [sp, #48]	; 0x30
  40ee1c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ee1e:	2d09      	cmp	r5, #9
  40ee20:	d82d      	bhi.n	40ee7e <_dtoa_r+0x1f6>
  40ee22:	2d05      	cmp	r5, #5
  40ee24:	bfc4      	itt	gt
  40ee26:	3d04      	subgt	r5, #4
  40ee28:	9524      	strgt	r5, [sp, #144]	; 0x90
  40ee2a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40ee2c:	bfc8      	it	gt
  40ee2e:	2500      	movgt	r5, #0
  40ee30:	f1a6 0302 	sub.w	r3, r6, #2
  40ee34:	bfd8      	it	le
  40ee36:	2501      	movle	r5, #1
  40ee38:	2b03      	cmp	r3, #3
  40ee3a:	d822      	bhi.n	40ee82 <_dtoa_r+0x1fa>
  40ee3c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40ee40:	029e03b7 	.word	0x029e03b7
  40ee44:	049a03c0 	.word	0x049a03c0
  40ee48:	4a46      	ldr	r2, [pc, #280]	; (40ef64 <_dtoa_r+0x2dc>)
  40ee4a:	4b43      	ldr	r3, [pc, #268]	; (40ef58 <_dtoa_r+0x2d0>)
  40ee4c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40ee50:	2800      	cmp	r0, #0
  40ee52:	bf0c      	ite	eq
  40ee54:	4610      	moveq	r0, r2
  40ee56:	4618      	movne	r0, r3
  40ee58:	e752      	b.n	40ed00 <_dtoa_r+0x78>
  40ee5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ee5e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40ee62:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40ee66:	4650      	mov	r0, sl
  40ee68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40ee6c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40ee70:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40ee74:	e780      	b.n	40ed78 <_dtoa_r+0xf0>
  40ee76:	483c      	ldr	r0, [pc, #240]	; (40ef68 <_dtoa_r+0x2e0>)
  40ee78:	e736      	b.n	40ece8 <_dtoa_r+0x60>
  40ee7a:	1cc3      	adds	r3, r0, #3
  40ee7c:	e749      	b.n	40ed12 <_dtoa_r+0x8a>
  40ee7e:	2500      	movs	r5, #0
  40ee80:	9524      	str	r5, [sp, #144]	; 0x90
  40ee82:	2500      	movs	r5, #0
  40ee84:	6465      	str	r5, [r4, #68]	; 0x44
  40ee86:	4629      	mov	r1, r5
  40ee88:	4620      	mov	r0, r4
  40ee8a:	f002 fa1f 	bl	4112cc <_Balloc>
  40ee8e:	f04f 39ff 	mov.w	r9, #4294967295
  40ee92:	2601      	movs	r6, #1
  40ee94:	9009      	str	r0, [sp, #36]	; 0x24
  40ee96:	9525      	str	r5, [sp, #148]	; 0x94
  40ee98:	6420      	str	r0, [r4, #64]	; 0x40
  40ee9a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40ee9e:	960b      	str	r6, [sp, #44]	; 0x2c
  40eea0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40eea2:	2b00      	cmp	r3, #0
  40eea4:	f2c0 80d2 	blt.w	40f04c <_dtoa_r+0x3c4>
  40eea8:	9e07      	ldr	r6, [sp, #28]
  40eeaa:	2e0e      	cmp	r6, #14
  40eeac:	f300 80ce 	bgt.w	40f04c <_dtoa_r+0x3c4>
  40eeb0:	4b2b      	ldr	r3, [pc, #172]	; (40ef60 <_dtoa_r+0x2d8>)
  40eeb2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40eeb6:	e9d3 0100 	ldrd	r0, r1, [r3]
  40eeba:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40eebe:	9925      	ldr	r1, [sp, #148]	; 0x94
  40eec0:	2900      	cmp	r1, #0
  40eec2:	f2c0 8380 	blt.w	40f5c6 <_dtoa_r+0x93e>
  40eec6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40eeca:	4659      	mov	r1, fp
  40eecc:	4650      	mov	r0, sl
  40eece:	f7fb fad3 	bl	40a478 <__aeabi_ddiv>
  40eed2:	f7fb fc41 	bl	40a758 <__aeabi_d2iz>
  40eed6:	4605      	mov	r5, r0
  40eed8:	f7fb f93e 	bl	40a158 <__aeabi_i2d>
  40eedc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40eee0:	f7fb f9a0 	bl	40a224 <__aeabi_dmul>
  40eee4:	4602      	mov	r2, r0
  40eee6:	460b      	mov	r3, r1
  40eee8:	4650      	mov	r0, sl
  40eeea:	4659      	mov	r1, fp
  40eeec:	f7fa ffe6 	bl	409ebc <__aeabi_dsub>
  40eef0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40eef2:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40eef6:	f1b9 0f01 	cmp.w	r9, #1
  40eefa:	4606      	mov	r6, r0
  40eefc:	460f      	mov	r7, r1
  40eefe:	7013      	strb	r3, [r2, #0]
  40ef00:	f102 0b01 	add.w	fp, r2, #1
  40ef04:	d064      	beq.n	40efd0 <_dtoa_r+0x348>
  40ef06:	2200      	movs	r2, #0
  40ef08:	4b18      	ldr	r3, [pc, #96]	; (40ef6c <_dtoa_r+0x2e4>)
  40ef0a:	f7fb f98b 	bl	40a224 <__aeabi_dmul>
  40ef0e:	2200      	movs	r2, #0
  40ef10:	2300      	movs	r3, #0
  40ef12:	4606      	mov	r6, r0
  40ef14:	460f      	mov	r7, r1
  40ef16:	f7fb fbed 	bl	40a6f4 <__aeabi_dcmpeq>
  40ef1a:	2800      	cmp	r0, #0
  40ef1c:	f040 8081 	bne.w	40f022 <_dtoa_r+0x39a>
  40ef20:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40ef24:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ef26:	44c8      	add	r8, r9
  40ef28:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40ef2c:	f105 0902 	add.w	r9, r5, #2
  40ef30:	9403      	str	r4, [sp, #12]
  40ef32:	e028      	b.n	40ef86 <_dtoa_r+0x2fe>
  40ef34:	f3af 8000 	nop.w
  40ef38:	636f4361 	.word	0x636f4361
  40ef3c:	3fd287a7 	.word	0x3fd287a7
  40ef40:	8b60c8b3 	.word	0x8b60c8b3
  40ef44:	3fc68a28 	.word	0x3fc68a28
  40ef48:	509f79fb 	.word	0x509f79fb
  40ef4c:	3fd34413 	.word	0x3fd34413
  40ef50:	7ff00000 	.word	0x7ff00000
  40ef54:	00413b71 	.word	0x00413b71
  40ef58:	00413bb0 	.word	0x00413bb0
  40ef5c:	3ff80000 	.word	0x3ff80000
  40ef60:	00413cc0 	.word	0x00413cc0
  40ef64:	00413ba4 	.word	0x00413ba4
  40ef68:	00413b70 	.word	0x00413b70
  40ef6c:	40240000 	.word	0x40240000
  40ef70:	f7fb f958 	bl	40a224 <__aeabi_dmul>
  40ef74:	2200      	movs	r2, #0
  40ef76:	2300      	movs	r3, #0
  40ef78:	4606      	mov	r6, r0
  40ef7a:	460f      	mov	r7, r1
  40ef7c:	f7fb fbba 	bl	40a6f4 <__aeabi_dcmpeq>
  40ef80:	2800      	cmp	r0, #0
  40ef82:	f040 83c1 	bne.w	40f708 <_dtoa_r+0xa80>
  40ef86:	4652      	mov	r2, sl
  40ef88:	465b      	mov	r3, fp
  40ef8a:	4630      	mov	r0, r6
  40ef8c:	4639      	mov	r1, r7
  40ef8e:	f7fb fa73 	bl	40a478 <__aeabi_ddiv>
  40ef92:	f7fb fbe1 	bl	40a758 <__aeabi_d2iz>
  40ef96:	4605      	mov	r5, r0
  40ef98:	f7fb f8de 	bl	40a158 <__aeabi_i2d>
  40ef9c:	4652      	mov	r2, sl
  40ef9e:	465b      	mov	r3, fp
  40efa0:	f7fb f940 	bl	40a224 <__aeabi_dmul>
  40efa4:	4602      	mov	r2, r0
  40efa6:	460b      	mov	r3, r1
  40efa8:	4630      	mov	r0, r6
  40efaa:	4639      	mov	r1, r7
  40efac:	f7fa ff86 	bl	409ebc <__aeabi_dsub>
  40efb0:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40efb4:	45c1      	cmp	r9, r8
  40efb6:	f809 ec01 	strb.w	lr, [r9, #-1]
  40efba:	464c      	mov	r4, r9
  40efbc:	4606      	mov	r6, r0
  40efbe:	460f      	mov	r7, r1
  40efc0:	f04f 0200 	mov.w	r2, #0
  40efc4:	4ba7      	ldr	r3, [pc, #668]	; (40f264 <_dtoa_r+0x5dc>)
  40efc6:	f109 0901 	add.w	r9, r9, #1
  40efca:	d1d1      	bne.n	40ef70 <_dtoa_r+0x2e8>
  40efcc:	46a3      	mov	fp, r4
  40efce:	9c03      	ldr	r4, [sp, #12]
  40efd0:	4632      	mov	r2, r6
  40efd2:	463b      	mov	r3, r7
  40efd4:	4630      	mov	r0, r6
  40efd6:	4639      	mov	r1, r7
  40efd8:	f7fa ff72 	bl	409ec0 <__adddf3>
  40efdc:	4606      	mov	r6, r0
  40efde:	460f      	mov	r7, r1
  40efe0:	4632      	mov	r2, r6
  40efe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40efe6:	463b      	mov	r3, r7
  40efe8:	f7fb fb8e 	bl	40a708 <__aeabi_dcmplt>
  40efec:	b940      	cbnz	r0, 40f000 <_dtoa_r+0x378>
  40efee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40eff2:	4632      	mov	r2, r6
  40eff4:	463b      	mov	r3, r7
  40eff6:	f7fb fb7d 	bl	40a6f4 <__aeabi_dcmpeq>
  40effa:	b190      	cbz	r0, 40f022 <_dtoa_r+0x39a>
  40effc:	07eb      	lsls	r3, r5, #31
  40effe:	d510      	bpl.n	40f022 <_dtoa_r+0x39a>
  40f000:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40f004:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f006:	e005      	b.n	40f014 <_dtoa_r+0x38c>
  40f008:	429a      	cmp	r2, r3
  40f00a:	f000 8429 	beq.w	40f860 <_dtoa_r+0xbd8>
  40f00e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40f012:	469b      	mov	fp, r3
  40f014:	2d39      	cmp	r5, #57	; 0x39
  40f016:	f10b 33ff 	add.w	r3, fp, #4294967295
  40f01a:	d0f5      	beq.n	40f008 <_dtoa_r+0x380>
  40f01c:	1c6a      	adds	r2, r5, #1
  40f01e:	b2d2      	uxtb	r2, r2
  40f020:	701a      	strb	r2, [r3, #0]
  40f022:	4620      	mov	r0, r4
  40f024:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f026:	f002 f977 	bl	411318 <_Bfree>
  40f02a:	9e07      	ldr	r6, [sp, #28]
  40f02c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40f02e:	1c73      	adds	r3, r6, #1
  40f030:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40f032:	2200      	movs	r2, #0
  40f034:	f88b 2000 	strb.w	r2, [fp]
  40f038:	602b      	str	r3, [r5, #0]
  40f03a:	2e00      	cmp	r6, #0
  40f03c:	f000 8325 	beq.w	40f68a <_dtoa_r+0xa02>
  40f040:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f042:	f8c6 b000 	str.w	fp, [r6]
  40f046:	b01b      	add	sp, #108	; 0x6c
  40f048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f04c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40f04e:	2d00      	cmp	r5, #0
  40f050:	f000 8103 	beq.w	40f25a <_dtoa_r+0x5d2>
  40f054:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40f056:	2e01      	cmp	r6, #1
  40f058:	f340 82dc 	ble.w	40f614 <_dtoa_r+0x98c>
  40f05c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40f05e:	f109 37ff 	add.w	r7, r9, #4294967295
  40f062:	42be      	cmp	r6, r7
  40f064:	f2c0 8389 	blt.w	40f77a <_dtoa_r+0xaf2>
  40f068:	1bf7      	subs	r7, r6, r7
  40f06a:	f1b9 0f00 	cmp.w	r9, #0
  40f06e:	f2c0 8487 	blt.w	40f980 <_dtoa_r+0xcf8>
  40f072:	9d08      	ldr	r5, [sp, #32]
  40f074:	464b      	mov	r3, r9
  40f076:	9e08      	ldr	r6, [sp, #32]
  40f078:	4620      	mov	r0, r4
  40f07a:	441e      	add	r6, r3
  40f07c:	9608      	str	r6, [sp, #32]
  40f07e:	9e06      	ldr	r6, [sp, #24]
  40f080:	2101      	movs	r1, #1
  40f082:	441e      	add	r6, r3
  40f084:	9606      	str	r6, [sp, #24]
  40f086:	f002 fa35 	bl	4114f4 <__i2b>
  40f08a:	4606      	mov	r6, r0
  40f08c:	b165      	cbz	r5, 40f0a8 <_dtoa_r+0x420>
  40f08e:	9806      	ldr	r0, [sp, #24]
  40f090:	2800      	cmp	r0, #0
  40f092:	dd09      	ble.n	40f0a8 <_dtoa_r+0x420>
  40f094:	4603      	mov	r3, r0
  40f096:	9908      	ldr	r1, [sp, #32]
  40f098:	42ab      	cmp	r3, r5
  40f09a:	bfa8      	it	ge
  40f09c:	462b      	movge	r3, r5
  40f09e:	1ac9      	subs	r1, r1, r3
  40f0a0:	1ac0      	subs	r0, r0, r3
  40f0a2:	9108      	str	r1, [sp, #32]
  40f0a4:	1aed      	subs	r5, r5, r3
  40f0a6:	9006      	str	r0, [sp, #24]
  40f0a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40f0aa:	2a00      	cmp	r2, #0
  40f0ac:	dd1d      	ble.n	40f0ea <_dtoa_r+0x462>
  40f0ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40f0b0:	2b00      	cmp	r3, #0
  40f0b2:	f000 8358 	beq.w	40f766 <_dtoa_r+0xade>
  40f0b6:	2f00      	cmp	r7, #0
  40f0b8:	dd11      	ble.n	40f0de <_dtoa_r+0x456>
  40f0ba:	4631      	mov	r1, r6
  40f0bc:	463a      	mov	r2, r7
  40f0be:	4620      	mov	r0, r4
  40f0c0:	f002 fac0 	bl	411644 <__pow5mult>
  40f0c4:	4606      	mov	r6, r0
  40f0c6:	4631      	mov	r1, r6
  40f0c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40f0ca:	4620      	mov	r0, r4
  40f0cc:	f002 fa1c 	bl	411508 <__multiply>
  40f0d0:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f0d2:	4680      	mov	r8, r0
  40f0d4:	4620      	mov	r0, r4
  40f0d6:	f002 f91f 	bl	411318 <_Bfree>
  40f0da:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40f0de:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40f0e2:	ebbe 0207 	subs.w	r2, lr, r7
  40f0e6:	f040 828f 	bne.w	40f608 <_dtoa_r+0x980>
  40f0ea:	4620      	mov	r0, r4
  40f0ec:	2101      	movs	r1, #1
  40f0ee:	f002 fa01 	bl	4114f4 <__i2b>
  40f0f2:	4680      	mov	r8, r0
  40f0f4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40f0f6:	2800      	cmp	r0, #0
  40f0f8:	dd05      	ble.n	40f106 <_dtoa_r+0x47e>
  40f0fa:	4641      	mov	r1, r8
  40f0fc:	4620      	mov	r0, r4
  40f0fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40f100:	f002 faa0 	bl	411644 <__pow5mult>
  40f104:	4680      	mov	r8, r0
  40f106:	9924      	ldr	r1, [sp, #144]	; 0x90
  40f108:	2901      	cmp	r1, #1
  40f10a:	f340 82c1 	ble.w	40f690 <_dtoa_r+0xa08>
  40f10e:	2700      	movs	r7, #0
  40f110:	980d      	ldr	r0, [sp, #52]	; 0x34
  40f112:	2800      	cmp	r0, #0
  40f114:	f040 82af 	bne.w	40f676 <_dtoa_r+0x9ee>
  40f118:	2001      	movs	r0, #1
  40f11a:	9b06      	ldr	r3, [sp, #24]
  40f11c:	4403      	add	r3, r0
  40f11e:	f013 031f 	ands.w	r3, r3, #31
  40f122:	f000 80a1 	beq.w	40f268 <_dtoa_r+0x5e0>
  40f126:	f1c3 0220 	rsb	r2, r3, #32
  40f12a:	2a04      	cmp	r2, #4
  40f12c:	f340 84b7 	ble.w	40fa9e <_dtoa_r+0xe16>
  40f130:	9908      	ldr	r1, [sp, #32]
  40f132:	9a06      	ldr	r2, [sp, #24]
  40f134:	f1c3 031c 	rsb	r3, r3, #28
  40f138:	4419      	add	r1, r3
  40f13a:	441a      	add	r2, r3
  40f13c:	9108      	str	r1, [sp, #32]
  40f13e:	441d      	add	r5, r3
  40f140:	9206      	str	r2, [sp, #24]
  40f142:	9908      	ldr	r1, [sp, #32]
  40f144:	2900      	cmp	r1, #0
  40f146:	dd05      	ble.n	40f154 <_dtoa_r+0x4cc>
  40f148:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f14a:	9a08      	ldr	r2, [sp, #32]
  40f14c:	4620      	mov	r0, r4
  40f14e:	f002 fac7 	bl	4116e0 <__lshift>
  40f152:	900a      	str	r0, [sp, #40]	; 0x28
  40f154:	9a06      	ldr	r2, [sp, #24]
  40f156:	2a00      	cmp	r2, #0
  40f158:	dd04      	ble.n	40f164 <_dtoa_r+0x4dc>
  40f15a:	4641      	mov	r1, r8
  40f15c:	4620      	mov	r0, r4
  40f15e:	f002 fabf 	bl	4116e0 <__lshift>
  40f162:	4680      	mov	r8, r0
  40f164:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40f166:	2b00      	cmp	r3, #0
  40f168:	f040 826a 	bne.w	40f640 <_dtoa_r+0x9b8>
  40f16c:	f1b9 0f00 	cmp.w	r9, #0
  40f170:	f340 82a6 	ble.w	40f6c0 <_dtoa_r+0xa38>
  40f174:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40f176:	2800      	cmp	r0, #0
  40f178:	f040 8088 	bne.w	40f28c <_dtoa_r+0x604>
  40f17c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40f17e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40f180:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40f184:	e006      	b.n	40f194 <_dtoa_r+0x50c>
  40f186:	4639      	mov	r1, r7
  40f188:	4620      	mov	r0, r4
  40f18a:	220a      	movs	r2, #10
  40f18c:	2300      	movs	r3, #0
  40f18e:	f002 f8cd 	bl	41132c <__multadd>
  40f192:	4607      	mov	r7, r0
  40f194:	4638      	mov	r0, r7
  40f196:	4641      	mov	r1, r8
  40f198:	f7ff fcda 	bl	40eb50 <quorem>
  40f19c:	3030      	adds	r0, #48	; 0x30
  40f19e:	f80b 0005 	strb.w	r0, [fp, r5]
  40f1a2:	3501      	adds	r5, #1
  40f1a4:	45a9      	cmp	r9, r5
  40f1a6:	dcee      	bgt.n	40f186 <_dtoa_r+0x4fe>
  40f1a8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40f1ac:	4682      	mov	sl, r0
  40f1ae:	970a      	str	r7, [sp, #40]	; 0x28
  40f1b0:	f1b9 0f01 	cmp.w	r9, #1
  40f1b4:	bfac      	ite	ge
  40f1b6:	44cb      	addge	fp, r9
  40f1b8:	f10b 0b01 	addlt.w	fp, fp, #1
  40f1bc:	2500      	movs	r5, #0
  40f1be:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f1c0:	2201      	movs	r2, #1
  40f1c2:	4620      	mov	r0, r4
  40f1c4:	f002 fa8c 	bl	4116e0 <__lshift>
  40f1c8:	4641      	mov	r1, r8
  40f1ca:	900a      	str	r0, [sp, #40]	; 0x28
  40f1cc:	f002 fae6 	bl	41179c <__mcmp>
  40f1d0:	2800      	cmp	r0, #0
  40f1d2:	f340 8309 	ble.w	40f7e8 <_dtoa_r+0xb60>
  40f1d6:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40f1da:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f1dc:	e005      	b.n	40f1ea <_dtoa_r+0x562>
  40f1de:	4299      	cmp	r1, r3
  40f1e0:	f000 828b 	beq.w	40f6fa <_dtoa_r+0xa72>
  40f1e4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40f1e8:	469b      	mov	fp, r3
  40f1ea:	2a39      	cmp	r2, #57	; 0x39
  40f1ec:	f10b 33ff 	add.w	r3, fp, #4294967295
  40f1f0:	d0f5      	beq.n	40f1de <_dtoa_r+0x556>
  40f1f2:	3201      	adds	r2, #1
  40f1f4:	701a      	strb	r2, [r3, #0]
  40f1f6:	4641      	mov	r1, r8
  40f1f8:	4620      	mov	r0, r4
  40f1fa:	f002 f88d 	bl	411318 <_Bfree>
  40f1fe:	2e00      	cmp	r6, #0
  40f200:	f43f af0f 	beq.w	40f022 <_dtoa_r+0x39a>
  40f204:	b12d      	cbz	r5, 40f212 <_dtoa_r+0x58a>
  40f206:	42b5      	cmp	r5, r6
  40f208:	d003      	beq.n	40f212 <_dtoa_r+0x58a>
  40f20a:	4629      	mov	r1, r5
  40f20c:	4620      	mov	r0, r4
  40f20e:	f002 f883 	bl	411318 <_Bfree>
  40f212:	4631      	mov	r1, r6
  40f214:	4620      	mov	r0, r4
  40f216:	f002 f87f 	bl	411318 <_Bfree>
  40f21a:	e702      	b.n	40f022 <_dtoa_r+0x39a>
  40f21c:	2601      	movs	r6, #1
  40f21e:	960e      	str	r6, [sp, #56]	; 0x38
  40f220:	e5ea      	b.n	40edf8 <_dtoa_r+0x170>
  40f222:	9807      	ldr	r0, [sp, #28]
  40f224:	f7fa ff98 	bl	40a158 <__aeabi_i2d>
  40f228:	4632      	mov	r2, r6
  40f22a:	463b      	mov	r3, r7
  40f22c:	f7fb fa62 	bl	40a6f4 <__aeabi_dcmpeq>
  40f230:	2800      	cmp	r0, #0
  40f232:	f47f adcd 	bne.w	40edd0 <_dtoa_r+0x148>
  40f236:	9e07      	ldr	r6, [sp, #28]
  40f238:	3e01      	subs	r6, #1
  40f23a:	9607      	str	r6, [sp, #28]
  40f23c:	e5c8      	b.n	40edd0 <_dtoa_r+0x148>
  40f23e:	9e07      	ldr	r6, [sp, #28]
  40f240:	9d08      	ldr	r5, [sp, #32]
  40f242:	1bad      	subs	r5, r5, r6
  40f244:	9508      	str	r5, [sp, #32]
  40f246:	4275      	negs	r5, r6
  40f248:	2600      	movs	r6, #0
  40f24a:	950c      	str	r5, [sp, #48]	; 0x30
  40f24c:	960d      	str	r6, [sp, #52]	; 0x34
  40f24e:	e5e5      	b.n	40ee1c <_dtoa_r+0x194>
  40f250:	426d      	negs	r5, r5
  40f252:	2600      	movs	r6, #0
  40f254:	9508      	str	r5, [sp, #32]
  40f256:	9606      	str	r6, [sp, #24]
  40f258:	e5d6      	b.n	40ee08 <_dtoa_r+0x180>
  40f25a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f25c:	9d08      	ldr	r5, [sp, #32]
  40f25e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40f260:	e714      	b.n	40f08c <_dtoa_r+0x404>
  40f262:	bf00      	nop
  40f264:	40240000 	.word	0x40240000
  40f268:	231c      	movs	r3, #28
  40f26a:	f8dd e020 	ldr.w	lr, [sp, #32]
  40f26e:	9806      	ldr	r0, [sp, #24]
  40f270:	449e      	add	lr, r3
  40f272:	4418      	add	r0, r3
  40f274:	f8cd e020 	str.w	lr, [sp, #32]
  40f278:	441d      	add	r5, r3
  40f27a:	9006      	str	r0, [sp, #24]
  40f27c:	e761      	b.n	40f142 <_dtoa_r+0x4ba>
  40f27e:	48a7      	ldr	r0, [pc, #668]	; (40f51c <_dtoa_r+0x894>)
  40f280:	1b40      	subs	r0, r0, r5
  40f282:	fa0a f000 	lsl.w	r0, sl, r0
  40f286:	e56f      	b.n	40ed68 <_dtoa_r+0xe0>
  40f288:	900e      	str	r0, [sp, #56]	; 0x38
  40f28a:	e5b5      	b.n	40edf8 <_dtoa_r+0x170>
  40f28c:	2d00      	cmp	r5, #0
  40f28e:	dd05      	ble.n	40f29c <_dtoa_r+0x614>
  40f290:	4631      	mov	r1, r6
  40f292:	462a      	mov	r2, r5
  40f294:	4620      	mov	r0, r4
  40f296:	f002 fa23 	bl	4116e0 <__lshift>
  40f29a:	4606      	mov	r6, r0
  40f29c:	2f00      	cmp	r7, #0
  40f29e:	f040 82e9 	bne.w	40f874 <_dtoa_r+0xbec>
  40f2a2:	4637      	mov	r7, r6
  40f2a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f2a6:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f2a8:	444d      	add	r5, r9
  40f2aa:	9508      	str	r5, [sp, #32]
  40f2ac:	f00a 0501 	and.w	r5, sl, #1
  40f2b0:	950b      	str	r5, [sp, #44]	; 0x2c
  40f2b2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40f2b6:	1c45      	adds	r5, r0, #1
  40f2b8:	e00a      	b.n	40f2d0 <_dtoa_r+0x648>
  40f2ba:	f002 f837 	bl	41132c <__multadd>
  40f2be:	4639      	mov	r1, r7
  40f2c0:	4606      	mov	r6, r0
  40f2c2:	220a      	movs	r2, #10
  40f2c4:	4620      	mov	r0, r4
  40f2c6:	2300      	movs	r3, #0
  40f2c8:	f002 f830 	bl	41132c <__multadd>
  40f2cc:	4607      	mov	r7, r0
  40f2ce:	3501      	adds	r5, #1
  40f2d0:	4641      	mov	r1, r8
  40f2d2:	4648      	mov	r0, r9
  40f2d4:	f7ff fc3c 	bl	40eb50 <quorem>
  40f2d8:	4631      	mov	r1, r6
  40f2da:	4683      	mov	fp, r0
  40f2dc:	4648      	mov	r0, r9
  40f2de:	f002 fa5d 	bl	41179c <__mcmp>
  40f2e2:	4641      	mov	r1, r8
  40f2e4:	9003      	str	r0, [sp, #12]
  40f2e6:	463a      	mov	r2, r7
  40f2e8:	4620      	mov	r0, r4
  40f2ea:	f002 fa7b 	bl	4117e4 <__mdiff>
  40f2ee:	68c2      	ldr	r2, [r0, #12]
  40f2f0:	1e69      	subs	r1, r5, #1
  40f2f2:	4603      	mov	r3, r0
  40f2f4:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40f2f8:	9106      	str	r1, [sp, #24]
  40f2fa:	2a00      	cmp	r2, #0
  40f2fc:	f040 8193 	bne.w	40f626 <_dtoa_r+0x99e>
  40f300:	4619      	mov	r1, r3
  40f302:	4648      	mov	r0, r9
  40f304:	9302      	str	r3, [sp, #8]
  40f306:	f002 fa49 	bl	41179c <__mcmp>
  40f30a:	9b02      	ldr	r3, [sp, #8]
  40f30c:	4602      	mov	r2, r0
  40f30e:	4619      	mov	r1, r3
  40f310:	4620      	mov	r0, r4
  40f312:	9202      	str	r2, [sp, #8]
  40f314:	f002 f800 	bl	411318 <_Bfree>
  40f318:	9a02      	ldr	r2, [sp, #8]
  40f31a:	b92a      	cbnz	r2, 40f328 <_dtoa_r+0x6a0>
  40f31c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40f31e:	b91b      	cbnz	r3, 40f328 <_dtoa_r+0x6a0>
  40f320:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40f322:	2800      	cmp	r0, #0
  40f324:	f000 8393 	beq.w	40fa4e <_dtoa_r+0xdc6>
  40f328:	9b03      	ldr	r3, [sp, #12]
  40f32a:	2b00      	cmp	r3, #0
  40f32c:	f2c0 8234 	blt.w	40f798 <_dtoa_r+0xb10>
  40f330:	d105      	bne.n	40f33e <_dtoa_r+0x6b6>
  40f332:	9824      	ldr	r0, [sp, #144]	; 0x90
  40f334:	b918      	cbnz	r0, 40f33e <_dtoa_r+0x6b6>
  40f336:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40f338:	2900      	cmp	r1, #0
  40f33a:	f000 822d 	beq.w	40f798 <_dtoa_r+0xb10>
  40f33e:	2a00      	cmp	r2, #0
  40f340:	f300 82ac 	bgt.w	40f89c <_dtoa_r+0xc14>
  40f344:	f8dd e020 	ldr.w	lr, [sp, #32]
  40f348:	f805 ac01 	strb.w	sl, [r5, #-1]
  40f34c:	4575      	cmp	r5, lr
  40f34e:	46ab      	mov	fp, r5
  40f350:	f000 82b4 	beq.w	40f8bc <_dtoa_r+0xc34>
  40f354:	4649      	mov	r1, r9
  40f356:	220a      	movs	r2, #10
  40f358:	2300      	movs	r3, #0
  40f35a:	4620      	mov	r0, r4
  40f35c:	f001 ffe6 	bl	41132c <__multadd>
  40f360:	42be      	cmp	r6, r7
  40f362:	4681      	mov	r9, r0
  40f364:	4631      	mov	r1, r6
  40f366:	4620      	mov	r0, r4
  40f368:	f04f 020a 	mov.w	r2, #10
  40f36c:	f04f 0300 	mov.w	r3, #0
  40f370:	d1a3      	bne.n	40f2ba <_dtoa_r+0x632>
  40f372:	f001 ffdb 	bl	41132c <__multadd>
  40f376:	4606      	mov	r6, r0
  40f378:	4607      	mov	r7, r0
  40f37a:	e7a8      	b.n	40f2ce <_dtoa_r+0x646>
  40f37c:	2600      	movs	r6, #0
  40f37e:	960b      	str	r6, [sp, #44]	; 0x2c
  40f380:	9e07      	ldr	r6, [sp, #28]
  40f382:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40f386:	44b6      	add	lr, r6
  40f388:	f10e 0901 	add.w	r9, lr, #1
  40f38c:	f1b9 0f00 	cmp.w	r9, #0
  40f390:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40f394:	464e      	mov	r6, r9
  40f396:	f340 8150 	ble.w	40f63a <_dtoa_r+0x9b2>
  40f39a:	2100      	movs	r1, #0
  40f39c:	2e17      	cmp	r6, #23
  40f39e:	6461      	str	r1, [r4, #68]	; 0x44
  40f3a0:	d90a      	bls.n	40f3b8 <_dtoa_r+0x730>
  40f3a2:	2201      	movs	r2, #1
  40f3a4:	2304      	movs	r3, #4
  40f3a6:	005b      	lsls	r3, r3, #1
  40f3a8:	f103 0014 	add.w	r0, r3, #20
  40f3ac:	42b0      	cmp	r0, r6
  40f3ae:	4611      	mov	r1, r2
  40f3b0:	f102 0201 	add.w	r2, r2, #1
  40f3b4:	d9f7      	bls.n	40f3a6 <_dtoa_r+0x71e>
  40f3b6:	6461      	str	r1, [r4, #68]	; 0x44
  40f3b8:	4620      	mov	r0, r4
  40f3ba:	f001 ff87 	bl	4112cc <_Balloc>
  40f3be:	2e0e      	cmp	r6, #14
  40f3c0:	9009      	str	r0, [sp, #36]	; 0x24
  40f3c2:	6420      	str	r0, [r4, #64]	; 0x40
  40f3c4:	f63f ad6c 	bhi.w	40eea0 <_dtoa_r+0x218>
  40f3c8:	2d00      	cmp	r5, #0
  40f3ca:	f43f ad69 	beq.w	40eea0 <_dtoa_r+0x218>
  40f3ce:	9d07      	ldr	r5, [sp, #28]
  40f3d0:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40f3d4:	2d00      	cmp	r5, #0
  40f3d6:	f340 821c 	ble.w	40f812 <_dtoa_r+0xb8a>
  40f3da:	4b51      	ldr	r3, [pc, #324]	; (40f520 <_dtoa_r+0x898>)
  40f3dc:	f005 020f 	and.w	r2, r5, #15
  40f3e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40f3e4:	112d      	asrs	r5, r5, #4
  40f3e6:	e9d3 6700 	ldrd	r6, r7, [r3]
  40f3ea:	06eb      	lsls	r3, r5, #27
  40f3ec:	f140 81cd 	bpl.w	40f78a <_dtoa_r+0xb02>
  40f3f0:	4b4c      	ldr	r3, [pc, #304]	; (40f524 <_dtoa_r+0x89c>)
  40f3f2:	4650      	mov	r0, sl
  40f3f4:	4659      	mov	r1, fp
  40f3f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40f3fa:	f7fb f83d 	bl	40a478 <__aeabi_ddiv>
  40f3fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40f402:	f005 050f 	and.w	r5, r5, #15
  40f406:	f04f 0803 	mov.w	r8, #3
  40f40a:	b18d      	cbz	r5, 40f430 <_dtoa_r+0x7a8>
  40f40c:	f8df a114 	ldr.w	sl, [pc, #276]	; 40f524 <_dtoa_r+0x89c>
  40f410:	4630      	mov	r0, r6
  40f412:	4639      	mov	r1, r7
  40f414:	07ee      	lsls	r6, r5, #31
  40f416:	d505      	bpl.n	40f424 <_dtoa_r+0x79c>
  40f418:	e9da 2300 	ldrd	r2, r3, [sl]
  40f41c:	f108 0801 	add.w	r8, r8, #1
  40f420:	f7fa ff00 	bl	40a224 <__aeabi_dmul>
  40f424:	106d      	asrs	r5, r5, #1
  40f426:	f10a 0a08 	add.w	sl, sl, #8
  40f42a:	d1f3      	bne.n	40f414 <_dtoa_r+0x78c>
  40f42c:	4606      	mov	r6, r0
  40f42e:	460f      	mov	r7, r1
  40f430:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40f434:	4632      	mov	r2, r6
  40f436:	463b      	mov	r3, r7
  40f438:	f7fb f81e 	bl	40a478 <__aeabi_ddiv>
  40f43c:	4682      	mov	sl, r0
  40f43e:	468b      	mov	fp, r1
  40f440:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40f442:	b145      	cbz	r5, 40f456 <_dtoa_r+0x7ce>
  40f444:	4650      	mov	r0, sl
  40f446:	4659      	mov	r1, fp
  40f448:	2200      	movs	r2, #0
  40f44a:	4b37      	ldr	r3, [pc, #220]	; (40f528 <_dtoa_r+0x8a0>)
  40f44c:	f7fb f95c 	bl	40a708 <__aeabi_dcmplt>
  40f450:	2800      	cmp	r0, #0
  40f452:	f040 82aa 	bne.w	40f9aa <_dtoa_r+0xd22>
  40f456:	4640      	mov	r0, r8
  40f458:	f7fa fe7e 	bl	40a158 <__aeabi_i2d>
  40f45c:	4652      	mov	r2, sl
  40f45e:	465b      	mov	r3, fp
  40f460:	f7fa fee0 	bl	40a224 <__aeabi_dmul>
  40f464:	2200      	movs	r2, #0
  40f466:	4b31      	ldr	r3, [pc, #196]	; (40f52c <_dtoa_r+0x8a4>)
  40f468:	f7fa fd2a 	bl	409ec0 <__adddf3>
  40f46c:	4606      	mov	r6, r0
  40f46e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f472:	f1b9 0f00 	cmp.w	r9, #0
  40f476:	f000 815a 	beq.w	40f72e <_dtoa_r+0xaa6>
  40f47a:	9d07      	ldr	r5, [sp, #28]
  40f47c:	46c8      	mov	r8, r9
  40f47e:	9517      	str	r5, [sp, #92]	; 0x5c
  40f480:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40f482:	2d00      	cmp	r5, #0
  40f484:	f000 8223 	beq.w	40f8ce <_dtoa_r+0xc46>
  40f488:	4b25      	ldr	r3, [pc, #148]	; (40f520 <_dtoa_r+0x898>)
  40f48a:	2000      	movs	r0, #0
  40f48c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40f490:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40f494:	4926      	ldr	r1, [pc, #152]	; (40f530 <_dtoa_r+0x8a8>)
  40f496:	f7fa ffef 	bl	40a478 <__aeabi_ddiv>
  40f49a:	4632      	mov	r2, r6
  40f49c:	463b      	mov	r3, r7
  40f49e:	f7fa fd0d 	bl	409ebc <__aeabi_dsub>
  40f4a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40f4a6:	4659      	mov	r1, fp
  40f4a8:	4650      	mov	r0, sl
  40f4aa:	f7fb f955 	bl	40a758 <__aeabi_d2iz>
  40f4ae:	4605      	mov	r5, r0
  40f4b0:	f7fa fe52 	bl	40a158 <__aeabi_i2d>
  40f4b4:	4602      	mov	r2, r0
  40f4b6:	460b      	mov	r3, r1
  40f4b8:	4650      	mov	r0, sl
  40f4ba:	4659      	mov	r1, fp
  40f4bc:	f7fa fcfe 	bl	409ebc <__aeabi_dsub>
  40f4c0:	3530      	adds	r5, #48	; 0x30
  40f4c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40f4c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40f4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40f4cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40f4d0:	b2ed      	uxtb	r5, r5
  40f4d2:	7035      	strb	r5, [r6, #0]
  40f4d4:	f106 0b01 	add.w	fp, r6, #1
  40f4d8:	f7fb f934 	bl	40a744 <__aeabi_dcmpgt>
  40f4dc:	2800      	cmp	r0, #0
  40f4de:	f040 82ab 	bne.w	40fa38 <_dtoa_r+0xdb0>
  40f4e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40f4e6:	2000      	movs	r0, #0
  40f4e8:	490f      	ldr	r1, [pc, #60]	; (40f528 <_dtoa_r+0x8a0>)
  40f4ea:	f7fa fce7 	bl	409ebc <__aeabi_dsub>
  40f4ee:	4602      	mov	r2, r0
  40f4f0:	460b      	mov	r3, r1
  40f4f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40f4f6:	f7fb f925 	bl	40a744 <__aeabi_dcmpgt>
  40f4fa:	2800      	cmp	r0, #0
  40f4fc:	f040 82a2 	bne.w	40fa44 <_dtoa_r+0xdbc>
  40f500:	f1b8 0f01 	cmp.w	r8, #1
  40f504:	f340 8181 	ble.w	40f80a <_dtoa_r+0xb82>
  40f508:	44b0      	add	r8, r6
  40f50a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40f50e:	46a2      	mov	sl, r4
  40f510:	46c1      	mov	r9, r8
  40f512:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40f516:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40f51a:	e019      	b.n	40f550 <_dtoa_r+0x8c8>
  40f51c:	fffffbee 	.word	0xfffffbee
  40f520:	00413cc0 	.word	0x00413cc0
  40f524:	00413d88 	.word	0x00413d88
  40f528:	3ff00000 	.word	0x3ff00000
  40f52c:	401c0000 	.word	0x401c0000
  40f530:	3fe00000 	.word	0x3fe00000
  40f534:	2000      	movs	r0, #0
  40f536:	49a8      	ldr	r1, [pc, #672]	; (40f7d8 <_dtoa_r+0xb50>)
  40f538:	f7fa fcc0 	bl	409ebc <__aeabi_dsub>
  40f53c:	4622      	mov	r2, r4
  40f53e:	462b      	mov	r3, r5
  40f540:	f7fb f8e2 	bl	40a708 <__aeabi_dcmplt>
  40f544:	2800      	cmp	r0, #0
  40f546:	f040 827b 	bne.w	40fa40 <_dtoa_r+0xdb8>
  40f54a:	45cb      	cmp	fp, r9
  40f54c:	f000 815a 	beq.w	40f804 <_dtoa_r+0xb7c>
  40f550:	4620      	mov	r0, r4
  40f552:	4629      	mov	r1, r5
  40f554:	2200      	movs	r2, #0
  40f556:	4ba1      	ldr	r3, [pc, #644]	; (40f7dc <_dtoa_r+0xb54>)
  40f558:	f7fa fe64 	bl	40a224 <__aeabi_dmul>
  40f55c:	2200      	movs	r2, #0
  40f55e:	4b9f      	ldr	r3, [pc, #636]	; (40f7dc <_dtoa_r+0xb54>)
  40f560:	4604      	mov	r4, r0
  40f562:	460d      	mov	r5, r1
  40f564:	4630      	mov	r0, r6
  40f566:	4639      	mov	r1, r7
  40f568:	f7fa fe5c 	bl	40a224 <__aeabi_dmul>
  40f56c:	460f      	mov	r7, r1
  40f56e:	4606      	mov	r6, r0
  40f570:	f7fb f8f2 	bl	40a758 <__aeabi_d2iz>
  40f574:	4680      	mov	r8, r0
  40f576:	f7fa fdef 	bl	40a158 <__aeabi_i2d>
  40f57a:	4602      	mov	r2, r0
  40f57c:	460b      	mov	r3, r1
  40f57e:	4630      	mov	r0, r6
  40f580:	4639      	mov	r1, r7
  40f582:	f7fa fc9b 	bl	409ebc <__aeabi_dsub>
  40f586:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40f58a:	fa5f f888 	uxtb.w	r8, r8
  40f58e:	4622      	mov	r2, r4
  40f590:	462b      	mov	r3, r5
  40f592:	f80b 8b01 	strb.w	r8, [fp], #1
  40f596:	4606      	mov	r6, r0
  40f598:	460f      	mov	r7, r1
  40f59a:	f7fb f8b5 	bl	40a708 <__aeabi_dcmplt>
  40f59e:	4632      	mov	r2, r6
  40f5a0:	463b      	mov	r3, r7
  40f5a2:	2800      	cmp	r0, #0
  40f5a4:	d0c6      	beq.n	40f534 <_dtoa_r+0x8ac>
  40f5a6:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f5a8:	4654      	mov	r4, sl
  40f5aa:	9607      	str	r6, [sp, #28]
  40f5ac:	e539      	b.n	40f022 <_dtoa_r+0x39a>
  40f5ae:	2600      	movs	r6, #0
  40f5b0:	960b      	str	r6, [sp, #44]	; 0x2c
  40f5b2:	9825      	ldr	r0, [sp, #148]	; 0x94
  40f5b4:	2800      	cmp	r0, #0
  40f5b6:	dd3c      	ble.n	40f632 <_dtoa_r+0x9aa>
  40f5b8:	4606      	mov	r6, r0
  40f5ba:	900f      	str	r0, [sp, #60]	; 0x3c
  40f5bc:	4681      	mov	r9, r0
  40f5be:	e6ec      	b.n	40f39a <_dtoa_r+0x712>
  40f5c0:	2601      	movs	r6, #1
  40f5c2:	960b      	str	r6, [sp, #44]	; 0x2c
  40f5c4:	e7f5      	b.n	40f5b2 <_dtoa_r+0x92a>
  40f5c6:	f1b9 0f00 	cmp.w	r9, #0
  40f5ca:	f73f ac7c 	bgt.w	40eec6 <_dtoa_r+0x23e>
  40f5ce:	f040 80c6 	bne.w	40f75e <_dtoa_r+0xad6>
  40f5d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40f5d6:	2200      	movs	r2, #0
  40f5d8:	4b81      	ldr	r3, [pc, #516]	; (40f7e0 <_dtoa_r+0xb58>)
  40f5da:	f7fa fe23 	bl	40a224 <__aeabi_dmul>
  40f5de:	4652      	mov	r2, sl
  40f5e0:	465b      	mov	r3, fp
  40f5e2:	f7fb f8a5 	bl	40a730 <__aeabi_dcmpge>
  40f5e6:	46c8      	mov	r8, r9
  40f5e8:	464e      	mov	r6, r9
  40f5ea:	2800      	cmp	r0, #0
  40f5ec:	d07c      	beq.n	40f6e8 <_dtoa_r+0xa60>
  40f5ee:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40f5f0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40f5f4:	43ed      	mvns	r5, r5
  40f5f6:	9507      	str	r5, [sp, #28]
  40f5f8:	4641      	mov	r1, r8
  40f5fa:	4620      	mov	r0, r4
  40f5fc:	f001 fe8c 	bl	411318 <_Bfree>
  40f600:	2e00      	cmp	r6, #0
  40f602:	f47f ae06 	bne.w	40f212 <_dtoa_r+0x58a>
  40f606:	e50c      	b.n	40f022 <_dtoa_r+0x39a>
  40f608:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f60a:	4620      	mov	r0, r4
  40f60c:	f002 f81a 	bl	411644 <__pow5mult>
  40f610:	900a      	str	r0, [sp, #40]	; 0x28
  40f612:	e56a      	b.n	40f0ea <_dtoa_r+0x462>
  40f614:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40f616:	2d00      	cmp	r5, #0
  40f618:	f000 81b8 	beq.w	40f98c <_dtoa_r+0xd04>
  40f61c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40f620:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f622:	9d08      	ldr	r5, [sp, #32]
  40f624:	e527      	b.n	40f076 <_dtoa_r+0x3ee>
  40f626:	4601      	mov	r1, r0
  40f628:	4620      	mov	r0, r4
  40f62a:	f001 fe75 	bl	411318 <_Bfree>
  40f62e:	2201      	movs	r2, #1
  40f630:	e67a      	b.n	40f328 <_dtoa_r+0x6a0>
  40f632:	2601      	movs	r6, #1
  40f634:	9625      	str	r6, [sp, #148]	; 0x94
  40f636:	960f      	str	r6, [sp, #60]	; 0x3c
  40f638:	46b1      	mov	r9, r6
  40f63a:	2100      	movs	r1, #0
  40f63c:	6461      	str	r1, [r4, #68]	; 0x44
  40f63e:	e6bb      	b.n	40f3b8 <_dtoa_r+0x730>
  40f640:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f642:	4641      	mov	r1, r8
  40f644:	f002 f8aa 	bl	41179c <__mcmp>
  40f648:	2800      	cmp	r0, #0
  40f64a:	f6bf ad8f 	bge.w	40f16c <_dtoa_r+0x4e4>
  40f64e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40f652:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f654:	f10e 3eff 	add.w	lr, lr, #4294967295
  40f658:	4620      	mov	r0, r4
  40f65a:	220a      	movs	r2, #10
  40f65c:	2300      	movs	r3, #0
  40f65e:	f8cd e01c 	str.w	lr, [sp, #28]
  40f662:	f001 fe63 	bl	41132c <__multadd>
  40f666:	900a      	str	r0, [sp, #40]	; 0x28
  40f668:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40f66a:	2800      	cmp	r0, #0
  40f66c:	f040 8209 	bne.w	40fa82 <_dtoa_r+0xdfa>
  40f670:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40f674:	e57a      	b.n	40f16c <_dtoa_r+0x4e4>
  40f676:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40f67a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40f67e:	6918      	ldr	r0, [r3, #16]
  40f680:	f001 feea 	bl	411458 <__hi0bits>
  40f684:	f1c0 0020 	rsb	r0, r0, #32
  40f688:	e547      	b.n	40f11a <_dtoa_r+0x492>
  40f68a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f68c:	f7ff bb2c 	b.w	40ece8 <_dtoa_r+0x60>
  40f690:	f1ba 0f00 	cmp.w	sl, #0
  40f694:	f47f ad3b 	bne.w	40f10e <_dtoa_r+0x486>
  40f698:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40f69c:	2b00      	cmp	r3, #0
  40f69e:	f040 817c 	bne.w	40f99a <_dtoa_r+0xd12>
  40f6a2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40f6a6:	0d3f      	lsrs	r7, r7, #20
  40f6a8:	053f      	lsls	r7, r7, #20
  40f6aa:	2f00      	cmp	r7, #0
  40f6ac:	f43f ad30 	beq.w	40f110 <_dtoa_r+0x488>
  40f6b0:	9a08      	ldr	r2, [sp, #32]
  40f6b2:	9b06      	ldr	r3, [sp, #24]
  40f6b4:	3201      	adds	r2, #1
  40f6b6:	3301      	adds	r3, #1
  40f6b8:	9208      	str	r2, [sp, #32]
  40f6ba:	9306      	str	r3, [sp, #24]
  40f6bc:	2701      	movs	r7, #1
  40f6be:	e527      	b.n	40f110 <_dtoa_r+0x488>
  40f6c0:	9924      	ldr	r1, [sp, #144]	; 0x90
  40f6c2:	2902      	cmp	r1, #2
  40f6c4:	f77f ad56 	ble.w	40f174 <_dtoa_r+0x4ec>
  40f6c8:	f1b9 0f00 	cmp.w	r9, #0
  40f6cc:	d18f      	bne.n	40f5ee <_dtoa_r+0x966>
  40f6ce:	4641      	mov	r1, r8
  40f6d0:	464b      	mov	r3, r9
  40f6d2:	2205      	movs	r2, #5
  40f6d4:	4620      	mov	r0, r4
  40f6d6:	f001 fe29 	bl	41132c <__multadd>
  40f6da:	4680      	mov	r8, r0
  40f6dc:	4641      	mov	r1, r8
  40f6de:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f6e0:	f002 f85c 	bl	41179c <__mcmp>
  40f6e4:	2800      	cmp	r0, #0
  40f6e6:	dd82      	ble.n	40f5ee <_dtoa_r+0x966>
  40f6e8:	9d07      	ldr	r5, [sp, #28]
  40f6ea:	2331      	movs	r3, #49	; 0x31
  40f6ec:	3501      	adds	r5, #1
  40f6ee:	9507      	str	r5, [sp, #28]
  40f6f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f6f2:	702b      	strb	r3, [r5, #0]
  40f6f4:	f105 0b01 	add.w	fp, r5, #1
  40f6f8:	e77e      	b.n	40f5f8 <_dtoa_r+0x970>
  40f6fa:	9807      	ldr	r0, [sp, #28]
  40f6fc:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f6fe:	2331      	movs	r3, #49	; 0x31
  40f700:	3001      	adds	r0, #1
  40f702:	9007      	str	r0, [sp, #28]
  40f704:	700b      	strb	r3, [r1, #0]
  40f706:	e576      	b.n	40f1f6 <_dtoa_r+0x56e>
  40f708:	46a3      	mov	fp, r4
  40f70a:	9c03      	ldr	r4, [sp, #12]
  40f70c:	e489      	b.n	40f022 <_dtoa_r+0x39a>
  40f70e:	4640      	mov	r0, r8
  40f710:	f7fa fd22 	bl	40a158 <__aeabi_i2d>
  40f714:	4602      	mov	r2, r0
  40f716:	460b      	mov	r3, r1
  40f718:	4650      	mov	r0, sl
  40f71a:	4659      	mov	r1, fp
  40f71c:	f7fa fd82 	bl	40a224 <__aeabi_dmul>
  40f720:	2200      	movs	r2, #0
  40f722:	4b30      	ldr	r3, [pc, #192]	; (40f7e4 <_dtoa_r+0xb5c>)
  40f724:	f7fa fbcc 	bl	409ec0 <__adddf3>
  40f728:	4606      	mov	r6, r0
  40f72a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f72e:	4650      	mov	r0, sl
  40f730:	4659      	mov	r1, fp
  40f732:	2200      	movs	r2, #0
  40f734:	4b2a      	ldr	r3, [pc, #168]	; (40f7e0 <_dtoa_r+0xb58>)
  40f736:	f7fa fbc1 	bl	409ebc <__aeabi_dsub>
  40f73a:	4632      	mov	r2, r6
  40f73c:	463b      	mov	r3, r7
  40f73e:	4682      	mov	sl, r0
  40f740:	468b      	mov	fp, r1
  40f742:	f7fa ffff 	bl	40a744 <__aeabi_dcmpgt>
  40f746:	2800      	cmp	r0, #0
  40f748:	f040 80bd 	bne.w	40f8c6 <_dtoa_r+0xc3e>
  40f74c:	4632      	mov	r2, r6
  40f74e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40f752:	4650      	mov	r0, sl
  40f754:	4659      	mov	r1, fp
  40f756:	f7fa ffd7 	bl	40a708 <__aeabi_dcmplt>
  40f75a:	2800      	cmp	r0, #0
  40f75c:	d055      	beq.n	40f80a <_dtoa_r+0xb82>
  40f75e:	f04f 0800 	mov.w	r8, #0
  40f762:	4646      	mov	r6, r8
  40f764:	e743      	b.n	40f5ee <_dtoa_r+0x966>
  40f766:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f768:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40f76a:	4620      	mov	r0, r4
  40f76c:	f001 ff6a 	bl	411644 <__pow5mult>
  40f770:	900a      	str	r0, [sp, #40]	; 0x28
  40f772:	e4ba      	b.n	40f0ea <_dtoa_r+0x462>
  40f774:	2601      	movs	r6, #1
  40f776:	960b      	str	r6, [sp, #44]	; 0x2c
  40f778:	e602      	b.n	40f380 <_dtoa_r+0x6f8>
  40f77a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40f77c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40f77e:	1b7b      	subs	r3, r7, r5
  40f780:	441e      	add	r6, r3
  40f782:	970c      	str	r7, [sp, #48]	; 0x30
  40f784:	960d      	str	r6, [sp, #52]	; 0x34
  40f786:	2700      	movs	r7, #0
  40f788:	e46f      	b.n	40f06a <_dtoa_r+0x3e2>
  40f78a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40f78e:	f04f 0802 	mov.w	r8, #2
  40f792:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40f796:	e638      	b.n	40f40a <_dtoa_r+0x782>
  40f798:	2a00      	cmp	r2, #0
  40f79a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f79e:	46d9      	mov	r9, fp
  40f7a0:	dd11      	ble.n	40f7c6 <_dtoa_r+0xb3e>
  40f7a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40f7a4:	2201      	movs	r2, #1
  40f7a6:	4620      	mov	r0, r4
  40f7a8:	f001 ff9a 	bl	4116e0 <__lshift>
  40f7ac:	4641      	mov	r1, r8
  40f7ae:	900a      	str	r0, [sp, #40]	; 0x28
  40f7b0:	f001 fff4 	bl	41179c <__mcmp>
  40f7b4:	2800      	cmp	r0, #0
  40f7b6:	f340 815d 	ble.w	40fa74 <_dtoa_r+0xdec>
  40f7ba:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f7be:	f000 811b 	beq.w	40f9f8 <_dtoa_r+0xd70>
  40f7c2:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40f7c6:	9b06      	ldr	r3, [sp, #24]
  40f7c8:	4635      	mov	r5, r6
  40f7ca:	f883 a000 	strb.w	sl, [r3]
  40f7ce:	f103 0b01 	add.w	fp, r3, #1
  40f7d2:	463e      	mov	r6, r7
  40f7d4:	e50f      	b.n	40f1f6 <_dtoa_r+0x56e>
  40f7d6:	bf00      	nop
  40f7d8:	3ff00000 	.word	0x3ff00000
  40f7dc:	40240000 	.word	0x40240000
  40f7e0:	40140000 	.word	0x40140000
  40f7e4:	401c0000 	.word	0x401c0000
  40f7e8:	d103      	bne.n	40f7f2 <_dtoa_r+0xb6a>
  40f7ea:	f01a 0f01 	tst.w	sl, #1
  40f7ee:	f47f acf2 	bne.w	40f1d6 <_dtoa_r+0x54e>
  40f7f2:	465b      	mov	r3, fp
  40f7f4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40f7f8:	469b      	mov	fp, r3
  40f7fa:	2a30      	cmp	r2, #48	; 0x30
  40f7fc:	f103 33ff 	add.w	r3, r3, #4294967295
  40f800:	d0f8      	beq.n	40f7f4 <_dtoa_r+0xb6c>
  40f802:	e4f8      	b.n	40f1f6 <_dtoa_r+0x56e>
  40f804:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40f808:	4654      	mov	r4, sl
  40f80a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40f80e:	f7ff bb47 	b.w	40eea0 <_dtoa_r+0x218>
  40f812:	9e07      	ldr	r6, [sp, #28]
  40f814:	4275      	negs	r5, r6
  40f816:	2d00      	cmp	r5, #0
  40f818:	f000 80c2 	beq.w	40f9a0 <_dtoa_r+0xd18>
  40f81c:	4ba3      	ldr	r3, [pc, #652]	; (40faac <_dtoa_r+0xe24>)
  40f81e:	f005 020f 	and.w	r2, r5, #15
  40f822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40f826:	e9d3 2300 	ldrd	r2, r3, [r3]
  40f82a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40f82e:	f7fa fcf9 	bl	40a224 <__aeabi_dmul>
  40f832:	112d      	asrs	r5, r5, #4
  40f834:	4682      	mov	sl, r0
  40f836:	468b      	mov	fp, r1
  40f838:	f000 812e 	beq.w	40fa98 <_dtoa_r+0xe10>
  40f83c:	4e9c      	ldr	r6, [pc, #624]	; (40fab0 <_dtoa_r+0xe28>)
  40f83e:	f04f 0802 	mov.w	r8, #2
  40f842:	07ea      	lsls	r2, r5, #31
  40f844:	d505      	bpl.n	40f852 <_dtoa_r+0xbca>
  40f846:	e9d6 2300 	ldrd	r2, r3, [r6]
  40f84a:	f108 0801 	add.w	r8, r8, #1
  40f84e:	f7fa fce9 	bl	40a224 <__aeabi_dmul>
  40f852:	106d      	asrs	r5, r5, #1
  40f854:	f106 0608 	add.w	r6, r6, #8
  40f858:	d1f3      	bne.n	40f842 <_dtoa_r+0xbba>
  40f85a:	4682      	mov	sl, r0
  40f85c:	468b      	mov	fp, r1
  40f85e:	e5ef      	b.n	40f440 <_dtoa_r+0x7b8>
  40f860:	9e07      	ldr	r6, [sp, #28]
  40f862:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f864:	2230      	movs	r2, #48	; 0x30
  40f866:	702a      	strb	r2, [r5, #0]
  40f868:	3601      	adds	r6, #1
  40f86a:	2231      	movs	r2, #49	; 0x31
  40f86c:	9607      	str	r6, [sp, #28]
  40f86e:	701a      	strb	r2, [r3, #0]
  40f870:	f7ff bbd7 	b.w	40f022 <_dtoa_r+0x39a>
  40f874:	6871      	ldr	r1, [r6, #4]
  40f876:	4620      	mov	r0, r4
  40f878:	f001 fd28 	bl	4112cc <_Balloc>
  40f87c:	6933      	ldr	r3, [r6, #16]
  40f87e:	4605      	mov	r5, r0
  40f880:	1c9a      	adds	r2, r3, #2
  40f882:	0092      	lsls	r2, r2, #2
  40f884:	f106 010c 	add.w	r1, r6, #12
  40f888:	300c      	adds	r0, #12
  40f88a:	f7fb fb49 	bl	40af20 <memcpy>
  40f88e:	4620      	mov	r0, r4
  40f890:	4629      	mov	r1, r5
  40f892:	2201      	movs	r2, #1
  40f894:	f001 ff24 	bl	4116e0 <__lshift>
  40f898:	4607      	mov	r7, r0
  40f89a:	e503      	b.n	40f2a4 <_dtoa_r+0x61c>
  40f89c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f8a0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f8a4:	f000 80a8 	beq.w	40f9f8 <_dtoa_r+0xd70>
  40f8a8:	9d06      	ldr	r5, [sp, #24]
  40f8aa:	f10a 0301 	add.w	r3, sl, #1
  40f8ae:	702b      	strb	r3, [r5, #0]
  40f8b0:	4635      	mov	r5, r6
  40f8b2:	9e06      	ldr	r6, [sp, #24]
  40f8b4:	f106 0b01 	add.w	fp, r6, #1
  40f8b8:	463e      	mov	r6, r7
  40f8ba:	e49c      	b.n	40f1f6 <_dtoa_r+0x56e>
  40f8bc:	4635      	mov	r5, r6
  40f8be:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f8c2:	463e      	mov	r6, r7
  40f8c4:	e47b      	b.n	40f1be <_dtoa_r+0x536>
  40f8c6:	f04f 0800 	mov.w	r8, #0
  40f8ca:	4646      	mov	r6, r8
  40f8cc:	e70c      	b.n	40f6e8 <_dtoa_r+0xa60>
  40f8ce:	4977      	ldr	r1, [pc, #476]	; (40faac <_dtoa_r+0xe24>)
  40f8d0:	f108 35ff 	add.w	r5, r8, #4294967295
  40f8d4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40f8d8:	4632      	mov	r2, r6
  40f8da:	463b      	mov	r3, r7
  40f8dc:	e9d1 0100 	ldrd	r0, r1, [r1]
  40f8e0:	9510      	str	r5, [sp, #64]	; 0x40
  40f8e2:	f7fa fc9f 	bl	40a224 <__aeabi_dmul>
  40f8e6:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40f8ea:	4659      	mov	r1, fp
  40f8ec:	4650      	mov	r0, sl
  40f8ee:	f7fa ff33 	bl	40a758 <__aeabi_d2iz>
  40f8f2:	4605      	mov	r5, r0
  40f8f4:	f7fa fc30 	bl	40a158 <__aeabi_i2d>
  40f8f8:	4602      	mov	r2, r0
  40f8fa:	460b      	mov	r3, r1
  40f8fc:	4650      	mov	r0, sl
  40f8fe:	4659      	mov	r1, fp
  40f900:	f7fa fadc 	bl	409ebc <__aeabi_dsub>
  40f904:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40f908:	3530      	adds	r5, #48	; 0x30
  40f90a:	f1b8 0f01 	cmp.w	r8, #1
  40f90e:	4606      	mov	r6, r0
  40f910:	460f      	mov	r7, r1
  40f912:	f88e 5000 	strb.w	r5, [lr]
  40f916:	f10e 0b01 	add.w	fp, lr, #1
  40f91a:	d01e      	beq.n	40f95a <_dtoa_r+0xcd2>
  40f91c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f91e:	1e6b      	subs	r3, r5, #1
  40f920:	eb03 0a08 	add.w	sl, r3, r8
  40f924:	2200      	movs	r2, #0
  40f926:	4b63      	ldr	r3, [pc, #396]	; (40fab4 <_dtoa_r+0xe2c>)
  40f928:	f7fa fc7c 	bl	40a224 <__aeabi_dmul>
  40f92c:	460f      	mov	r7, r1
  40f92e:	4606      	mov	r6, r0
  40f930:	f7fa ff12 	bl	40a758 <__aeabi_d2iz>
  40f934:	4680      	mov	r8, r0
  40f936:	f7fa fc0f 	bl	40a158 <__aeabi_i2d>
  40f93a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40f93e:	4602      	mov	r2, r0
  40f940:	460b      	mov	r3, r1
  40f942:	4630      	mov	r0, r6
  40f944:	4639      	mov	r1, r7
  40f946:	f7fa fab9 	bl	409ebc <__aeabi_dsub>
  40f94a:	f805 8f01 	strb.w	r8, [r5, #1]!
  40f94e:	4555      	cmp	r5, sl
  40f950:	d1e8      	bne.n	40f924 <_dtoa_r+0xc9c>
  40f952:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40f954:	4606      	mov	r6, r0
  40f956:	460f      	mov	r7, r1
  40f958:	44ab      	add	fp, r5
  40f95a:	2200      	movs	r2, #0
  40f95c:	4b56      	ldr	r3, [pc, #344]	; (40fab8 <_dtoa_r+0xe30>)
  40f95e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40f962:	f7fa faad 	bl	409ec0 <__adddf3>
  40f966:	4632      	mov	r2, r6
  40f968:	463b      	mov	r3, r7
  40f96a:	f7fa fecd 	bl	40a708 <__aeabi_dcmplt>
  40f96e:	2800      	cmp	r0, #0
  40f970:	d04d      	beq.n	40fa0e <_dtoa_r+0xd86>
  40f972:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f974:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f976:	9607      	str	r6, [sp, #28]
  40f978:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40f97c:	f7ff bb4a 	b.w	40f014 <_dtoa_r+0x38c>
  40f980:	9e08      	ldr	r6, [sp, #32]
  40f982:	2300      	movs	r3, #0
  40f984:	ebc9 0506 	rsb	r5, r9, r6
  40f988:	f7ff bb75 	b.w	40f076 <_dtoa_r+0x3ee>
  40f98c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40f98e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f990:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40f994:	9d08      	ldr	r5, [sp, #32]
  40f996:	f7ff bb6e 	b.w	40f076 <_dtoa_r+0x3ee>
  40f99a:	4657      	mov	r7, sl
  40f99c:	f7ff bbb8 	b.w	40f110 <_dtoa_r+0x488>
  40f9a0:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40f9a4:	f04f 0802 	mov.w	r8, #2
  40f9a8:	e54a      	b.n	40f440 <_dtoa_r+0x7b8>
  40f9aa:	f1b9 0f00 	cmp.w	r9, #0
  40f9ae:	f43f aeae 	beq.w	40f70e <_dtoa_r+0xa86>
  40f9b2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40f9b4:	2e00      	cmp	r6, #0
  40f9b6:	f77f af28 	ble.w	40f80a <_dtoa_r+0xb82>
  40f9ba:	2200      	movs	r2, #0
  40f9bc:	4b3d      	ldr	r3, [pc, #244]	; (40fab4 <_dtoa_r+0xe2c>)
  40f9be:	4650      	mov	r0, sl
  40f9c0:	4659      	mov	r1, fp
  40f9c2:	f7fa fc2f 	bl	40a224 <__aeabi_dmul>
  40f9c6:	4682      	mov	sl, r0
  40f9c8:	f108 0001 	add.w	r0, r8, #1
  40f9cc:	468b      	mov	fp, r1
  40f9ce:	f7fa fbc3 	bl	40a158 <__aeabi_i2d>
  40f9d2:	4602      	mov	r2, r0
  40f9d4:	460b      	mov	r3, r1
  40f9d6:	4650      	mov	r0, sl
  40f9d8:	4659      	mov	r1, fp
  40f9da:	f7fa fc23 	bl	40a224 <__aeabi_dmul>
  40f9de:	2200      	movs	r2, #0
  40f9e0:	4b36      	ldr	r3, [pc, #216]	; (40fabc <_dtoa_r+0xe34>)
  40f9e2:	f7fa fa6d 	bl	409ec0 <__adddf3>
  40f9e6:	9d07      	ldr	r5, [sp, #28]
  40f9e8:	4606      	mov	r6, r0
  40f9ea:	3d01      	subs	r5, #1
  40f9ec:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f9f0:	9517      	str	r5, [sp, #92]	; 0x5c
  40f9f2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40f9f6:	e543      	b.n	40f480 <_dtoa_r+0x7f8>
  40f9f8:	4635      	mov	r5, r6
  40f9fa:	9b06      	ldr	r3, [sp, #24]
  40f9fc:	9e06      	ldr	r6, [sp, #24]
  40f9fe:	2239      	movs	r2, #57	; 0x39
  40fa00:	7032      	strb	r2, [r6, #0]
  40fa02:	f103 0b01 	add.w	fp, r3, #1
  40fa06:	463e      	mov	r6, r7
  40fa08:	9909      	ldr	r1, [sp, #36]	; 0x24
  40fa0a:	f7ff bbee 	b.w	40f1ea <_dtoa_r+0x562>
  40fa0e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40fa12:	2000      	movs	r0, #0
  40fa14:	4928      	ldr	r1, [pc, #160]	; (40fab8 <_dtoa_r+0xe30>)
  40fa16:	f7fa fa51 	bl	409ebc <__aeabi_dsub>
  40fa1a:	4632      	mov	r2, r6
  40fa1c:	463b      	mov	r3, r7
  40fa1e:	f7fa fe91 	bl	40a744 <__aeabi_dcmpgt>
  40fa22:	2800      	cmp	r0, #0
  40fa24:	f43f aef1 	beq.w	40f80a <_dtoa_r+0xb82>
  40fa28:	465b      	mov	r3, fp
  40fa2a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40fa2e:	469b      	mov	fp, r3
  40fa30:	2a30      	cmp	r2, #48	; 0x30
  40fa32:	f103 33ff 	add.w	r3, r3, #4294967295
  40fa36:	d0f8      	beq.n	40fa2a <_dtoa_r+0xda2>
  40fa38:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40fa3a:	9507      	str	r5, [sp, #28]
  40fa3c:	f7ff baf1 	b.w	40f022 <_dtoa_r+0x39a>
  40fa40:	4645      	mov	r5, r8
  40fa42:	4654      	mov	r4, sl
  40fa44:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40fa46:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40fa48:	9607      	str	r6, [sp, #28]
  40fa4a:	f7ff bae3 	b.w	40f014 <_dtoa_r+0x38c>
  40fa4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40fa52:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40fa56:	d0cf      	beq.n	40f9f8 <_dtoa_r+0xd70>
  40fa58:	9b03      	ldr	r3, [sp, #12]
  40fa5a:	4635      	mov	r5, r6
  40fa5c:	2b00      	cmp	r3, #0
  40fa5e:	9e06      	ldr	r6, [sp, #24]
  40fa60:	bfc8      	it	gt
  40fa62:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40fa66:	f886 a000 	strb.w	sl, [r6]
  40fa6a:	f106 0b01 	add.w	fp, r6, #1
  40fa6e:	463e      	mov	r6, r7
  40fa70:	f7ff bbc1 	b.w	40f1f6 <_dtoa_r+0x56e>
  40fa74:	f47f aea7 	bne.w	40f7c6 <_dtoa_r+0xb3e>
  40fa78:	f01a 0f01 	tst.w	sl, #1
  40fa7c:	f43f aea3 	beq.w	40f7c6 <_dtoa_r+0xb3e>
  40fa80:	e69b      	b.n	40f7ba <_dtoa_r+0xb32>
  40fa82:	4631      	mov	r1, r6
  40fa84:	4620      	mov	r0, r4
  40fa86:	220a      	movs	r2, #10
  40fa88:	2300      	movs	r3, #0
  40fa8a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40fa8e:	f001 fc4d 	bl	41132c <__multadd>
  40fa92:	4606      	mov	r6, r0
  40fa94:	f7ff bb6a 	b.w	40f16c <_dtoa_r+0x4e4>
  40fa98:	f04f 0802 	mov.w	r8, #2
  40fa9c:	e4d0      	b.n	40f440 <_dtoa_r+0x7b8>
  40fa9e:	f43f ab50 	beq.w	40f142 <_dtoa_r+0x4ba>
  40faa2:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40faa6:	f7ff bbe0 	b.w	40f26a <_dtoa_r+0x5e2>
  40faaa:	bf00      	nop
  40faac:	00413cc0 	.word	0x00413cc0
  40fab0:	00413d88 	.word	0x00413d88
  40fab4:	40240000 	.word	0x40240000
  40fab8:	3fe00000 	.word	0x3fe00000
  40fabc:	401c0000 	.word	0x401c0000

0040fac0 <__sflush_r>:
  40fac0:	898b      	ldrh	r3, [r1, #12]
  40fac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fac6:	b29a      	uxth	r2, r3
  40fac8:	460d      	mov	r5, r1
  40faca:	0711      	lsls	r1, r2, #28
  40facc:	4680      	mov	r8, r0
  40face:	d43c      	bmi.n	40fb4a <__sflush_r+0x8a>
  40fad0:	686a      	ldr	r2, [r5, #4]
  40fad2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40fad6:	2a00      	cmp	r2, #0
  40fad8:	81ab      	strh	r3, [r5, #12]
  40fada:	dd59      	ble.n	40fb90 <__sflush_r+0xd0>
  40fadc:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40fade:	2c00      	cmp	r4, #0
  40fae0:	d04b      	beq.n	40fb7a <__sflush_r+0xba>
  40fae2:	b29b      	uxth	r3, r3
  40fae4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40fae8:	2100      	movs	r1, #0
  40faea:	b292      	uxth	r2, r2
  40faec:	f8d8 6000 	ldr.w	r6, [r8]
  40faf0:	f8c8 1000 	str.w	r1, [r8]
  40faf4:	2a00      	cmp	r2, #0
  40faf6:	d04f      	beq.n	40fb98 <__sflush_r+0xd8>
  40faf8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40fafa:	075f      	lsls	r7, r3, #29
  40fafc:	d505      	bpl.n	40fb0a <__sflush_r+0x4a>
  40fafe:	6869      	ldr	r1, [r5, #4]
  40fb00:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40fb02:	1a52      	subs	r2, r2, r1
  40fb04:	b10b      	cbz	r3, 40fb0a <__sflush_r+0x4a>
  40fb06:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40fb08:	1ad2      	subs	r2, r2, r3
  40fb0a:	4640      	mov	r0, r8
  40fb0c:	69e9      	ldr	r1, [r5, #28]
  40fb0e:	2300      	movs	r3, #0
  40fb10:	47a0      	blx	r4
  40fb12:	1c44      	adds	r4, r0, #1
  40fb14:	d04a      	beq.n	40fbac <__sflush_r+0xec>
  40fb16:	89ab      	ldrh	r3, [r5, #12]
  40fb18:	692a      	ldr	r2, [r5, #16]
  40fb1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40fb1e:	b29b      	uxth	r3, r3
  40fb20:	2100      	movs	r1, #0
  40fb22:	602a      	str	r2, [r5, #0]
  40fb24:	04da      	lsls	r2, r3, #19
  40fb26:	81ab      	strh	r3, [r5, #12]
  40fb28:	6069      	str	r1, [r5, #4]
  40fb2a:	d44c      	bmi.n	40fbc6 <__sflush_r+0x106>
  40fb2c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40fb2e:	f8c8 6000 	str.w	r6, [r8]
  40fb32:	b311      	cbz	r1, 40fb7a <__sflush_r+0xba>
  40fb34:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40fb38:	4299      	cmp	r1, r3
  40fb3a:	d002      	beq.n	40fb42 <__sflush_r+0x82>
  40fb3c:	4640      	mov	r0, r8
  40fb3e:	f000 f9c3 	bl	40fec8 <_free_r>
  40fb42:	2000      	movs	r0, #0
  40fb44:	6328      	str	r0, [r5, #48]	; 0x30
  40fb46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fb4a:	692e      	ldr	r6, [r5, #16]
  40fb4c:	b1ae      	cbz	r6, 40fb7a <__sflush_r+0xba>
  40fb4e:	0791      	lsls	r1, r2, #30
  40fb50:	682c      	ldr	r4, [r5, #0]
  40fb52:	bf0c      	ite	eq
  40fb54:	696b      	ldreq	r3, [r5, #20]
  40fb56:	2300      	movne	r3, #0
  40fb58:	602e      	str	r6, [r5, #0]
  40fb5a:	1ba4      	subs	r4, r4, r6
  40fb5c:	60ab      	str	r3, [r5, #8]
  40fb5e:	e00a      	b.n	40fb76 <__sflush_r+0xb6>
  40fb60:	4632      	mov	r2, r6
  40fb62:	4623      	mov	r3, r4
  40fb64:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40fb66:	4640      	mov	r0, r8
  40fb68:	69e9      	ldr	r1, [r5, #28]
  40fb6a:	47b8      	blx	r7
  40fb6c:	2800      	cmp	r0, #0
  40fb6e:	ebc0 0404 	rsb	r4, r0, r4
  40fb72:	4406      	add	r6, r0
  40fb74:	dd04      	ble.n	40fb80 <__sflush_r+0xc0>
  40fb76:	2c00      	cmp	r4, #0
  40fb78:	dcf2      	bgt.n	40fb60 <__sflush_r+0xa0>
  40fb7a:	2000      	movs	r0, #0
  40fb7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fb80:	89ab      	ldrh	r3, [r5, #12]
  40fb82:	f04f 30ff 	mov.w	r0, #4294967295
  40fb86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fb8a:	81ab      	strh	r3, [r5, #12]
  40fb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fb90:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40fb92:	2a00      	cmp	r2, #0
  40fb94:	dca2      	bgt.n	40fadc <__sflush_r+0x1c>
  40fb96:	e7f0      	b.n	40fb7a <__sflush_r+0xba>
  40fb98:	2301      	movs	r3, #1
  40fb9a:	4640      	mov	r0, r8
  40fb9c:	69e9      	ldr	r1, [r5, #28]
  40fb9e:	47a0      	blx	r4
  40fba0:	1c43      	adds	r3, r0, #1
  40fba2:	4602      	mov	r2, r0
  40fba4:	d01e      	beq.n	40fbe4 <__sflush_r+0x124>
  40fba6:	89ab      	ldrh	r3, [r5, #12]
  40fba8:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40fbaa:	e7a6      	b.n	40fafa <__sflush_r+0x3a>
  40fbac:	f8d8 3000 	ldr.w	r3, [r8]
  40fbb0:	b95b      	cbnz	r3, 40fbca <__sflush_r+0x10a>
  40fbb2:	89aa      	ldrh	r2, [r5, #12]
  40fbb4:	6929      	ldr	r1, [r5, #16]
  40fbb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40fbba:	b292      	uxth	r2, r2
  40fbbc:	606b      	str	r3, [r5, #4]
  40fbbe:	04d3      	lsls	r3, r2, #19
  40fbc0:	81aa      	strh	r2, [r5, #12]
  40fbc2:	6029      	str	r1, [r5, #0]
  40fbc4:	d5b2      	bpl.n	40fb2c <__sflush_r+0x6c>
  40fbc6:	6528      	str	r0, [r5, #80]	; 0x50
  40fbc8:	e7b0      	b.n	40fb2c <__sflush_r+0x6c>
  40fbca:	2b1d      	cmp	r3, #29
  40fbcc:	d001      	beq.n	40fbd2 <__sflush_r+0x112>
  40fbce:	2b16      	cmp	r3, #22
  40fbd0:	d113      	bne.n	40fbfa <__sflush_r+0x13a>
  40fbd2:	89a9      	ldrh	r1, [r5, #12]
  40fbd4:	692b      	ldr	r3, [r5, #16]
  40fbd6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40fbda:	2200      	movs	r2, #0
  40fbdc:	81a9      	strh	r1, [r5, #12]
  40fbde:	602b      	str	r3, [r5, #0]
  40fbe0:	606a      	str	r2, [r5, #4]
  40fbe2:	e7a3      	b.n	40fb2c <__sflush_r+0x6c>
  40fbe4:	f8d8 3000 	ldr.w	r3, [r8]
  40fbe8:	2b00      	cmp	r3, #0
  40fbea:	d0dc      	beq.n	40fba6 <__sflush_r+0xe6>
  40fbec:	2b1d      	cmp	r3, #29
  40fbee:	d001      	beq.n	40fbf4 <__sflush_r+0x134>
  40fbf0:	2b16      	cmp	r3, #22
  40fbf2:	d1c5      	bne.n	40fb80 <__sflush_r+0xc0>
  40fbf4:	f8c8 6000 	str.w	r6, [r8]
  40fbf8:	e7bf      	b.n	40fb7a <__sflush_r+0xba>
  40fbfa:	89ab      	ldrh	r3, [r5, #12]
  40fbfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fc00:	81ab      	strh	r3, [r5, #12]
  40fc02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fc06:	bf00      	nop

0040fc08 <_fflush_r>:
  40fc08:	b510      	push	{r4, lr}
  40fc0a:	4604      	mov	r4, r0
  40fc0c:	b082      	sub	sp, #8
  40fc0e:	b108      	cbz	r0, 40fc14 <_fflush_r+0xc>
  40fc10:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40fc12:	b153      	cbz	r3, 40fc2a <_fflush_r+0x22>
  40fc14:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40fc18:	b908      	cbnz	r0, 40fc1e <_fflush_r+0x16>
  40fc1a:	b002      	add	sp, #8
  40fc1c:	bd10      	pop	{r4, pc}
  40fc1e:	4620      	mov	r0, r4
  40fc20:	b002      	add	sp, #8
  40fc22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40fc26:	f7ff bf4b 	b.w	40fac0 <__sflush_r>
  40fc2a:	9101      	str	r1, [sp, #4]
  40fc2c:	f000 f808 	bl	40fc40 <__sinit>
  40fc30:	9901      	ldr	r1, [sp, #4]
  40fc32:	e7ef      	b.n	40fc14 <_fflush_r+0xc>

0040fc34 <_cleanup_r>:
  40fc34:	4901      	ldr	r1, [pc, #4]	; (40fc3c <_cleanup_r+0x8>)
  40fc36:	f000 bb9f 	b.w	410378 <_fwalk>
  40fc3a:	bf00      	nop
  40fc3c:	00412411 	.word	0x00412411

0040fc40 <__sinit>:
  40fc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fc44:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40fc46:	b083      	sub	sp, #12
  40fc48:	4607      	mov	r7, r0
  40fc4a:	2c00      	cmp	r4, #0
  40fc4c:	d165      	bne.n	40fd1a <__sinit+0xda>
  40fc4e:	687d      	ldr	r5, [r7, #4]
  40fc50:	4833      	ldr	r0, [pc, #204]	; (40fd20 <__sinit+0xe0>)
  40fc52:	2304      	movs	r3, #4
  40fc54:	2103      	movs	r1, #3
  40fc56:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40fc5a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40fc5c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40fc60:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40fc64:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40fc68:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40fc6c:	81ab      	strh	r3, [r5, #12]
  40fc6e:	602c      	str	r4, [r5, #0]
  40fc70:	606c      	str	r4, [r5, #4]
  40fc72:	60ac      	str	r4, [r5, #8]
  40fc74:	666c      	str	r4, [r5, #100]	; 0x64
  40fc76:	81ec      	strh	r4, [r5, #14]
  40fc78:	612c      	str	r4, [r5, #16]
  40fc7a:	616c      	str	r4, [r5, #20]
  40fc7c:	61ac      	str	r4, [r5, #24]
  40fc7e:	4621      	mov	r1, r4
  40fc80:	2208      	movs	r2, #8
  40fc82:	f7fb f9c3 	bl	40b00c <memset>
  40fc86:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40fd24 <__sinit+0xe4>
  40fc8a:	68be      	ldr	r6, [r7, #8]
  40fc8c:	f8df a098 	ldr.w	sl, [pc, #152]	; 40fd28 <__sinit+0xe8>
  40fc90:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40fd2c <__sinit+0xec>
  40fc94:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40fd30 <__sinit+0xf0>
  40fc98:	2301      	movs	r3, #1
  40fc9a:	2209      	movs	r2, #9
  40fc9c:	61ed      	str	r5, [r5, #28]
  40fc9e:	f8c5 b020 	str.w	fp, [r5, #32]
  40fca2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40fca6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40fcaa:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40fcae:	4621      	mov	r1, r4
  40fcb0:	81f3      	strh	r3, [r6, #14]
  40fcb2:	81b2      	strh	r2, [r6, #12]
  40fcb4:	6034      	str	r4, [r6, #0]
  40fcb6:	6074      	str	r4, [r6, #4]
  40fcb8:	60b4      	str	r4, [r6, #8]
  40fcba:	6674      	str	r4, [r6, #100]	; 0x64
  40fcbc:	6134      	str	r4, [r6, #16]
  40fcbe:	6174      	str	r4, [r6, #20]
  40fcc0:	61b4      	str	r4, [r6, #24]
  40fcc2:	2208      	movs	r2, #8
  40fcc4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40fcc8:	9301      	str	r3, [sp, #4]
  40fcca:	f7fb f99f 	bl	40b00c <memset>
  40fcce:	68fd      	ldr	r5, [r7, #12]
  40fcd0:	2012      	movs	r0, #18
  40fcd2:	2202      	movs	r2, #2
  40fcd4:	61f6      	str	r6, [r6, #28]
  40fcd6:	f8c6 b020 	str.w	fp, [r6, #32]
  40fcda:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40fcde:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40fce2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40fce6:	4621      	mov	r1, r4
  40fce8:	81a8      	strh	r0, [r5, #12]
  40fcea:	81ea      	strh	r2, [r5, #14]
  40fcec:	602c      	str	r4, [r5, #0]
  40fcee:	606c      	str	r4, [r5, #4]
  40fcf0:	60ac      	str	r4, [r5, #8]
  40fcf2:	666c      	str	r4, [r5, #100]	; 0x64
  40fcf4:	612c      	str	r4, [r5, #16]
  40fcf6:	616c      	str	r4, [r5, #20]
  40fcf8:	61ac      	str	r4, [r5, #24]
  40fcfa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40fcfe:	2208      	movs	r2, #8
  40fd00:	f7fb f984 	bl	40b00c <memset>
  40fd04:	9b01      	ldr	r3, [sp, #4]
  40fd06:	61ed      	str	r5, [r5, #28]
  40fd08:	f8c5 b020 	str.w	fp, [r5, #32]
  40fd0c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40fd10:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40fd14:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40fd18:	63bb      	str	r3, [r7, #56]	; 0x38
  40fd1a:	b003      	add	sp, #12
  40fd1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fd20:	0040fc35 	.word	0x0040fc35
  40fd24:	00411fa5 	.word	0x00411fa5
  40fd28:	00411fc9 	.word	0x00411fc9
  40fd2c:	00412001 	.word	0x00412001
  40fd30:	00412021 	.word	0x00412021

0040fd34 <__sfp_lock_acquire>:
  40fd34:	4770      	bx	lr
  40fd36:	bf00      	nop

0040fd38 <__sfp_lock_release>:
  40fd38:	4770      	bx	lr
  40fd3a:	bf00      	nop

0040fd3c <__libc_fini_array>:
  40fd3c:	b538      	push	{r3, r4, r5, lr}
  40fd3e:	4d09      	ldr	r5, [pc, #36]	; (40fd64 <__libc_fini_array+0x28>)
  40fd40:	4c09      	ldr	r4, [pc, #36]	; (40fd68 <__libc_fini_array+0x2c>)
  40fd42:	1b64      	subs	r4, r4, r5
  40fd44:	10a4      	asrs	r4, r4, #2
  40fd46:	bf18      	it	ne
  40fd48:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40fd4c:	d005      	beq.n	40fd5a <__libc_fini_array+0x1e>
  40fd4e:	3c01      	subs	r4, #1
  40fd50:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40fd54:	4798      	blx	r3
  40fd56:	2c00      	cmp	r4, #0
  40fd58:	d1f9      	bne.n	40fd4e <__libc_fini_array+0x12>
  40fd5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40fd5e:	f004 b837 	b.w	413dd0 <_fini>
  40fd62:	bf00      	nop
  40fd64:	00413ddc 	.word	0x00413ddc
  40fd68:	00413de0 	.word	0x00413de0

0040fd6c <_fputwc_r>:
  40fd6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fd70:	8993      	ldrh	r3, [r2, #12]
  40fd72:	460f      	mov	r7, r1
  40fd74:	0499      	lsls	r1, r3, #18
  40fd76:	b082      	sub	sp, #8
  40fd78:	4614      	mov	r4, r2
  40fd7a:	4680      	mov	r8, r0
  40fd7c:	d406      	bmi.n	40fd8c <_fputwc_r+0x20>
  40fd7e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40fd80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40fd84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40fd88:	81a3      	strh	r3, [r4, #12]
  40fd8a:	6662      	str	r2, [r4, #100]	; 0x64
  40fd8c:	f000 fecc 	bl	410b28 <__locale_mb_cur_max>
  40fd90:	2801      	cmp	r0, #1
  40fd92:	d03e      	beq.n	40fe12 <_fputwc_r+0xa6>
  40fd94:	463a      	mov	r2, r7
  40fd96:	4640      	mov	r0, r8
  40fd98:	a901      	add	r1, sp, #4
  40fd9a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40fd9e:	f002 fa17 	bl	4121d0 <_wcrtomb_r>
  40fda2:	1c42      	adds	r2, r0, #1
  40fda4:	4606      	mov	r6, r0
  40fda6:	d02d      	beq.n	40fe04 <_fputwc_r+0x98>
  40fda8:	2800      	cmp	r0, #0
  40fdaa:	d03a      	beq.n	40fe22 <_fputwc_r+0xb6>
  40fdac:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40fdb0:	2500      	movs	r5, #0
  40fdb2:	e009      	b.n	40fdc8 <_fputwc_r+0x5c>
  40fdb4:	6823      	ldr	r3, [r4, #0]
  40fdb6:	7019      	strb	r1, [r3, #0]
  40fdb8:	6823      	ldr	r3, [r4, #0]
  40fdba:	3301      	adds	r3, #1
  40fdbc:	6023      	str	r3, [r4, #0]
  40fdbe:	3501      	adds	r5, #1
  40fdc0:	42b5      	cmp	r5, r6
  40fdc2:	d22e      	bcs.n	40fe22 <_fputwc_r+0xb6>
  40fdc4:	ab01      	add	r3, sp, #4
  40fdc6:	5ce9      	ldrb	r1, [r5, r3]
  40fdc8:	68a3      	ldr	r3, [r4, #8]
  40fdca:	3b01      	subs	r3, #1
  40fdcc:	2b00      	cmp	r3, #0
  40fdce:	60a3      	str	r3, [r4, #8]
  40fdd0:	daf0      	bge.n	40fdb4 <_fputwc_r+0x48>
  40fdd2:	69a2      	ldr	r2, [r4, #24]
  40fdd4:	4293      	cmp	r3, r2
  40fdd6:	db06      	blt.n	40fde6 <_fputwc_r+0x7a>
  40fdd8:	6823      	ldr	r3, [r4, #0]
  40fdda:	7019      	strb	r1, [r3, #0]
  40fddc:	6823      	ldr	r3, [r4, #0]
  40fdde:	7819      	ldrb	r1, [r3, #0]
  40fde0:	3301      	adds	r3, #1
  40fde2:	290a      	cmp	r1, #10
  40fde4:	d1ea      	bne.n	40fdbc <_fputwc_r+0x50>
  40fde6:	4640      	mov	r0, r8
  40fde8:	4622      	mov	r2, r4
  40fdea:	f002 f99d 	bl	412128 <__swbuf_r>
  40fdee:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40fdf2:	4258      	negs	r0, r3
  40fdf4:	4158      	adcs	r0, r3
  40fdf6:	2800      	cmp	r0, #0
  40fdf8:	d0e1      	beq.n	40fdbe <_fputwc_r+0x52>
  40fdfa:	f04f 30ff 	mov.w	r0, #4294967295
  40fdfe:	b002      	add	sp, #8
  40fe00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fe04:	89a3      	ldrh	r3, [r4, #12]
  40fe06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fe0a:	81a3      	strh	r3, [r4, #12]
  40fe0c:	b002      	add	sp, #8
  40fe0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fe12:	1e7b      	subs	r3, r7, #1
  40fe14:	2bfe      	cmp	r3, #254	; 0xfe
  40fe16:	d8bd      	bhi.n	40fd94 <_fputwc_r+0x28>
  40fe18:	b2f9      	uxtb	r1, r7
  40fe1a:	4606      	mov	r6, r0
  40fe1c:	f88d 1004 	strb.w	r1, [sp, #4]
  40fe20:	e7c6      	b.n	40fdb0 <_fputwc_r+0x44>
  40fe22:	4638      	mov	r0, r7
  40fe24:	b002      	add	sp, #8
  40fe26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fe2a:	bf00      	nop

0040fe2c <_malloc_trim_r>:
  40fe2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40fe2e:	4d23      	ldr	r5, [pc, #140]	; (40febc <_malloc_trim_r+0x90>)
  40fe30:	460f      	mov	r7, r1
  40fe32:	4604      	mov	r4, r0
  40fe34:	f001 fa46 	bl	4112c4 <__malloc_lock>
  40fe38:	68ab      	ldr	r3, [r5, #8]
  40fe3a:	685e      	ldr	r6, [r3, #4]
  40fe3c:	f026 0603 	bic.w	r6, r6, #3
  40fe40:	1bf1      	subs	r1, r6, r7
  40fe42:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40fe46:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40fe4a:	f021 010f 	bic.w	r1, r1, #15
  40fe4e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40fe52:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40fe56:	db07      	blt.n	40fe68 <_malloc_trim_r+0x3c>
  40fe58:	4620      	mov	r0, r4
  40fe5a:	2100      	movs	r1, #0
  40fe5c:	f002 f88c 	bl	411f78 <_sbrk_r>
  40fe60:	68ab      	ldr	r3, [r5, #8]
  40fe62:	4433      	add	r3, r6
  40fe64:	4298      	cmp	r0, r3
  40fe66:	d004      	beq.n	40fe72 <_malloc_trim_r+0x46>
  40fe68:	4620      	mov	r0, r4
  40fe6a:	f001 fa2d 	bl	4112c8 <__malloc_unlock>
  40fe6e:	2000      	movs	r0, #0
  40fe70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40fe72:	4620      	mov	r0, r4
  40fe74:	4279      	negs	r1, r7
  40fe76:	f002 f87f 	bl	411f78 <_sbrk_r>
  40fe7a:	3001      	adds	r0, #1
  40fe7c:	d00d      	beq.n	40fe9a <_malloc_trim_r+0x6e>
  40fe7e:	4b10      	ldr	r3, [pc, #64]	; (40fec0 <_malloc_trim_r+0x94>)
  40fe80:	68aa      	ldr	r2, [r5, #8]
  40fe82:	6819      	ldr	r1, [r3, #0]
  40fe84:	1bf6      	subs	r6, r6, r7
  40fe86:	f046 0601 	orr.w	r6, r6, #1
  40fe8a:	4620      	mov	r0, r4
  40fe8c:	1bc9      	subs	r1, r1, r7
  40fe8e:	6056      	str	r6, [r2, #4]
  40fe90:	6019      	str	r1, [r3, #0]
  40fe92:	f001 fa19 	bl	4112c8 <__malloc_unlock>
  40fe96:	2001      	movs	r0, #1
  40fe98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40fe9a:	4620      	mov	r0, r4
  40fe9c:	2100      	movs	r1, #0
  40fe9e:	f002 f86b 	bl	411f78 <_sbrk_r>
  40fea2:	68ab      	ldr	r3, [r5, #8]
  40fea4:	1ac2      	subs	r2, r0, r3
  40fea6:	2a0f      	cmp	r2, #15
  40fea8:	ddde      	ble.n	40fe68 <_malloc_trim_r+0x3c>
  40feaa:	4d06      	ldr	r5, [pc, #24]	; (40fec4 <_malloc_trim_r+0x98>)
  40feac:	4904      	ldr	r1, [pc, #16]	; (40fec0 <_malloc_trim_r+0x94>)
  40feae:	682d      	ldr	r5, [r5, #0]
  40feb0:	f042 0201 	orr.w	r2, r2, #1
  40feb4:	1b40      	subs	r0, r0, r5
  40feb6:	605a      	str	r2, [r3, #4]
  40feb8:	6008      	str	r0, [r1, #0]
  40feba:	e7d5      	b.n	40fe68 <_malloc_trim_r+0x3c>
  40febc:	200005e0 	.word	0x200005e0
  40fec0:	20003f64 	.word	0x20003f64
  40fec4:	200009ec 	.word	0x200009ec

0040fec8 <_free_r>:
  40fec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fecc:	460d      	mov	r5, r1
  40fece:	4606      	mov	r6, r0
  40fed0:	2900      	cmp	r1, #0
  40fed2:	d055      	beq.n	40ff80 <_free_r+0xb8>
  40fed4:	f001 f9f6 	bl	4112c4 <__malloc_lock>
  40fed8:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40fedc:	f8df c170 	ldr.w	ip, [pc, #368]	; 410050 <_free_r+0x188>
  40fee0:	f1a5 0408 	sub.w	r4, r5, #8
  40fee4:	f021 0301 	bic.w	r3, r1, #1
  40fee8:	18e2      	adds	r2, r4, r3
  40feea:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40feee:	6857      	ldr	r7, [r2, #4]
  40fef0:	4290      	cmp	r0, r2
  40fef2:	f027 0703 	bic.w	r7, r7, #3
  40fef6:	d068      	beq.n	40ffca <_free_r+0x102>
  40fef8:	f011 0101 	ands.w	r1, r1, #1
  40fefc:	6057      	str	r7, [r2, #4]
  40fefe:	d032      	beq.n	40ff66 <_free_r+0x9e>
  40ff00:	2100      	movs	r1, #0
  40ff02:	19d0      	adds	r0, r2, r7
  40ff04:	6840      	ldr	r0, [r0, #4]
  40ff06:	07c0      	lsls	r0, r0, #31
  40ff08:	d406      	bmi.n	40ff18 <_free_r+0x50>
  40ff0a:	443b      	add	r3, r7
  40ff0c:	6890      	ldr	r0, [r2, #8]
  40ff0e:	2900      	cmp	r1, #0
  40ff10:	d04d      	beq.n	40ffae <_free_r+0xe6>
  40ff12:	68d2      	ldr	r2, [r2, #12]
  40ff14:	60c2      	str	r2, [r0, #12]
  40ff16:	6090      	str	r0, [r2, #8]
  40ff18:	f043 0201 	orr.w	r2, r3, #1
  40ff1c:	6062      	str	r2, [r4, #4]
  40ff1e:	50e3      	str	r3, [r4, r3]
  40ff20:	b9e1      	cbnz	r1, 40ff5c <_free_r+0x94>
  40ff22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40ff26:	d32d      	bcc.n	40ff84 <_free_r+0xbc>
  40ff28:	0a5a      	lsrs	r2, r3, #9
  40ff2a:	2a04      	cmp	r2, #4
  40ff2c:	d869      	bhi.n	410002 <_free_r+0x13a>
  40ff2e:	0998      	lsrs	r0, r3, #6
  40ff30:	3038      	adds	r0, #56	; 0x38
  40ff32:	0041      	lsls	r1, r0, #1
  40ff34:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40ff38:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40ff3c:	4944      	ldr	r1, [pc, #272]	; (410050 <_free_r+0x188>)
  40ff3e:	4562      	cmp	r2, ip
  40ff40:	d065      	beq.n	41000e <_free_r+0x146>
  40ff42:	6851      	ldr	r1, [r2, #4]
  40ff44:	f021 0103 	bic.w	r1, r1, #3
  40ff48:	428b      	cmp	r3, r1
  40ff4a:	d202      	bcs.n	40ff52 <_free_r+0x8a>
  40ff4c:	6892      	ldr	r2, [r2, #8]
  40ff4e:	4594      	cmp	ip, r2
  40ff50:	d1f7      	bne.n	40ff42 <_free_r+0x7a>
  40ff52:	68d3      	ldr	r3, [r2, #12]
  40ff54:	60e3      	str	r3, [r4, #12]
  40ff56:	60a2      	str	r2, [r4, #8]
  40ff58:	609c      	str	r4, [r3, #8]
  40ff5a:	60d4      	str	r4, [r2, #12]
  40ff5c:	4630      	mov	r0, r6
  40ff5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ff62:	f001 b9b1 	b.w	4112c8 <__malloc_unlock>
  40ff66:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40ff6a:	f10c 0808 	add.w	r8, ip, #8
  40ff6e:	1b64      	subs	r4, r4, r5
  40ff70:	68a0      	ldr	r0, [r4, #8]
  40ff72:	442b      	add	r3, r5
  40ff74:	4540      	cmp	r0, r8
  40ff76:	d042      	beq.n	40fffe <_free_r+0x136>
  40ff78:	68e5      	ldr	r5, [r4, #12]
  40ff7a:	60c5      	str	r5, [r0, #12]
  40ff7c:	60a8      	str	r0, [r5, #8]
  40ff7e:	e7c0      	b.n	40ff02 <_free_r+0x3a>
  40ff80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ff84:	08db      	lsrs	r3, r3, #3
  40ff86:	109a      	asrs	r2, r3, #2
  40ff88:	2001      	movs	r0, #1
  40ff8a:	4090      	lsls	r0, r2
  40ff8c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40ff90:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40ff94:	689a      	ldr	r2, [r3, #8]
  40ff96:	4301      	orrs	r1, r0
  40ff98:	60a2      	str	r2, [r4, #8]
  40ff9a:	60e3      	str	r3, [r4, #12]
  40ff9c:	f8cc 1004 	str.w	r1, [ip, #4]
  40ffa0:	4630      	mov	r0, r6
  40ffa2:	609c      	str	r4, [r3, #8]
  40ffa4:	60d4      	str	r4, [r2, #12]
  40ffa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ffaa:	f001 b98d 	b.w	4112c8 <__malloc_unlock>
  40ffae:	4d29      	ldr	r5, [pc, #164]	; (410054 <_free_r+0x18c>)
  40ffb0:	42a8      	cmp	r0, r5
  40ffb2:	d1ae      	bne.n	40ff12 <_free_r+0x4a>
  40ffb4:	f043 0201 	orr.w	r2, r3, #1
  40ffb8:	f8cc 4014 	str.w	r4, [ip, #20]
  40ffbc:	f8cc 4010 	str.w	r4, [ip, #16]
  40ffc0:	60e0      	str	r0, [r4, #12]
  40ffc2:	60a0      	str	r0, [r4, #8]
  40ffc4:	6062      	str	r2, [r4, #4]
  40ffc6:	50e3      	str	r3, [r4, r3]
  40ffc8:	e7c8      	b.n	40ff5c <_free_r+0x94>
  40ffca:	441f      	add	r7, r3
  40ffcc:	07cb      	lsls	r3, r1, #31
  40ffce:	d407      	bmi.n	40ffe0 <_free_r+0x118>
  40ffd0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40ffd4:	1a64      	subs	r4, r4, r1
  40ffd6:	68e3      	ldr	r3, [r4, #12]
  40ffd8:	68a2      	ldr	r2, [r4, #8]
  40ffda:	440f      	add	r7, r1
  40ffdc:	60d3      	str	r3, [r2, #12]
  40ffde:	609a      	str	r2, [r3, #8]
  40ffe0:	4b1d      	ldr	r3, [pc, #116]	; (410058 <_free_r+0x190>)
  40ffe2:	f047 0201 	orr.w	r2, r7, #1
  40ffe6:	681b      	ldr	r3, [r3, #0]
  40ffe8:	6062      	str	r2, [r4, #4]
  40ffea:	429f      	cmp	r7, r3
  40ffec:	f8cc 4008 	str.w	r4, [ip, #8]
  40fff0:	d3b4      	bcc.n	40ff5c <_free_r+0x94>
  40fff2:	4b1a      	ldr	r3, [pc, #104]	; (41005c <_free_r+0x194>)
  40fff4:	4630      	mov	r0, r6
  40fff6:	6819      	ldr	r1, [r3, #0]
  40fff8:	f7ff ff18 	bl	40fe2c <_malloc_trim_r>
  40fffc:	e7ae      	b.n	40ff5c <_free_r+0x94>
  40fffe:	2101      	movs	r1, #1
  410000:	e77f      	b.n	40ff02 <_free_r+0x3a>
  410002:	2a14      	cmp	r2, #20
  410004:	d80b      	bhi.n	41001e <_free_r+0x156>
  410006:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  41000a:	0041      	lsls	r1, r0, #1
  41000c:	e792      	b.n	40ff34 <_free_r+0x6c>
  41000e:	1080      	asrs	r0, r0, #2
  410010:	2501      	movs	r5, #1
  410012:	4085      	lsls	r5, r0
  410014:	6848      	ldr	r0, [r1, #4]
  410016:	4613      	mov	r3, r2
  410018:	4328      	orrs	r0, r5
  41001a:	6048      	str	r0, [r1, #4]
  41001c:	e79a      	b.n	40ff54 <_free_r+0x8c>
  41001e:	2a54      	cmp	r2, #84	; 0x54
  410020:	d803      	bhi.n	41002a <_free_r+0x162>
  410022:	0b18      	lsrs	r0, r3, #12
  410024:	306e      	adds	r0, #110	; 0x6e
  410026:	0041      	lsls	r1, r0, #1
  410028:	e784      	b.n	40ff34 <_free_r+0x6c>
  41002a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  41002e:	d803      	bhi.n	410038 <_free_r+0x170>
  410030:	0bd8      	lsrs	r0, r3, #15
  410032:	3077      	adds	r0, #119	; 0x77
  410034:	0041      	lsls	r1, r0, #1
  410036:	e77d      	b.n	40ff34 <_free_r+0x6c>
  410038:	f240 5154 	movw	r1, #1364	; 0x554
  41003c:	428a      	cmp	r2, r1
  41003e:	d803      	bhi.n	410048 <_free_r+0x180>
  410040:	0c98      	lsrs	r0, r3, #18
  410042:	307c      	adds	r0, #124	; 0x7c
  410044:	0041      	lsls	r1, r0, #1
  410046:	e775      	b.n	40ff34 <_free_r+0x6c>
  410048:	21fc      	movs	r1, #252	; 0xfc
  41004a:	207e      	movs	r0, #126	; 0x7e
  41004c:	e772      	b.n	40ff34 <_free_r+0x6c>
  41004e:	bf00      	nop
  410050:	200005e0 	.word	0x200005e0
  410054:	200005e8 	.word	0x200005e8
  410058:	200009e8 	.word	0x200009e8
  41005c:	20003f60 	.word	0x20003f60

00410060 <__sfvwrite_r>:
  410060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410064:	6893      	ldr	r3, [r2, #8]
  410066:	b083      	sub	sp, #12
  410068:	4616      	mov	r6, r2
  41006a:	4681      	mov	r9, r0
  41006c:	460c      	mov	r4, r1
  41006e:	b32b      	cbz	r3, 4100bc <__sfvwrite_r+0x5c>
  410070:	898b      	ldrh	r3, [r1, #12]
  410072:	0719      	lsls	r1, r3, #28
  410074:	d526      	bpl.n	4100c4 <__sfvwrite_r+0x64>
  410076:	6922      	ldr	r2, [r4, #16]
  410078:	b322      	cbz	r2, 4100c4 <__sfvwrite_r+0x64>
  41007a:	f003 0202 	and.w	r2, r3, #2
  41007e:	b292      	uxth	r2, r2
  410080:	6835      	ldr	r5, [r6, #0]
  410082:	2a00      	cmp	r2, #0
  410084:	d02c      	beq.n	4100e0 <__sfvwrite_r+0x80>
  410086:	f04f 0a00 	mov.w	sl, #0
  41008a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 410374 <__sfvwrite_r+0x314>
  41008e:	46d0      	mov	r8, sl
  410090:	45d8      	cmp	r8, fp
  410092:	bf34      	ite	cc
  410094:	4643      	movcc	r3, r8
  410096:	465b      	movcs	r3, fp
  410098:	4652      	mov	r2, sl
  41009a:	4648      	mov	r0, r9
  41009c:	f1b8 0f00 	cmp.w	r8, #0
  4100a0:	d04f      	beq.n	410142 <__sfvwrite_r+0xe2>
  4100a2:	69e1      	ldr	r1, [r4, #28]
  4100a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4100a6:	47b8      	blx	r7
  4100a8:	2800      	cmp	r0, #0
  4100aa:	dd56      	ble.n	41015a <__sfvwrite_r+0xfa>
  4100ac:	68b3      	ldr	r3, [r6, #8]
  4100ae:	4482      	add	sl, r0
  4100b0:	1a1b      	subs	r3, r3, r0
  4100b2:	ebc0 0808 	rsb	r8, r0, r8
  4100b6:	60b3      	str	r3, [r6, #8]
  4100b8:	2b00      	cmp	r3, #0
  4100ba:	d1e9      	bne.n	410090 <__sfvwrite_r+0x30>
  4100bc:	2000      	movs	r0, #0
  4100be:	b003      	add	sp, #12
  4100c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4100c4:	4648      	mov	r0, r9
  4100c6:	4621      	mov	r1, r4
  4100c8:	f7fe fcd0 	bl	40ea6c <__swsetup_r>
  4100cc:	2800      	cmp	r0, #0
  4100ce:	f040 8148 	bne.w	410362 <__sfvwrite_r+0x302>
  4100d2:	89a3      	ldrh	r3, [r4, #12]
  4100d4:	6835      	ldr	r5, [r6, #0]
  4100d6:	f003 0202 	and.w	r2, r3, #2
  4100da:	b292      	uxth	r2, r2
  4100dc:	2a00      	cmp	r2, #0
  4100de:	d1d2      	bne.n	410086 <__sfvwrite_r+0x26>
  4100e0:	f013 0a01 	ands.w	sl, r3, #1
  4100e4:	d142      	bne.n	41016c <__sfvwrite_r+0x10c>
  4100e6:	46d0      	mov	r8, sl
  4100e8:	f1b8 0f00 	cmp.w	r8, #0
  4100ec:	d023      	beq.n	410136 <__sfvwrite_r+0xd6>
  4100ee:	059a      	lsls	r2, r3, #22
  4100f0:	68a7      	ldr	r7, [r4, #8]
  4100f2:	d576      	bpl.n	4101e2 <__sfvwrite_r+0x182>
  4100f4:	45b8      	cmp	r8, r7
  4100f6:	f0c0 80a4 	bcc.w	410242 <__sfvwrite_r+0x1e2>
  4100fa:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4100fe:	f040 80b2 	bne.w	410266 <__sfvwrite_r+0x206>
  410102:	6820      	ldr	r0, [r4, #0]
  410104:	46bb      	mov	fp, r7
  410106:	4651      	mov	r1, sl
  410108:	465a      	mov	r2, fp
  41010a:	f001 f875 	bl	4111f8 <memmove>
  41010e:	68a2      	ldr	r2, [r4, #8]
  410110:	6821      	ldr	r1, [r4, #0]
  410112:	1bd2      	subs	r2, r2, r7
  410114:	eb01 030b 	add.w	r3, r1, fp
  410118:	60a2      	str	r2, [r4, #8]
  41011a:	6023      	str	r3, [r4, #0]
  41011c:	4642      	mov	r2, r8
  41011e:	68b3      	ldr	r3, [r6, #8]
  410120:	4492      	add	sl, r2
  410122:	1a9b      	subs	r3, r3, r2
  410124:	ebc2 0808 	rsb	r8, r2, r8
  410128:	60b3      	str	r3, [r6, #8]
  41012a:	2b00      	cmp	r3, #0
  41012c:	d0c6      	beq.n	4100bc <__sfvwrite_r+0x5c>
  41012e:	89a3      	ldrh	r3, [r4, #12]
  410130:	f1b8 0f00 	cmp.w	r8, #0
  410134:	d1db      	bne.n	4100ee <__sfvwrite_r+0x8e>
  410136:	f8d5 a000 	ldr.w	sl, [r5]
  41013a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  41013e:	3508      	adds	r5, #8
  410140:	e7d2      	b.n	4100e8 <__sfvwrite_r+0x88>
  410142:	f8d5 a000 	ldr.w	sl, [r5]
  410146:	f8d5 8004 	ldr.w	r8, [r5, #4]
  41014a:	3508      	adds	r5, #8
  41014c:	e7a0      	b.n	410090 <__sfvwrite_r+0x30>
  41014e:	4648      	mov	r0, r9
  410150:	4621      	mov	r1, r4
  410152:	f7ff fd59 	bl	40fc08 <_fflush_r>
  410156:	2800      	cmp	r0, #0
  410158:	d059      	beq.n	41020e <__sfvwrite_r+0x1ae>
  41015a:	89a3      	ldrh	r3, [r4, #12]
  41015c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410160:	f04f 30ff 	mov.w	r0, #4294967295
  410164:	81a3      	strh	r3, [r4, #12]
  410166:	b003      	add	sp, #12
  410168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41016c:	4692      	mov	sl, r2
  41016e:	9201      	str	r2, [sp, #4]
  410170:	4693      	mov	fp, r2
  410172:	4690      	mov	r8, r2
  410174:	f1b8 0f00 	cmp.w	r8, #0
  410178:	d02b      	beq.n	4101d2 <__sfvwrite_r+0x172>
  41017a:	9f01      	ldr	r7, [sp, #4]
  41017c:	2f00      	cmp	r7, #0
  41017e:	d064      	beq.n	41024a <__sfvwrite_r+0x1ea>
  410180:	6820      	ldr	r0, [r4, #0]
  410182:	6921      	ldr	r1, [r4, #16]
  410184:	45c2      	cmp	sl, r8
  410186:	bf34      	ite	cc
  410188:	4653      	movcc	r3, sl
  41018a:	4643      	movcs	r3, r8
  41018c:	4288      	cmp	r0, r1
  41018e:	461f      	mov	r7, r3
  410190:	f8d4 c008 	ldr.w	ip, [r4, #8]
  410194:	6962      	ldr	r2, [r4, #20]
  410196:	d903      	bls.n	4101a0 <__sfvwrite_r+0x140>
  410198:	4494      	add	ip, r2
  41019a:	4563      	cmp	r3, ip
  41019c:	f300 80ae 	bgt.w	4102fc <__sfvwrite_r+0x29c>
  4101a0:	4293      	cmp	r3, r2
  4101a2:	db36      	blt.n	410212 <__sfvwrite_r+0x1b2>
  4101a4:	4613      	mov	r3, r2
  4101a6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4101a8:	4648      	mov	r0, r9
  4101aa:	69e1      	ldr	r1, [r4, #28]
  4101ac:	465a      	mov	r2, fp
  4101ae:	47b8      	blx	r7
  4101b0:	1e07      	subs	r7, r0, #0
  4101b2:	ddd2      	ble.n	41015a <__sfvwrite_r+0xfa>
  4101b4:	ebba 0a07 	subs.w	sl, sl, r7
  4101b8:	d03a      	beq.n	410230 <__sfvwrite_r+0x1d0>
  4101ba:	68b3      	ldr	r3, [r6, #8]
  4101bc:	44bb      	add	fp, r7
  4101be:	1bdb      	subs	r3, r3, r7
  4101c0:	ebc7 0808 	rsb	r8, r7, r8
  4101c4:	60b3      	str	r3, [r6, #8]
  4101c6:	2b00      	cmp	r3, #0
  4101c8:	f43f af78 	beq.w	4100bc <__sfvwrite_r+0x5c>
  4101cc:	f1b8 0f00 	cmp.w	r8, #0
  4101d0:	d1d3      	bne.n	41017a <__sfvwrite_r+0x11a>
  4101d2:	2700      	movs	r7, #0
  4101d4:	f8d5 b000 	ldr.w	fp, [r5]
  4101d8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4101dc:	9701      	str	r7, [sp, #4]
  4101de:	3508      	adds	r5, #8
  4101e0:	e7c8      	b.n	410174 <__sfvwrite_r+0x114>
  4101e2:	6820      	ldr	r0, [r4, #0]
  4101e4:	6923      	ldr	r3, [r4, #16]
  4101e6:	4298      	cmp	r0, r3
  4101e8:	d802      	bhi.n	4101f0 <__sfvwrite_r+0x190>
  4101ea:	6963      	ldr	r3, [r4, #20]
  4101ec:	4598      	cmp	r8, r3
  4101ee:	d272      	bcs.n	4102d6 <__sfvwrite_r+0x276>
  4101f0:	45b8      	cmp	r8, r7
  4101f2:	bf38      	it	cc
  4101f4:	4647      	movcc	r7, r8
  4101f6:	463a      	mov	r2, r7
  4101f8:	4651      	mov	r1, sl
  4101fa:	f000 fffd 	bl	4111f8 <memmove>
  4101fe:	68a3      	ldr	r3, [r4, #8]
  410200:	6822      	ldr	r2, [r4, #0]
  410202:	1bdb      	subs	r3, r3, r7
  410204:	443a      	add	r2, r7
  410206:	60a3      	str	r3, [r4, #8]
  410208:	6022      	str	r2, [r4, #0]
  41020a:	2b00      	cmp	r3, #0
  41020c:	d09f      	beq.n	41014e <__sfvwrite_r+0xee>
  41020e:	463a      	mov	r2, r7
  410210:	e785      	b.n	41011e <__sfvwrite_r+0xbe>
  410212:	461a      	mov	r2, r3
  410214:	4659      	mov	r1, fp
  410216:	9300      	str	r3, [sp, #0]
  410218:	f000 ffee 	bl	4111f8 <memmove>
  41021c:	9b00      	ldr	r3, [sp, #0]
  41021e:	68a1      	ldr	r1, [r4, #8]
  410220:	6822      	ldr	r2, [r4, #0]
  410222:	1ac9      	subs	r1, r1, r3
  410224:	ebba 0a07 	subs.w	sl, sl, r7
  410228:	4413      	add	r3, r2
  41022a:	60a1      	str	r1, [r4, #8]
  41022c:	6023      	str	r3, [r4, #0]
  41022e:	d1c4      	bne.n	4101ba <__sfvwrite_r+0x15a>
  410230:	4648      	mov	r0, r9
  410232:	4621      	mov	r1, r4
  410234:	f7ff fce8 	bl	40fc08 <_fflush_r>
  410238:	2800      	cmp	r0, #0
  41023a:	d18e      	bne.n	41015a <__sfvwrite_r+0xfa>
  41023c:	f8cd a004 	str.w	sl, [sp, #4]
  410240:	e7bb      	b.n	4101ba <__sfvwrite_r+0x15a>
  410242:	6820      	ldr	r0, [r4, #0]
  410244:	4647      	mov	r7, r8
  410246:	46c3      	mov	fp, r8
  410248:	e75d      	b.n	410106 <__sfvwrite_r+0xa6>
  41024a:	4658      	mov	r0, fp
  41024c:	210a      	movs	r1, #10
  41024e:	4642      	mov	r2, r8
  410250:	f000 ff88 	bl	411164 <memchr>
  410254:	2800      	cmp	r0, #0
  410256:	d07f      	beq.n	410358 <__sfvwrite_r+0x2f8>
  410258:	f100 0a01 	add.w	sl, r0, #1
  41025c:	2701      	movs	r7, #1
  41025e:	ebcb 0a0a 	rsb	sl, fp, sl
  410262:	9701      	str	r7, [sp, #4]
  410264:	e78c      	b.n	410180 <__sfvwrite_r+0x120>
  410266:	6822      	ldr	r2, [r4, #0]
  410268:	6921      	ldr	r1, [r4, #16]
  41026a:	6967      	ldr	r7, [r4, #20]
  41026c:	ebc1 0c02 	rsb	ip, r1, r2
  410270:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  410274:	f10c 0201 	add.w	r2, ip, #1
  410278:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  41027c:	4442      	add	r2, r8
  41027e:	107f      	asrs	r7, r7, #1
  410280:	4297      	cmp	r7, r2
  410282:	bf34      	ite	cc
  410284:	4617      	movcc	r7, r2
  410286:	463a      	movcs	r2, r7
  410288:	055b      	lsls	r3, r3, #21
  41028a:	d54f      	bpl.n	41032c <__sfvwrite_r+0x2cc>
  41028c:	4611      	mov	r1, r2
  41028e:	4648      	mov	r0, r9
  410290:	f8cd c000 	str.w	ip, [sp]
  410294:	f000 fcca 	bl	410c2c <_malloc_r>
  410298:	f8dd c000 	ldr.w	ip, [sp]
  41029c:	4683      	mov	fp, r0
  41029e:	2800      	cmp	r0, #0
  4102a0:	d062      	beq.n	410368 <__sfvwrite_r+0x308>
  4102a2:	4662      	mov	r2, ip
  4102a4:	6921      	ldr	r1, [r4, #16]
  4102a6:	f8cd c000 	str.w	ip, [sp]
  4102aa:	f7fa fe39 	bl	40af20 <memcpy>
  4102ae:	89a2      	ldrh	r2, [r4, #12]
  4102b0:	f8dd c000 	ldr.w	ip, [sp]
  4102b4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4102b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4102bc:	81a2      	strh	r2, [r4, #12]
  4102be:	eb0b 000c 	add.w	r0, fp, ip
  4102c2:	ebcc 0207 	rsb	r2, ip, r7
  4102c6:	f8c4 b010 	str.w	fp, [r4, #16]
  4102ca:	6167      	str	r7, [r4, #20]
  4102cc:	6020      	str	r0, [r4, #0]
  4102ce:	60a2      	str	r2, [r4, #8]
  4102d0:	4647      	mov	r7, r8
  4102d2:	46c3      	mov	fp, r8
  4102d4:	e717      	b.n	410106 <__sfvwrite_r+0xa6>
  4102d6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  4102da:	4590      	cmp	r8, r2
  4102dc:	bf38      	it	cc
  4102de:	4642      	movcc	r2, r8
  4102e0:	fb92 f2f3 	sdiv	r2, r2, r3
  4102e4:	fb02 f303 	mul.w	r3, r2, r3
  4102e8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4102ea:	4648      	mov	r0, r9
  4102ec:	69e1      	ldr	r1, [r4, #28]
  4102ee:	4652      	mov	r2, sl
  4102f0:	47b8      	blx	r7
  4102f2:	2800      	cmp	r0, #0
  4102f4:	f77f af31 	ble.w	41015a <__sfvwrite_r+0xfa>
  4102f8:	4602      	mov	r2, r0
  4102fa:	e710      	b.n	41011e <__sfvwrite_r+0xbe>
  4102fc:	4662      	mov	r2, ip
  4102fe:	4659      	mov	r1, fp
  410300:	f8cd c000 	str.w	ip, [sp]
  410304:	f000 ff78 	bl	4111f8 <memmove>
  410308:	f8dd c000 	ldr.w	ip, [sp]
  41030c:	6823      	ldr	r3, [r4, #0]
  41030e:	4648      	mov	r0, r9
  410310:	4463      	add	r3, ip
  410312:	6023      	str	r3, [r4, #0]
  410314:	4621      	mov	r1, r4
  410316:	f8cd c000 	str.w	ip, [sp]
  41031a:	f7ff fc75 	bl	40fc08 <_fflush_r>
  41031e:	f8dd c000 	ldr.w	ip, [sp]
  410322:	2800      	cmp	r0, #0
  410324:	f47f af19 	bne.w	41015a <__sfvwrite_r+0xfa>
  410328:	4667      	mov	r7, ip
  41032a:	e743      	b.n	4101b4 <__sfvwrite_r+0x154>
  41032c:	4648      	mov	r0, r9
  41032e:	f8cd c000 	str.w	ip, [sp]
  410332:	f001 fc19 	bl	411b68 <_realloc_r>
  410336:	f8dd c000 	ldr.w	ip, [sp]
  41033a:	4683      	mov	fp, r0
  41033c:	2800      	cmp	r0, #0
  41033e:	d1be      	bne.n	4102be <__sfvwrite_r+0x25e>
  410340:	4648      	mov	r0, r9
  410342:	6921      	ldr	r1, [r4, #16]
  410344:	f7ff fdc0 	bl	40fec8 <_free_r>
  410348:	89a3      	ldrh	r3, [r4, #12]
  41034a:	220c      	movs	r2, #12
  41034c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  410350:	b29b      	uxth	r3, r3
  410352:	f8c9 2000 	str.w	r2, [r9]
  410356:	e701      	b.n	41015c <__sfvwrite_r+0xfc>
  410358:	2701      	movs	r7, #1
  41035a:	f108 0a01 	add.w	sl, r8, #1
  41035e:	9701      	str	r7, [sp, #4]
  410360:	e70e      	b.n	410180 <__sfvwrite_r+0x120>
  410362:	f04f 30ff 	mov.w	r0, #4294967295
  410366:	e6aa      	b.n	4100be <__sfvwrite_r+0x5e>
  410368:	230c      	movs	r3, #12
  41036a:	f8c9 3000 	str.w	r3, [r9]
  41036e:	89a3      	ldrh	r3, [r4, #12]
  410370:	e6f4      	b.n	41015c <__sfvwrite_r+0xfc>
  410372:	bf00      	nop
  410374:	7ffffc00 	.word	0x7ffffc00

00410378 <_fwalk>:
  410378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41037c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  410380:	4688      	mov	r8, r1
  410382:	d019      	beq.n	4103b8 <_fwalk+0x40>
  410384:	2600      	movs	r6, #0
  410386:	687d      	ldr	r5, [r7, #4]
  410388:	68bc      	ldr	r4, [r7, #8]
  41038a:	3d01      	subs	r5, #1
  41038c:	d40e      	bmi.n	4103ac <_fwalk+0x34>
  41038e:	89a3      	ldrh	r3, [r4, #12]
  410390:	3d01      	subs	r5, #1
  410392:	2b01      	cmp	r3, #1
  410394:	d906      	bls.n	4103a4 <_fwalk+0x2c>
  410396:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  41039a:	4620      	mov	r0, r4
  41039c:	3301      	adds	r3, #1
  41039e:	d001      	beq.n	4103a4 <_fwalk+0x2c>
  4103a0:	47c0      	blx	r8
  4103a2:	4306      	orrs	r6, r0
  4103a4:	1c6b      	adds	r3, r5, #1
  4103a6:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4103aa:	d1f0      	bne.n	41038e <_fwalk+0x16>
  4103ac:	683f      	ldr	r7, [r7, #0]
  4103ae:	2f00      	cmp	r7, #0
  4103b0:	d1e9      	bne.n	410386 <_fwalk+0xe>
  4103b2:	4630      	mov	r0, r6
  4103b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4103b8:	463e      	mov	r6, r7
  4103ba:	4630      	mov	r0, r6
  4103bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004103c0 <rshift>:
  4103c0:	6902      	ldr	r2, [r0, #16]
  4103c2:	114b      	asrs	r3, r1, #5
  4103c4:	4293      	cmp	r3, r2
  4103c6:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  4103ca:	f100 0814 	add.w	r8, r0, #20
  4103ce:	da28      	bge.n	410422 <rshift+0x62>
  4103d0:	f011 0c1f 	ands.w	ip, r1, #31
  4103d4:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  4103d8:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  4103dc:	d028      	beq.n	410430 <rshift+0x70>
  4103de:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  4103e2:	1d3b      	adds	r3, r7, #4
  4103e4:	429a      	cmp	r2, r3
  4103e6:	fa24 f40c 	lsr.w	r4, r4, ip
  4103ea:	f1cc 0120 	rsb	r1, ip, #32
  4103ee:	d935      	bls.n	41045c <rshift+0x9c>
  4103f0:	4645      	mov	r5, r8
  4103f2:	681e      	ldr	r6, [r3, #0]
  4103f4:	408e      	lsls	r6, r1
  4103f6:	4334      	orrs	r4, r6
  4103f8:	f845 4b04 	str.w	r4, [r5], #4
  4103fc:	f853 4b04 	ldr.w	r4, [r3], #4
  410400:	4293      	cmp	r3, r2
  410402:	fa24 f40c 	lsr.w	r4, r4, ip
  410406:	d3f4      	bcc.n	4103f2 <rshift+0x32>
  410408:	1bd3      	subs	r3, r2, r7
  41040a:	3b05      	subs	r3, #5
  41040c:	f023 0303 	bic.w	r3, r3, #3
  410410:	3304      	adds	r3, #4
  410412:	4443      	add	r3, r8
  410414:	601c      	str	r4, [r3, #0]
  410416:	b104      	cbz	r4, 41041a <rshift+0x5a>
  410418:	3304      	adds	r3, #4
  41041a:	ebc8 0303 	rsb	r3, r8, r3
  41041e:	109b      	asrs	r3, r3, #2
  410420:	e016      	b.n	410450 <rshift+0x90>
  410422:	2300      	movs	r3, #0
  410424:	6103      	str	r3, [r0, #16]
  410426:	2300      	movs	r3, #0
  410428:	6143      	str	r3, [r0, #20]
  41042a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  41042e:	4770      	bx	lr
  410430:	42ba      	cmp	r2, r7
  410432:	d9f6      	bls.n	410422 <rshift+0x62>
  410434:	4641      	mov	r1, r8
  410436:	463b      	mov	r3, r7
  410438:	f853 4b04 	ldr.w	r4, [r3], #4
  41043c:	429a      	cmp	r2, r3
  41043e:	f841 4b04 	str.w	r4, [r1], #4
  410442:	d8f9      	bhi.n	410438 <rshift+0x78>
  410444:	43fb      	mvns	r3, r7
  410446:	4413      	add	r3, r2
  410448:	f023 0303 	bic.w	r3, r3, #3
  41044c:	3304      	adds	r3, #4
  41044e:	109b      	asrs	r3, r3, #2
  410450:	6103      	str	r3, [r0, #16]
  410452:	2b00      	cmp	r3, #0
  410454:	d0e7      	beq.n	410426 <rshift+0x66>
  410456:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  41045a:	4770      	bx	lr
  41045c:	4643      	mov	r3, r8
  41045e:	e7d9      	b.n	410414 <rshift+0x54>

00410460 <__gethex>:
  410460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410464:	b08b      	sub	sp, #44	; 0x2c
  410466:	4688      	mov	r8, r1
  410468:	9206      	str	r2, [sp, #24]
  41046a:	9309      	str	r3, [sp, #36]	; 0x24
  41046c:	9007      	str	r0, [sp, #28]
  41046e:	f000 fb61 	bl	410b34 <_localeconv_r>
  410472:	6800      	ldr	r0, [r0, #0]
  410474:	9002      	str	r0, [sp, #8]
  410476:	f7fb f859 	bl	40b52c <strlen>
  41047a:	f8d8 3000 	ldr.w	r3, [r8]
  41047e:	9902      	ldr	r1, [sp, #8]
  410480:	789a      	ldrb	r2, [r3, #2]
  410482:	4401      	add	r1, r0
  410484:	2a30      	cmp	r2, #48	; 0x30
  410486:	9003      	str	r0, [sp, #12]
  410488:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  41048c:	f103 0502 	add.w	r5, r3, #2
  410490:	f040 81a4 	bne.w	4107dc <__gethex+0x37c>
  410494:	3303      	adds	r3, #3
  410496:	2700      	movs	r7, #0
  410498:	461d      	mov	r5, r3
  41049a:	f813 2b01 	ldrb.w	r2, [r3], #1
  41049e:	3701      	adds	r7, #1
  4104a0:	2a30      	cmp	r2, #48	; 0x30
  4104a2:	d0f9      	beq.n	410498 <__gethex+0x38>
  4104a4:	4eb0      	ldr	r6, [pc, #704]	; (410768 <__gethex+0x308>)
  4104a6:	5cb4      	ldrb	r4, [r6, r2]
  4104a8:	2c00      	cmp	r4, #0
  4104aa:	f000 80f3 	beq.w	410694 <__gethex+0x234>
  4104ae:	782b      	ldrb	r3, [r5, #0]
  4104b0:	f04f 0900 	mov.w	r9, #0
  4104b4:	5cf3      	ldrb	r3, [r6, r3]
  4104b6:	46cb      	mov	fp, r9
  4104b8:	2b00      	cmp	r3, #0
  4104ba:	f000 8197 	beq.w	4107ec <__gethex+0x38c>
  4104be:	1c6b      	adds	r3, r5, #1
  4104c0:	781a      	ldrb	r2, [r3, #0]
  4104c2:	461c      	mov	r4, r3
  4104c4:	5cb2      	ldrb	r2, [r6, r2]
  4104c6:	3301      	adds	r3, #1
  4104c8:	2a00      	cmp	r2, #0
  4104ca:	d1f9      	bne.n	4104c0 <__gethex+0x60>
  4104cc:	4620      	mov	r0, r4
  4104ce:	9902      	ldr	r1, [sp, #8]
  4104d0:	9a03      	ldr	r2, [sp, #12]
  4104d2:	f7fb f85b 	bl	40b58c <strncmp>
  4104d6:	b1e0      	cbz	r0, 410512 <__gethex+0xb2>
  4104d8:	7823      	ldrb	r3, [r4, #0]
  4104da:	f1bb 0f00 	cmp.w	fp, #0
  4104de:	f000 816b 	beq.w	4107b8 <__gethex+0x358>
  4104e2:	ebc4 0b0b 	rsb	fp, r4, fp
  4104e6:	ea4f 028b 	mov.w	r2, fp, lsl #2
  4104ea:	9204      	str	r2, [sp, #16]
  4104ec:	2b50      	cmp	r3, #80	; 0x50
  4104ee:	f000 809e 	beq.w	41062e <__gethex+0x1ce>
  4104f2:	2b70      	cmp	r3, #112	; 0x70
  4104f4:	f000 809b 	beq.w	41062e <__gethex+0x1ce>
  4104f8:	4623      	mov	r3, r4
  4104fa:	f8c8 3000 	str.w	r3, [r8]
  4104fe:	f1b9 0f00 	cmp.w	r9, #0
  410502:	d00c      	beq.n	41051e <__gethex+0xbe>
  410504:	2f00      	cmp	r7, #0
  410506:	bf0c      	ite	eq
  410508:	2006      	moveq	r0, #6
  41050a:	2000      	movne	r0, #0
  41050c:	b00b      	add	sp, #44	; 0x2c
  41050e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410512:	f1bb 0f00 	cmp.w	fp, #0
  410516:	f000 818b 	beq.w	410830 <__gethex+0x3d0>
  41051a:	7823      	ldrb	r3, [r4, #0]
  41051c:	e7e1      	b.n	4104e2 <__gethex+0x82>
  41051e:	1b63      	subs	r3, r4, r5
  410520:	3b01      	subs	r3, #1
  410522:	2b07      	cmp	r3, #7
  410524:	4649      	mov	r1, r9
  410526:	dd04      	ble.n	410532 <__gethex+0xd2>
  410528:	105b      	asrs	r3, r3, #1
  41052a:	2b07      	cmp	r3, #7
  41052c:	f101 0101 	add.w	r1, r1, #1
  410530:	dcfa      	bgt.n	410528 <__gethex+0xc8>
  410532:	9807      	ldr	r0, [sp, #28]
  410534:	f000 feca 	bl	4112cc <_Balloc>
  410538:	42a5      	cmp	r5, r4
  41053a:	f100 0314 	add.w	r3, r0, #20
  41053e:	9005      	str	r0, [sp, #20]
  410540:	9308      	str	r3, [sp, #32]
  410542:	f080 81cc 	bcs.w	4108de <__gethex+0x47e>
  410546:	469b      	mov	fp, r3
  410548:	9b03      	ldr	r3, [sp, #12]
  41054a:	f04f 0900 	mov.w	r9, #0
  41054e:	464f      	mov	r7, r9
  410550:	f1c3 0c01 	rsb	ip, r3, #1
  410554:	e00f      	b.n	410576 <__gethex+0x116>
  410556:	2f20      	cmp	r7, #32
  410558:	d060      	beq.n	41061c <__gethex+0x1bc>
  41055a:	463a      	mov	r2, r7
  41055c:	3704      	adds	r7, #4
  41055e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  410562:	4545      	cmp	r5, r8
  410564:	5cf3      	ldrb	r3, [r6, r3]
  410566:	f003 030f 	and.w	r3, r3, #15
  41056a:	fa03 f302 	lsl.w	r3, r3, r2
  41056e:	ea49 0903 	orr.w	r9, r9, r3
  410572:	d21a      	bcs.n	4105aa <__gethex+0x14a>
  410574:	4644      	mov	r4, r8
  410576:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  41057a:	f104 38ff 	add.w	r8, r4, #4294967295
  41057e:	4553      	cmp	r3, sl
  410580:	d1e9      	bne.n	410556 <__gethex+0xf6>
  410582:	eb08 030c 	add.w	r3, r8, ip
  410586:	429d      	cmp	r5, r3
  410588:	d8e5      	bhi.n	410556 <__gethex+0xf6>
  41058a:	4618      	mov	r0, r3
  41058c:	9902      	ldr	r1, [sp, #8]
  41058e:	9a03      	ldr	r2, [sp, #12]
  410590:	9301      	str	r3, [sp, #4]
  410592:	f8cd c000 	str.w	ip, [sp]
  410596:	f7fa fff9 	bl	40b58c <strncmp>
  41059a:	9b01      	ldr	r3, [sp, #4]
  41059c:	f8dd c000 	ldr.w	ip, [sp]
  4105a0:	2800      	cmp	r0, #0
  4105a2:	d1d8      	bne.n	410556 <__gethex+0xf6>
  4105a4:	4698      	mov	r8, r3
  4105a6:	4545      	cmp	r5, r8
  4105a8:	d3e4      	bcc.n	410574 <__gethex+0x114>
  4105aa:	9b08      	ldr	r3, [sp, #32]
  4105ac:	f84b 9b04 	str.w	r9, [fp], #4
  4105b0:	9805      	ldr	r0, [sp, #20]
  4105b2:	ebc3 0b0b 	rsb	fp, r3, fp
  4105b6:	ea4f 03ab 	mov.w	r3, fp, asr #2
  4105ba:	6103      	str	r3, [r0, #16]
  4105bc:	4648      	mov	r0, r9
  4105be:	015d      	lsls	r5, r3, #5
  4105c0:	f000 ff4a 	bl	411458 <__hi0bits>
  4105c4:	9906      	ldr	r1, [sp, #24]
  4105c6:	1a28      	subs	r0, r5, r0
  4105c8:	680c      	ldr	r4, [r1, #0]
  4105ca:	42a0      	cmp	r0, r4
  4105cc:	f300 80ce 	bgt.w	41076c <__gethex+0x30c>
  4105d0:	f2c0 80f5 	blt.w	4107be <__gethex+0x35e>
  4105d4:	2600      	movs	r6, #0
  4105d6:	9806      	ldr	r0, [sp, #24]
  4105d8:	9904      	ldr	r1, [sp, #16]
  4105da:	6883      	ldr	r3, [r0, #8]
  4105dc:	4299      	cmp	r1, r3
  4105de:	f300 8091 	bgt.w	410704 <__gethex+0x2a4>
  4105e2:	9806      	ldr	r0, [sp, #24]
  4105e4:	9904      	ldr	r1, [sp, #16]
  4105e6:	6843      	ldr	r3, [r0, #4]
  4105e8:	4299      	cmp	r1, r3
  4105ea:	f280 80a1 	bge.w	410730 <__gethex+0x2d0>
  4105ee:	1a5d      	subs	r5, r3, r1
  4105f0:	42ac      	cmp	r4, r5
  4105f2:	f300 80fd 	bgt.w	4107f0 <__gethex+0x390>
  4105f6:	68c2      	ldr	r2, [r0, #12]
  4105f8:	2a02      	cmp	r2, #2
  4105fa:	f000 8186 	beq.w	41090a <__gethex+0x4aa>
  4105fe:	2a03      	cmp	r2, #3
  410600:	f000 8154 	beq.w	4108ac <__gethex+0x44c>
  410604:	2a01      	cmp	r2, #1
  410606:	f000 8171 	beq.w	4108ec <__gethex+0x48c>
  41060a:	9807      	ldr	r0, [sp, #28]
  41060c:	9905      	ldr	r1, [sp, #20]
  41060e:	f000 fe83 	bl	411318 <_Bfree>
  410612:	9a14      	ldr	r2, [sp, #80]	; 0x50
  410614:	2300      	movs	r3, #0
  410616:	6013      	str	r3, [r2, #0]
  410618:	2050      	movs	r0, #80	; 0x50
  41061a:	e777      	b.n	41050c <__gethex+0xac>
  41061c:	f8cb 9000 	str.w	r9, [fp]
  410620:	f04f 0900 	mov.w	r9, #0
  410624:	f10b 0b04 	add.w	fp, fp, #4
  410628:	464a      	mov	r2, r9
  41062a:	2704      	movs	r7, #4
  41062c:	e797      	b.n	41055e <__gethex+0xfe>
  41062e:	7863      	ldrb	r3, [r4, #1]
  410630:	2b2b      	cmp	r3, #43	; 0x2b
  410632:	f000 8096 	beq.w	410762 <__gethex+0x302>
  410636:	2b2d      	cmp	r3, #45	; 0x2d
  410638:	d06f      	beq.n	41071a <__gethex+0x2ba>
  41063a:	1c60      	adds	r0, r4, #1
  41063c:	f04f 0b00 	mov.w	fp, #0
  410640:	5cf2      	ldrb	r2, [r6, r3]
  410642:	4b49      	ldr	r3, [pc, #292]	; (410768 <__gethex+0x308>)
  410644:	1e51      	subs	r1, r2, #1
  410646:	2918      	cmp	r1, #24
  410648:	f63f af56 	bhi.w	4104f8 <__gethex+0x98>
  41064c:	7841      	ldrb	r1, [r0, #1]
  41064e:	3a10      	subs	r2, #16
  410650:	5c59      	ldrb	r1, [r3, r1]
  410652:	1c43      	adds	r3, r0, #1
  410654:	f101 3cff 	add.w	ip, r1, #4294967295
  410658:	f1bc 0f18 	cmp.w	ip, #24
  41065c:	d812      	bhi.n	410684 <__gethex+0x224>
  41065e:	3002      	adds	r0, #2
  410660:	f890 c000 	ldrb.w	ip, [r0]
  410664:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  410668:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  41066c:	f816 100c 	ldrb.w	r1, [r6, ip]
  410670:	4603      	mov	r3, r0
  410672:	f101 3cff 	add.w	ip, r1, #4294967295
  410676:	f1bc 0f18 	cmp.w	ip, #24
  41067a:	f1a2 0210 	sub.w	r2, r2, #16
  41067e:	f100 0001 	add.w	r0, r0, #1
  410682:	d9ed      	bls.n	410660 <__gethex+0x200>
  410684:	f1bb 0f00 	cmp.w	fp, #0
  410688:	d000      	beq.n	41068c <__gethex+0x22c>
  41068a:	4252      	negs	r2, r2
  41068c:	9804      	ldr	r0, [sp, #16]
  41068e:	4410      	add	r0, r2
  410690:	9004      	str	r0, [sp, #16]
  410692:	e732      	b.n	4104fa <__gethex+0x9a>
  410694:	4628      	mov	r0, r5
  410696:	9902      	ldr	r1, [sp, #8]
  410698:	9a03      	ldr	r2, [sp, #12]
  41069a:	f7fa ff77 	bl	40b58c <strncmp>
  41069e:	2800      	cmp	r0, #0
  4106a0:	d140      	bne.n	410724 <__gethex+0x2c4>
  4106a2:	9803      	ldr	r0, [sp, #12]
  4106a4:	5c2b      	ldrb	r3, [r5, r0]
  4106a6:	4604      	mov	r4, r0
  4106a8:	5cf2      	ldrb	r2, [r6, r3]
  4106aa:	442c      	add	r4, r5
  4106ac:	2a00      	cmp	r2, #0
  4106ae:	f000 8097 	beq.w	4107e0 <__gethex+0x380>
  4106b2:	2b30      	cmp	r3, #48	; 0x30
  4106b4:	f040 8142 	bne.w	41093c <__gethex+0x4dc>
  4106b8:	1c62      	adds	r2, r4, #1
  4106ba:	7813      	ldrb	r3, [r2, #0]
  4106bc:	4615      	mov	r5, r2
  4106be:	2b30      	cmp	r3, #48	; 0x30
  4106c0:	f102 0201 	add.w	r2, r2, #1
  4106c4:	d0f9      	beq.n	4106ba <__gethex+0x25a>
  4106c6:	5cf3      	ldrb	r3, [r6, r3]
  4106c8:	f1d3 0901 	rsbs	r9, r3, #1
  4106cc:	46a3      	mov	fp, r4
  4106ce:	bf38      	it	cc
  4106d0:	f04f 0900 	movcc.w	r9, #0
  4106d4:	2701      	movs	r7, #1
  4106d6:	e6ef      	b.n	4104b8 <__gethex+0x58>
  4106d8:	4447      	add	r7, r8
  4106da:	f857 0c04 	ldr.w	r0, [r7, #-4]
  4106de:	f000 febb 	bl	411458 <__hi0bits>
  4106e2:	f1c4 0320 	rsb	r3, r4, #32
  4106e6:	4298      	cmp	r0, r3
  4106e8:	f280 80dc 	bge.w	4108a4 <__gethex+0x444>
  4106ec:	9805      	ldr	r0, [sp, #20]
  4106ee:	2101      	movs	r1, #1
  4106f0:	f7ff fe66 	bl	4103c0 <rshift>
  4106f4:	9806      	ldr	r0, [sp, #24]
  4106f6:	9904      	ldr	r1, [sp, #16]
  4106f8:	6883      	ldr	r3, [r0, #8]
  4106fa:	3101      	adds	r1, #1
  4106fc:	4299      	cmp	r1, r3
  4106fe:	9104      	str	r1, [sp, #16]
  410700:	f340 80d0 	ble.w	4108a4 <__gethex+0x444>
  410704:	9807      	ldr	r0, [sp, #28]
  410706:	9905      	ldr	r1, [sp, #20]
  410708:	f000 fe06 	bl	411318 <_Bfree>
  41070c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  41070e:	2300      	movs	r3, #0
  410710:	20a3      	movs	r0, #163	; 0xa3
  410712:	6013      	str	r3, [r2, #0]
  410714:	b00b      	add	sp, #44	; 0x2c
  410716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41071a:	f04f 0b01 	mov.w	fp, #1
  41071e:	78a3      	ldrb	r3, [r4, #2]
  410720:	1ca0      	adds	r0, r4, #2
  410722:	e78d      	b.n	410640 <__gethex+0x1e0>
  410724:	9404      	str	r4, [sp, #16]
  410726:	782b      	ldrb	r3, [r5, #0]
  410728:	462c      	mov	r4, r5
  41072a:	f04f 0901 	mov.w	r9, #1
  41072e:	e6dd      	b.n	4104ec <__gethex+0x8c>
  410730:	2501      	movs	r5, #1
  410732:	b166      	cbz	r6, 41074e <__gethex+0x2ee>
  410734:	9806      	ldr	r0, [sp, #24]
  410736:	68c3      	ldr	r3, [r0, #12]
  410738:	2b02      	cmp	r3, #2
  41073a:	f000 808a 	beq.w	410852 <__gethex+0x3f2>
  41073e:	2b03      	cmp	r3, #3
  410740:	f000 808b 	beq.w	41085a <__gethex+0x3fa>
  410744:	2b01      	cmp	r3, #1
  410746:	f000 80c1 	beq.w	4108cc <__gethex+0x46c>
  41074a:	f045 0510 	orr.w	r5, r5, #16
  41074e:	9b05      	ldr	r3, [sp, #20]
  410750:	9814      	ldr	r0, [sp, #80]	; 0x50
  410752:	9909      	ldr	r1, [sp, #36]	; 0x24
  410754:	6003      	str	r3, [r0, #0]
  410756:	9b04      	ldr	r3, [sp, #16]
  410758:	4628      	mov	r0, r5
  41075a:	600b      	str	r3, [r1, #0]
  41075c:	b00b      	add	sp, #44	; 0x2c
  41075e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410762:	f04f 0b00 	mov.w	fp, #0
  410766:	e7da      	b.n	41071e <__gethex+0x2be>
  410768:	00413bb4 	.word	0x00413bb4
  41076c:	1b05      	subs	r5, r0, r4
  41076e:	4629      	mov	r1, r5
  410770:	9805      	ldr	r0, [sp, #20]
  410772:	f001 f9c9 	bl	411b08 <__any_on>
  410776:	2800      	cmp	r0, #0
  410778:	d036      	beq.n	4107e8 <__gethex+0x388>
  41077a:	1e6b      	subs	r3, r5, #1
  41077c:	f003 011f 	and.w	r1, r3, #31
  410780:	2601      	movs	r6, #1
  410782:	fa06 f101 	lsl.w	r1, r6, r1
  410786:	9808      	ldr	r0, [sp, #32]
  410788:	115a      	asrs	r2, r3, #5
  41078a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  41078e:	4211      	tst	r1, r2
  410790:	d00a      	beq.n	4107a8 <__gethex+0x348>
  410792:	42b3      	cmp	r3, r6
  410794:	f340 80a8 	ble.w	4108e8 <__gethex+0x488>
  410798:	9805      	ldr	r0, [sp, #20]
  41079a:	1ea9      	subs	r1, r5, #2
  41079c:	f001 f9b4 	bl	411b08 <__any_on>
  4107a0:	2800      	cmp	r0, #0
  4107a2:	f000 80a1 	beq.w	4108e8 <__gethex+0x488>
  4107a6:	2603      	movs	r6, #3
  4107a8:	9b04      	ldr	r3, [sp, #16]
  4107aa:	4629      	mov	r1, r5
  4107ac:	442b      	add	r3, r5
  4107ae:	9805      	ldr	r0, [sp, #20]
  4107b0:	9304      	str	r3, [sp, #16]
  4107b2:	f7ff fe05 	bl	4103c0 <rshift>
  4107b6:	e70e      	b.n	4105d6 <__gethex+0x176>
  4107b8:	f8cd b010 	str.w	fp, [sp, #16]
  4107bc:	e696      	b.n	4104ec <__gethex+0x8c>
  4107be:	1a25      	subs	r5, r4, r0
  4107c0:	9905      	ldr	r1, [sp, #20]
  4107c2:	462a      	mov	r2, r5
  4107c4:	9807      	ldr	r0, [sp, #28]
  4107c6:	f000 ff8b 	bl	4116e0 <__lshift>
  4107ca:	9b04      	ldr	r3, [sp, #16]
  4107cc:	9005      	str	r0, [sp, #20]
  4107ce:	1b5b      	subs	r3, r3, r5
  4107d0:	9304      	str	r3, [sp, #16]
  4107d2:	f100 0314 	add.w	r3, r0, #20
  4107d6:	9308      	str	r3, [sp, #32]
  4107d8:	2600      	movs	r6, #0
  4107da:	e6fc      	b.n	4105d6 <__gethex+0x176>
  4107dc:	2700      	movs	r7, #0
  4107de:	e661      	b.n	4104a4 <__gethex+0x44>
  4107e0:	9204      	str	r2, [sp, #16]
  4107e2:	f04f 0901 	mov.w	r9, #1
  4107e6:	e681      	b.n	4104ec <__gethex+0x8c>
  4107e8:	4606      	mov	r6, r0
  4107ea:	e7dd      	b.n	4107a8 <__gethex+0x348>
  4107ec:	462c      	mov	r4, r5
  4107ee:	e66d      	b.n	4104cc <__gethex+0x6c>
  4107f0:	1e6f      	subs	r7, r5, #1
  4107f2:	2e00      	cmp	r6, #0
  4107f4:	d158      	bne.n	4108a8 <__gethex+0x448>
  4107f6:	2f00      	cmp	r7, #0
  4107f8:	dd04      	ble.n	410804 <__gethex+0x3a4>
  4107fa:	9805      	ldr	r0, [sp, #20]
  4107fc:	4639      	mov	r1, r7
  4107fe:	f001 f983 	bl	411b08 <__any_on>
  410802:	4606      	mov	r6, r0
  410804:	f007 031f 	and.w	r3, r7, #31
  410808:	2201      	movs	r2, #1
  41080a:	409a      	lsls	r2, r3
  41080c:	9808      	ldr	r0, [sp, #32]
  41080e:	117f      	asrs	r7, r7, #5
  410810:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  410814:	4629      	mov	r1, r5
  410816:	421a      	tst	r2, r3
  410818:	9805      	ldr	r0, [sp, #20]
  41081a:	bf18      	it	ne
  41081c:	f046 0602 	orrne.w	r6, r6, #2
  410820:	f7ff fdce 	bl	4103c0 <rshift>
  410824:	9b06      	ldr	r3, [sp, #24]
  410826:	1b64      	subs	r4, r4, r5
  410828:	685b      	ldr	r3, [r3, #4]
  41082a:	2502      	movs	r5, #2
  41082c:	9304      	str	r3, [sp, #16]
  41082e:	e780      	b.n	410732 <__gethex+0x2d2>
  410830:	9903      	ldr	r1, [sp, #12]
  410832:	5c63      	ldrb	r3, [r4, r1]
  410834:	468b      	mov	fp, r1
  410836:	5cf2      	ldrb	r2, [r6, r3]
  410838:	44a3      	add	fp, r4
  41083a:	2a00      	cmp	r2, #0
  41083c:	f000 8081 	beq.w	410942 <__gethex+0x4e2>
  410840:	f10b 0201 	add.w	r2, fp, #1
  410844:	7813      	ldrb	r3, [r2, #0]
  410846:	4614      	mov	r4, r2
  410848:	5cf1      	ldrb	r1, [r6, r3]
  41084a:	3201      	adds	r2, #1
  41084c:	2900      	cmp	r1, #0
  41084e:	d1f9      	bne.n	410844 <__gethex+0x3e4>
  410850:	e647      	b.n	4104e2 <__gethex+0x82>
  410852:	9a15      	ldr	r2, [sp, #84]	; 0x54
  410854:	f1c2 0201 	rsb	r2, r2, #1
  410858:	9215      	str	r2, [sp, #84]	; 0x54
  41085a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  41085c:	2b00      	cmp	r3, #0
  41085e:	f43f af74 	beq.w	41074a <__gethex+0x2ea>
  410862:	9b05      	ldr	r3, [sp, #20]
  410864:	2000      	movs	r0, #0
  410866:	691e      	ldr	r6, [r3, #16]
  410868:	9b08      	ldr	r3, [sp, #32]
  41086a:	ea4f 0886 	mov.w	r8, r6, lsl #2
  41086e:	461f      	mov	r7, r3
  410870:	4447      	add	r7, r8
  410872:	e003      	b.n	41087c <__gethex+0x41c>
  410874:	429f      	cmp	r7, r3
  410876:	f843 0c04 	str.w	r0, [r3, #-4]
  41087a:	d94a      	bls.n	410912 <__gethex+0x4b2>
  41087c:	4619      	mov	r1, r3
  41087e:	f853 2b04 	ldr.w	r2, [r3], #4
  410882:	f1b2 3fff 	cmp.w	r2, #4294967295
  410886:	d0f5      	beq.n	410874 <__gethex+0x414>
  410888:	3201      	adds	r2, #1
  41088a:	9f08      	ldr	r7, [sp, #32]
  41088c:	600a      	str	r2, [r1, #0]
  41088e:	2d02      	cmp	r5, #2
  410890:	d04d      	beq.n	41092e <__gethex+0x4ce>
  410892:	9a05      	ldr	r2, [sp, #20]
  410894:	6913      	ldr	r3, [r2, #16]
  410896:	429e      	cmp	r6, r3
  410898:	f6ff af28 	blt.w	4106ec <__gethex+0x28c>
  41089c:	f014 041f 	ands.w	r4, r4, #31
  4108a0:	f47f af1a 	bne.w	4106d8 <__gethex+0x278>
  4108a4:	2521      	movs	r5, #33	; 0x21
  4108a6:	e752      	b.n	41074e <__gethex+0x2ee>
  4108a8:	2601      	movs	r6, #1
  4108aa:	e7ab      	b.n	410804 <__gethex+0x3a4>
  4108ac:	9915      	ldr	r1, [sp, #84]	; 0x54
  4108ae:	2900      	cmp	r1, #0
  4108b0:	f43f aeab 	beq.w	41060a <__gethex+0x1aa>
  4108b4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4108b6:	2201      	movs	r2, #1
  4108b8:	6003      	str	r3, [r0, #0]
  4108ba:	9b05      	ldr	r3, [sp, #20]
  4108bc:	9914      	ldr	r1, [sp, #80]	; 0x50
  4108be:	611a      	str	r2, [r3, #16]
  4108c0:	9b08      	ldr	r3, [sp, #32]
  4108c2:	2062      	movs	r0, #98	; 0x62
  4108c4:	601a      	str	r2, [r3, #0]
  4108c6:	9b05      	ldr	r3, [sp, #20]
  4108c8:	600b      	str	r3, [r1, #0]
  4108ca:	e61f      	b.n	41050c <__gethex+0xac>
  4108cc:	07b2      	lsls	r2, r6, #30
  4108ce:	f57f af3c 	bpl.w	41074a <__gethex+0x2ea>
  4108d2:	9908      	ldr	r1, [sp, #32]
  4108d4:	680b      	ldr	r3, [r1, #0]
  4108d6:	4333      	orrs	r3, r6
  4108d8:	07db      	lsls	r3, r3, #31
  4108da:	d4c2      	bmi.n	410862 <__gethex+0x402>
  4108dc:	e735      	b.n	41074a <__gethex+0x2ea>
  4108de:	f8dd b020 	ldr.w	fp, [sp, #32]
  4108e2:	f04f 0900 	mov.w	r9, #0
  4108e6:	e660      	b.n	4105aa <__gethex+0x14a>
  4108e8:	2602      	movs	r6, #2
  4108ea:	e75d      	b.n	4107a8 <__gethex+0x348>
  4108ec:	42a5      	cmp	r5, r4
  4108ee:	f47f ae8c 	bne.w	41060a <__gethex+0x1aa>
  4108f2:	2c01      	cmp	r4, #1
  4108f4:	ddde      	ble.n	4108b4 <__gethex+0x454>
  4108f6:	1e61      	subs	r1, r4, #1
  4108f8:	9805      	ldr	r0, [sp, #20]
  4108fa:	f001 f905 	bl	411b08 <__any_on>
  4108fe:	2800      	cmp	r0, #0
  410900:	f43f ae83 	beq.w	41060a <__gethex+0x1aa>
  410904:	9a06      	ldr	r2, [sp, #24]
  410906:	6853      	ldr	r3, [r2, #4]
  410908:	e7d4      	b.n	4108b4 <__gethex+0x454>
  41090a:	9815      	ldr	r0, [sp, #84]	; 0x54
  41090c:	2800      	cmp	r0, #0
  41090e:	d0d1      	beq.n	4108b4 <__gethex+0x454>
  410910:	e67b      	b.n	41060a <__gethex+0x1aa>
  410912:	9805      	ldr	r0, [sp, #20]
  410914:	6883      	ldr	r3, [r0, #8]
  410916:	429e      	cmp	r6, r3
  410918:	da15      	bge.n	410946 <__gethex+0x4e6>
  41091a:	9f08      	ldr	r7, [sp, #32]
  41091c:	4633      	mov	r3, r6
  41091e:	9805      	ldr	r0, [sp, #20]
  410920:	1c5a      	adds	r2, r3, #1
  410922:	2101      	movs	r1, #1
  410924:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  410928:	6102      	str	r2, [r0, #16]
  41092a:	6159      	str	r1, [r3, #20]
  41092c:	e7af      	b.n	41088e <__gethex+0x42e>
  41092e:	9906      	ldr	r1, [sp, #24]
  410930:	680b      	ldr	r3, [r1, #0]
  410932:	3b01      	subs	r3, #1
  410934:	42a3      	cmp	r3, r4
  410936:	d01c      	beq.n	410972 <__gethex+0x512>
  410938:	2522      	movs	r5, #34	; 0x22
  41093a:	e708      	b.n	41074e <__gethex+0x2ee>
  41093c:	4613      	mov	r3, r2
  41093e:	4625      	mov	r5, r4
  410940:	e6c2      	b.n	4106c8 <__gethex+0x268>
  410942:	465c      	mov	r4, fp
  410944:	e5cd      	b.n	4104e2 <__gethex+0x82>
  410946:	6841      	ldr	r1, [r0, #4]
  410948:	9807      	ldr	r0, [sp, #28]
  41094a:	3101      	adds	r1, #1
  41094c:	f000 fcbe 	bl	4112cc <_Balloc>
  410950:	9905      	ldr	r1, [sp, #20]
  410952:	4607      	mov	r7, r0
  410954:	690b      	ldr	r3, [r1, #16]
  410956:	300c      	adds	r0, #12
  410958:	1c9a      	adds	r2, r3, #2
  41095a:	0092      	lsls	r2, r2, #2
  41095c:	310c      	adds	r1, #12
  41095e:	f7fa fadf 	bl	40af20 <memcpy>
  410962:	9807      	ldr	r0, [sp, #28]
  410964:	9905      	ldr	r1, [sp, #20]
  410966:	f000 fcd7 	bl	411318 <_Bfree>
  41096a:	9705      	str	r7, [sp, #20]
  41096c:	693b      	ldr	r3, [r7, #16]
  41096e:	3714      	adds	r7, #20
  410970:	e7d5      	b.n	41091e <__gethex+0x4be>
  410972:	f004 031f 	and.w	r3, r4, #31
  410976:	2201      	movs	r2, #1
  410978:	409a      	lsls	r2, r3
  41097a:	1164      	asrs	r4, r4, #5
  41097c:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  410980:	421a      	tst	r2, r3
  410982:	bf14      	ite	ne
  410984:	2521      	movne	r5, #33	; 0x21
  410986:	2522      	moveq	r5, #34	; 0x22
  410988:	e6e1      	b.n	41074e <__gethex+0x2ee>
  41098a:	bf00      	nop

0041098c <__hexnan>:
  41098c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410990:	680b      	ldr	r3, [r1, #0]
  410992:	4691      	mov	r9, r2
  410994:	115a      	asrs	r2, r3, #5
  410996:	b084      	sub	sp, #16
  410998:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  41099c:	f013 031f 	ands.w	r3, r3, #31
  4109a0:	9200      	str	r2, [sp, #0]
  4109a2:	bf18      	it	ne
  4109a4:	3204      	addne	r2, #4
  4109a6:	9001      	str	r0, [sp, #4]
  4109a8:	bf18      	it	ne
  4109aa:	9200      	strne	r2, [sp, #0]
  4109ac:	9900      	ldr	r1, [sp, #0]
  4109ae:	9a01      	ldr	r2, [sp, #4]
  4109b0:	9303      	str	r3, [sp, #12]
  4109b2:	2300      	movs	r3, #0
  4109b4:	1f0f      	subs	r7, r1, #4
  4109b6:	f841 3c04 	str.w	r3, [r1, #-4]
  4109ba:	6811      	ldr	r1, [r2, #0]
  4109bc:	469a      	mov	sl, r3
  4109be:	461d      	mov	r5, r3
  4109c0:	461e      	mov	r6, r3
  4109c2:	784b      	ldrb	r3, [r1, #1]
  4109c4:	46bc      	mov	ip, r7
  4109c6:	4638      	mov	r0, r7
  4109c8:	f8df 8150 	ldr.w	r8, [pc, #336]	; 410b1c <__hexnan+0x190>
  4109cc:	9702      	str	r7, [sp, #8]
  4109ce:	b33b      	cbz	r3, 410a20 <__hexnan+0x94>
  4109d0:	f818 2003 	ldrb.w	r2, [r8, r3]
  4109d4:	2a00      	cmp	r2, #0
  4109d6:	d148      	bne.n	410a6a <__hexnan+0xde>
  4109d8:	2b20      	cmp	r3, #32
  4109da:	d866      	bhi.n	410aaa <__hexnan+0x11e>
  4109dc:	42ae      	cmp	r6, r5
  4109de:	dd1b      	ble.n	410a18 <__hexnan+0x8c>
  4109e0:	4560      	cmp	r0, ip
  4109e2:	d215      	bcs.n	410a10 <__hexnan+0x84>
  4109e4:	f1ba 0f07 	cmp.w	sl, #7
  4109e8:	dc12      	bgt.n	410a10 <__hexnan+0x84>
  4109ea:	f1ca 0a08 	rsb	sl, sl, #8
  4109ee:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  4109f2:	6802      	ldr	r2, [r0, #0]
  4109f4:	f1ca 0b20 	rsb	fp, sl, #32
  4109f8:	4603      	mov	r3, r0
  4109fa:	685c      	ldr	r4, [r3, #4]
  4109fc:	fa04 f70b 	lsl.w	r7, r4, fp
  410a00:	4317      	orrs	r7, r2
  410a02:	fa24 f20a 	lsr.w	r2, r4, sl
  410a06:	601f      	str	r7, [r3, #0]
  410a08:	f843 2f04 	str.w	r2, [r3, #4]!
  410a0c:	459c      	cmp	ip, r3
  410a0e:	d8f4      	bhi.n	4109fa <__hexnan+0x6e>
  410a10:	4548      	cmp	r0, r9
  410a12:	d841      	bhi.n	410a98 <__hexnan+0x10c>
  410a14:	f04f 0a08 	mov.w	sl, #8
  410a18:	3101      	adds	r1, #1
  410a1a:	784b      	ldrb	r3, [r1, #1]
  410a1c:	2b00      	cmp	r3, #0
  410a1e:	d1d7      	bne.n	4109d0 <__hexnan+0x44>
  410a20:	9f02      	ldr	r7, [sp, #8]
  410a22:	2e00      	cmp	r6, #0
  410a24:	d044      	beq.n	410ab0 <__hexnan+0x124>
  410a26:	4560      	cmp	r0, ip
  410a28:	d202      	bcs.n	410a30 <__hexnan+0xa4>
  410a2a:	f1ba 0f07 	cmp.w	sl, #7
  410a2e:	dd61      	ble.n	410af4 <__hexnan+0x168>
  410a30:	4581      	cmp	r9, r0
  410a32:	d242      	bcs.n	410aba <__hexnan+0x12e>
  410a34:	464b      	mov	r3, r9
  410a36:	f850 2b04 	ldr.w	r2, [r0], #4
  410a3a:	4287      	cmp	r7, r0
  410a3c:	f843 2b04 	str.w	r2, [r3], #4
  410a40:	d2f9      	bcs.n	410a36 <__hexnan+0xaa>
  410a42:	2200      	movs	r2, #0
  410a44:	f843 2b04 	str.w	r2, [r3], #4
  410a48:	429f      	cmp	r7, r3
  410a4a:	d2fb      	bcs.n	410a44 <__hexnan+0xb8>
  410a4c:	9900      	ldr	r1, [sp, #0]
  410a4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  410a52:	b92b      	cbnz	r3, 410a60 <__hexnan+0xd4>
  410a54:	45b9      	cmp	r9, r7
  410a56:	d040      	beq.n	410ada <__hexnan+0x14e>
  410a58:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  410a5c:	2b00      	cmp	r3, #0
  410a5e:	d0f9      	beq.n	410a54 <__hexnan+0xc8>
  410a60:	2005      	movs	r0, #5
  410a62:	b004      	add	sp, #16
  410a64:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410a68:	4770      	bx	lr
  410a6a:	f10a 0a01 	add.w	sl, sl, #1
  410a6e:	f1ba 0f08 	cmp.w	sl, #8
  410a72:	f106 0601 	add.w	r6, r6, #1
  410a76:	dc06      	bgt.n	410a86 <__hexnan+0xfa>
  410a78:	6803      	ldr	r3, [r0, #0]
  410a7a:	011b      	lsls	r3, r3, #4
  410a7c:	f002 020f 	and.w	r2, r2, #15
  410a80:	431a      	orrs	r2, r3
  410a82:	6002      	str	r2, [r0, #0]
  410a84:	e7c8      	b.n	410a18 <__hexnan+0x8c>
  410a86:	4548      	cmp	r0, r9
  410a88:	d9c6      	bls.n	410a18 <__hexnan+0x8c>
  410a8a:	2300      	movs	r3, #0
  410a8c:	f840 3c04 	str.w	r3, [r0, #-4]
  410a90:	f04f 0a01 	mov.w	sl, #1
  410a94:	3804      	subs	r0, #4
  410a96:	e7f1      	b.n	410a7c <__hexnan+0xf0>
  410a98:	2300      	movs	r3, #0
  410a9a:	f1a0 0c04 	sub.w	ip, r0, #4
  410a9e:	f840 3c04 	str.w	r3, [r0, #-4]
  410aa2:	4635      	mov	r5, r6
  410aa4:	4660      	mov	r0, ip
  410aa6:	469a      	mov	sl, r3
  410aa8:	e7b6      	b.n	410a18 <__hexnan+0x8c>
  410aaa:	2b29      	cmp	r3, #41	; 0x29
  410aac:	9f02      	ldr	r7, [sp, #8]
  410aae:	d01b      	beq.n	410ae8 <__hexnan+0x15c>
  410ab0:	2004      	movs	r0, #4
  410ab2:	b004      	add	sp, #16
  410ab4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410ab8:	4770      	bx	lr
  410aba:	9a03      	ldr	r2, [sp, #12]
  410abc:	2a00      	cmp	r2, #0
  410abe:	d0c5      	beq.n	410a4c <__hexnan+0xc0>
  410ac0:	9a03      	ldr	r2, [sp, #12]
  410ac2:	9900      	ldr	r1, [sp, #0]
  410ac4:	f1c2 0320 	rsb	r3, r2, #32
  410ac8:	f04f 32ff 	mov.w	r2, #4294967295
  410acc:	40da      	lsrs	r2, r3
  410ace:	f851 3c04 	ldr.w	r3, [r1, #-4]
  410ad2:	4013      	ands	r3, r2
  410ad4:	f841 3c04 	str.w	r3, [r1, #-4]
  410ad8:	e7bb      	b.n	410a52 <__hexnan+0xc6>
  410ada:	2301      	movs	r3, #1
  410adc:	2005      	movs	r0, #5
  410ade:	603b      	str	r3, [r7, #0]
  410ae0:	b004      	add	sp, #16
  410ae2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410ae6:	4770      	bx	lr
  410ae8:	9a01      	ldr	r2, [sp, #4]
  410aea:	3102      	adds	r1, #2
  410aec:	6011      	str	r1, [r2, #0]
  410aee:	2e00      	cmp	r6, #0
  410af0:	d199      	bne.n	410a26 <__hexnan+0x9a>
  410af2:	e7dd      	b.n	410ab0 <__hexnan+0x124>
  410af4:	f1ca 0508 	rsb	r5, sl, #8
  410af8:	00ad      	lsls	r5, r5, #2
  410afa:	6802      	ldr	r2, [r0, #0]
  410afc:	f1c5 0620 	rsb	r6, r5, #32
  410b00:	4603      	mov	r3, r0
  410b02:	6859      	ldr	r1, [r3, #4]
  410b04:	fa01 f406 	lsl.w	r4, r1, r6
  410b08:	4314      	orrs	r4, r2
  410b0a:	fa21 f205 	lsr.w	r2, r1, r5
  410b0e:	601c      	str	r4, [r3, #0]
  410b10:	f843 2f04 	str.w	r2, [r3, #4]!
  410b14:	4563      	cmp	r3, ip
  410b16:	d3f4      	bcc.n	410b02 <__hexnan+0x176>
  410b18:	e78a      	b.n	410a30 <__hexnan+0xa4>
  410b1a:	bf00      	nop
  410b1c:	00413bb4 	.word	0x00413bb4

00410b20 <__locale_charset>:
  410b20:	4800      	ldr	r0, [pc, #0]	; (410b24 <__locale_charset+0x4>)
  410b22:	4770      	bx	lr
  410b24:	200005bc 	.word	0x200005bc

00410b28 <__locale_mb_cur_max>:
  410b28:	4b01      	ldr	r3, [pc, #4]	; (410b30 <__locale_mb_cur_max+0x8>)
  410b2a:	6818      	ldr	r0, [r3, #0]
  410b2c:	4770      	bx	lr
  410b2e:	bf00      	nop
  410b30:	200005dc 	.word	0x200005dc

00410b34 <_localeconv_r>:
  410b34:	4800      	ldr	r0, [pc, #0]	; (410b38 <_localeconv_r+0x4>)
  410b36:	4770      	bx	lr
  410b38:	20000584 	.word	0x20000584

00410b3c <__smakebuf_r>:
  410b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  410b3e:	898b      	ldrh	r3, [r1, #12]
  410b40:	b091      	sub	sp, #68	; 0x44
  410b42:	b29a      	uxth	r2, r3
  410b44:	0796      	lsls	r6, r2, #30
  410b46:	460c      	mov	r4, r1
  410b48:	4605      	mov	r5, r0
  410b4a:	d437      	bmi.n	410bbc <__smakebuf_r+0x80>
  410b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  410b50:	2900      	cmp	r1, #0
  410b52:	db17      	blt.n	410b84 <__smakebuf_r+0x48>
  410b54:	aa01      	add	r2, sp, #4
  410b56:	f001 fc63 	bl	412420 <_fstat_r>
  410b5a:	2800      	cmp	r0, #0
  410b5c:	db10      	blt.n	410b80 <__smakebuf_r+0x44>
  410b5e:	9b02      	ldr	r3, [sp, #8]
  410b60:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  410b64:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  410b68:	424f      	negs	r7, r1
  410b6a:	414f      	adcs	r7, r1
  410b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  410b70:	d02c      	beq.n	410bcc <__smakebuf_r+0x90>
  410b72:	89a3      	ldrh	r3, [r4, #12]
  410b74:	f44f 6680 	mov.w	r6, #1024	; 0x400
  410b78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  410b7c:	81a3      	strh	r3, [r4, #12]
  410b7e:	e00b      	b.n	410b98 <__smakebuf_r+0x5c>
  410b80:	89a3      	ldrh	r3, [r4, #12]
  410b82:	b29a      	uxth	r2, r3
  410b84:	f012 0f80 	tst.w	r2, #128	; 0x80
  410b88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  410b8c:	81a3      	strh	r3, [r4, #12]
  410b8e:	bf14      	ite	ne
  410b90:	2640      	movne	r6, #64	; 0x40
  410b92:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  410b96:	2700      	movs	r7, #0
  410b98:	4628      	mov	r0, r5
  410b9a:	4631      	mov	r1, r6
  410b9c:	f000 f846 	bl	410c2c <_malloc_r>
  410ba0:	89a3      	ldrh	r3, [r4, #12]
  410ba2:	2800      	cmp	r0, #0
  410ba4:	d029      	beq.n	410bfa <__smakebuf_r+0xbe>
  410ba6:	4a1b      	ldr	r2, [pc, #108]	; (410c14 <__smakebuf_r+0xd8>)
  410ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  410bac:	63ea      	str	r2, [r5, #60]	; 0x3c
  410bae:	81a3      	strh	r3, [r4, #12]
  410bb0:	6020      	str	r0, [r4, #0]
  410bb2:	6120      	str	r0, [r4, #16]
  410bb4:	6166      	str	r6, [r4, #20]
  410bb6:	b9a7      	cbnz	r7, 410be2 <__smakebuf_r+0xa6>
  410bb8:	b011      	add	sp, #68	; 0x44
  410bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  410bbc:	f101 0343 	add.w	r3, r1, #67	; 0x43
  410bc0:	2201      	movs	r2, #1
  410bc2:	600b      	str	r3, [r1, #0]
  410bc4:	610b      	str	r3, [r1, #16]
  410bc6:	614a      	str	r2, [r1, #20]
  410bc8:	b011      	add	sp, #68	; 0x44
  410bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  410bcc:	4a12      	ldr	r2, [pc, #72]	; (410c18 <__smakebuf_r+0xdc>)
  410bce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  410bd0:	4293      	cmp	r3, r2
  410bd2:	d1ce      	bne.n	410b72 <__smakebuf_r+0x36>
  410bd4:	89a3      	ldrh	r3, [r4, #12]
  410bd6:	f44f 6680 	mov.w	r6, #1024	; 0x400
  410bda:	4333      	orrs	r3, r6
  410bdc:	81a3      	strh	r3, [r4, #12]
  410bde:	64e6      	str	r6, [r4, #76]	; 0x4c
  410be0:	e7da      	b.n	410b98 <__smakebuf_r+0x5c>
  410be2:	4628      	mov	r0, r5
  410be4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  410be8:	f001 fc2e 	bl	412448 <_isatty_r>
  410bec:	2800      	cmp	r0, #0
  410bee:	d0e3      	beq.n	410bb8 <__smakebuf_r+0x7c>
  410bf0:	89a3      	ldrh	r3, [r4, #12]
  410bf2:	f043 0301 	orr.w	r3, r3, #1
  410bf6:	81a3      	strh	r3, [r4, #12]
  410bf8:	e7de      	b.n	410bb8 <__smakebuf_r+0x7c>
  410bfa:	059a      	lsls	r2, r3, #22
  410bfc:	d4dc      	bmi.n	410bb8 <__smakebuf_r+0x7c>
  410bfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  410c02:	f043 0302 	orr.w	r3, r3, #2
  410c06:	2101      	movs	r1, #1
  410c08:	81a3      	strh	r3, [r4, #12]
  410c0a:	6022      	str	r2, [r4, #0]
  410c0c:	6122      	str	r2, [r4, #16]
  410c0e:	6161      	str	r1, [r4, #20]
  410c10:	e7d2      	b.n	410bb8 <__smakebuf_r+0x7c>
  410c12:	bf00      	nop
  410c14:	0040fc35 	.word	0x0040fc35
  410c18:	00412001 	.word	0x00412001

00410c1c <malloc>:
  410c1c:	4b02      	ldr	r3, [pc, #8]	; (410c28 <malloc+0xc>)
  410c1e:	4601      	mov	r1, r0
  410c20:	6818      	ldr	r0, [r3, #0]
  410c22:	f000 b803 	b.w	410c2c <_malloc_r>
  410c26:	bf00      	nop
  410c28:	20000580 	.word	0x20000580

00410c2c <_malloc_r>:
  410c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410c30:	f101 050b 	add.w	r5, r1, #11
  410c34:	2d16      	cmp	r5, #22
  410c36:	b083      	sub	sp, #12
  410c38:	4606      	mov	r6, r0
  410c3a:	d927      	bls.n	410c8c <_malloc_r+0x60>
  410c3c:	f035 0507 	bics.w	r5, r5, #7
  410c40:	d427      	bmi.n	410c92 <_malloc_r+0x66>
  410c42:	42a9      	cmp	r1, r5
  410c44:	d825      	bhi.n	410c92 <_malloc_r+0x66>
  410c46:	4630      	mov	r0, r6
  410c48:	f000 fb3c 	bl	4112c4 <__malloc_lock>
  410c4c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  410c50:	d226      	bcs.n	410ca0 <_malloc_r+0x74>
  410c52:	4fc1      	ldr	r7, [pc, #772]	; (410f58 <_malloc_r+0x32c>)
  410c54:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  410c58:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  410c5c:	68dc      	ldr	r4, [r3, #12]
  410c5e:	429c      	cmp	r4, r3
  410c60:	f000 81d2 	beq.w	411008 <_malloc_r+0x3dc>
  410c64:	6863      	ldr	r3, [r4, #4]
  410c66:	68e2      	ldr	r2, [r4, #12]
  410c68:	f023 0303 	bic.w	r3, r3, #3
  410c6c:	4423      	add	r3, r4
  410c6e:	6858      	ldr	r0, [r3, #4]
  410c70:	68a1      	ldr	r1, [r4, #8]
  410c72:	f040 0501 	orr.w	r5, r0, #1
  410c76:	60ca      	str	r2, [r1, #12]
  410c78:	4630      	mov	r0, r6
  410c7a:	6091      	str	r1, [r2, #8]
  410c7c:	605d      	str	r5, [r3, #4]
  410c7e:	f000 fb23 	bl	4112c8 <__malloc_unlock>
  410c82:	3408      	adds	r4, #8
  410c84:	4620      	mov	r0, r4
  410c86:	b003      	add	sp, #12
  410c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410c8c:	2510      	movs	r5, #16
  410c8e:	42a9      	cmp	r1, r5
  410c90:	d9d9      	bls.n	410c46 <_malloc_r+0x1a>
  410c92:	2400      	movs	r4, #0
  410c94:	230c      	movs	r3, #12
  410c96:	4620      	mov	r0, r4
  410c98:	6033      	str	r3, [r6, #0]
  410c9a:	b003      	add	sp, #12
  410c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410ca0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  410ca4:	f000 8089 	beq.w	410dba <_malloc_r+0x18e>
  410ca8:	f1bc 0f04 	cmp.w	ip, #4
  410cac:	f200 8160 	bhi.w	410f70 <_malloc_r+0x344>
  410cb0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  410cb4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  410cb8:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410cbc:	4fa6      	ldr	r7, [pc, #664]	; (410f58 <_malloc_r+0x32c>)
  410cbe:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  410cc2:	68cc      	ldr	r4, [r1, #12]
  410cc4:	42a1      	cmp	r1, r4
  410cc6:	d105      	bne.n	410cd4 <_malloc_r+0xa8>
  410cc8:	e00c      	b.n	410ce4 <_malloc_r+0xb8>
  410cca:	2b00      	cmp	r3, #0
  410ccc:	da79      	bge.n	410dc2 <_malloc_r+0x196>
  410cce:	68e4      	ldr	r4, [r4, #12]
  410cd0:	42a1      	cmp	r1, r4
  410cd2:	d007      	beq.n	410ce4 <_malloc_r+0xb8>
  410cd4:	6862      	ldr	r2, [r4, #4]
  410cd6:	f022 0203 	bic.w	r2, r2, #3
  410cda:	1b53      	subs	r3, r2, r5
  410cdc:	2b0f      	cmp	r3, #15
  410cde:	ddf4      	ble.n	410cca <_malloc_r+0x9e>
  410ce0:	f10c 3cff 	add.w	ip, ip, #4294967295
  410ce4:	f10c 0c01 	add.w	ip, ip, #1
  410ce8:	4b9b      	ldr	r3, [pc, #620]	; (410f58 <_malloc_r+0x32c>)
  410cea:	693c      	ldr	r4, [r7, #16]
  410cec:	f103 0e08 	add.w	lr, r3, #8
  410cf0:	4574      	cmp	r4, lr
  410cf2:	f000 817e 	beq.w	410ff2 <_malloc_r+0x3c6>
  410cf6:	6861      	ldr	r1, [r4, #4]
  410cf8:	f021 0103 	bic.w	r1, r1, #3
  410cfc:	1b4a      	subs	r2, r1, r5
  410cfe:	2a0f      	cmp	r2, #15
  410d00:	f300 8164 	bgt.w	410fcc <_malloc_r+0x3a0>
  410d04:	2a00      	cmp	r2, #0
  410d06:	f8c3 e014 	str.w	lr, [r3, #20]
  410d0a:	f8c3 e010 	str.w	lr, [r3, #16]
  410d0e:	da69      	bge.n	410de4 <_malloc_r+0x1b8>
  410d10:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  410d14:	f080 813a 	bcs.w	410f8c <_malloc_r+0x360>
  410d18:	08c9      	lsrs	r1, r1, #3
  410d1a:	108a      	asrs	r2, r1, #2
  410d1c:	f04f 0801 	mov.w	r8, #1
  410d20:	fa08 f802 	lsl.w	r8, r8, r2
  410d24:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  410d28:	685a      	ldr	r2, [r3, #4]
  410d2a:	6888      	ldr	r0, [r1, #8]
  410d2c:	ea48 0202 	orr.w	r2, r8, r2
  410d30:	60a0      	str	r0, [r4, #8]
  410d32:	60e1      	str	r1, [r4, #12]
  410d34:	605a      	str	r2, [r3, #4]
  410d36:	608c      	str	r4, [r1, #8]
  410d38:	60c4      	str	r4, [r0, #12]
  410d3a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  410d3e:	2001      	movs	r0, #1
  410d40:	4098      	lsls	r0, r3
  410d42:	4290      	cmp	r0, r2
  410d44:	d85b      	bhi.n	410dfe <_malloc_r+0x1d2>
  410d46:	4202      	tst	r2, r0
  410d48:	d106      	bne.n	410d58 <_malloc_r+0x12c>
  410d4a:	f02c 0c03 	bic.w	ip, ip, #3
  410d4e:	0040      	lsls	r0, r0, #1
  410d50:	4202      	tst	r2, r0
  410d52:	f10c 0c04 	add.w	ip, ip, #4
  410d56:	d0fa      	beq.n	410d4e <_malloc_r+0x122>
  410d58:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  410d5c:	4644      	mov	r4, r8
  410d5e:	46e1      	mov	r9, ip
  410d60:	68e3      	ldr	r3, [r4, #12]
  410d62:	429c      	cmp	r4, r3
  410d64:	d107      	bne.n	410d76 <_malloc_r+0x14a>
  410d66:	e146      	b.n	410ff6 <_malloc_r+0x3ca>
  410d68:	2a00      	cmp	r2, #0
  410d6a:	f280 8157 	bge.w	41101c <_malloc_r+0x3f0>
  410d6e:	68db      	ldr	r3, [r3, #12]
  410d70:	429c      	cmp	r4, r3
  410d72:	f000 8140 	beq.w	410ff6 <_malloc_r+0x3ca>
  410d76:	6859      	ldr	r1, [r3, #4]
  410d78:	f021 0103 	bic.w	r1, r1, #3
  410d7c:	1b4a      	subs	r2, r1, r5
  410d7e:	2a0f      	cmp	r2, #15
  410d80:	ddf2      	ble.n	410d68 <_malloc_r+0x13c>
  410d82:	461c      	mov	r4, r3
  410d84:	f854 cf08 	ldr.w	ip, [r4, #8]!
  410d88:	68d9      	ldr	r1, [r3, #12]
  410d8a:	f045 0901 	orr.w	r9, r5, #1
  410d8e:	f042 0801 	orr.w	r8, r2, #1
  410d92:	441d      	add	r5, r3
  410d94:	f8c3 9004 	str.w	r9, [r3, #4]
  410d98:	4630      	mov	r0, r6
  410d9a:	f8cc 100c 	str.w	r1, [ip, #12]
  410d9e:	f8c1 c008 	str.w	ip, [r1, #8]
  410da2:	617d      	str	r5, [r7, #20]
  410da4:	613d      	str	r5, [r7, #16]
  410da6:	f8c5 e00c 	str.w	lr, [r5, #12]
  410daa:	f8c5 e008 	str.w	lr, [r5, #8]
  410dae:	f8c5 8004 	str.w	r8, [r5, #4]
  410db2:	50aa      	str	r2, [r5, r2]
  410db4:	f000 fa88 	bl	4112c8 <__malloc_unlock>
  410db8:	e764      	b.n	410c84 <_malloc_r+0x58>
  410dba:	217e      	movs	r1, #126	; 0x7e
  410dbc:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  410dc0:	e77c      	b.n	410cbc <_malloc_r+0x90>
  410dc2:	4422      	add	r2, r4
  410dc4:	6850      	ldr	r0, [r2, #4]
  410dc6:	68e3      	ldr	r3, [r4, #12]
  410dc8:	68a1      	ldr	r1, [r4, #8]
  410dca:	f040 0501 	orr.w	r5, r0, #1
  410dce:	60cb      	str	r3, [r1, #12]
  410dd0:	4630      	mov	r0, r6
  410dd2:	6099      	str	r1, [r3, #8]
  410dd4:	6055      	str	r5, [r2, #4]
  410dd6:	f000 fa77 	bl	4112c8 <__malloc_unlock>
  410dda:	3408      	adds	r4, #8
  410ddc:	4620      	mov	r0, r4
  410dde:	b003      	add	sp, #12
  410de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410de4:	4421      	add	r1, r4
  410de6:	684b      	ldr	r3, [r1, #4]
  410de8:	4630      	mov	r0, r6
  410dea:	f043 0301 	orr.w	r3, r3, #1
  410dee:	604b      	str	r3, [r1, #4]
  410df0:	f000 fa6a 	bl	4112c8 <__malloc_unlock>
  410df4:	3408      	adds	r4, #8
  410df6:	4620      	mov	r0, r4
  410df8:	b003      	add	sp, #12
  410dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410dfe:	68bc      	ldr	r4, [r7, #8]
  410e00:	6863      	ldr	r3, [r4, #4]
  410e02:	f023 0903 	bic.w	r9, r3, #3
  410e06:	45a9      	cmp	r9, r5
  410e08:	d304      	bcc.n	410e14 <_malloc_r+0x1e8>
  410e0a:	ebc5 0309 	rsb	r3, r5, r9
  410e0e:	2b0f      	cmp	r3, #15
  410e10:	f300 8091 	bgt.w	410f36 <_malloc_r+0x30a>
  410e14:	4b51      	ldr	r3, [pc, #324]	; (410f5c <_malloc_r+0x330>)
  410e16:	4a52      	ldr	r2, [pc, #328]	; (410f60 <_malloc_r+0x334>)
  410e18:	6819      	ldr	r1, [r3, #0]
  410e1a:	6813      	ldr	r3, [r2, #0]
  410e1c:	eb05 0a01 	add.w	sl, r5, r1
  410e20:	3301      	adds	r3, #1
  410e22:	eb04 0b09 	add.w	fp, r4, r9
  410e26:	f000 8161 	beq.w	4110ec <_malloc_r+0x4c0>
  410e2a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  410e2e:	f10a 0a0f 	add.w	sl, sl, #15
  410e32:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  410e36:	f02a 0a0f 	bic.w	sl, sl, #15
  410e3a:	4630      	mov	r0, r6
  410e3c:	4651      	mov	r1, sl
  410e3e:	9201      	str	r2, [sp, #4]
  410e40:	f001 f89a 	bl	411f78 <_sbrk_r>
  410e44:	f1b0 3fff 	cmp.w	r0, #4294967295
  410e48:	4680      	mov	r8, r0
  410e4a:	9a01      	ldr	r2, [sp, #4]
  410e4c:	f000 8101 	beq.w	411052 <_malloc_r+0x426>
  410e50:	4583      	cmp	fp, r0
  410e52:	f200 80fb 	bhi.w	41104c <_malloc_r+0x420>
  410e56:	f8df c114 	ldr.w	ip, [pc, #276]	; 410f6c <_malloc_r+0x340>
  410e5a:	45c3      	cmp	fp, r8
  410e5c:	f8dc 3000 	ldr.w	r3, [ip]
  410e60:	4453      	add	r3, sl
  410e62:	f8cc 3000 	str.w	r3, [ip]
  410e66:	f000 814a 	beq.w	4110fe <_malloc_r+0x4d2>
  410e6a:	6812      	ldr	r2, [r2, #0]
  410e6c:	493c      	ldr	r1, [pc, #240]	; (410f60 <_malloc_r+0x334>)
  410e6e:	3201      	adds	r2, #1
  410e70:	bf1b      	ittet	ne
  410e72:	ebcb 0b08 	rsbne	fp, fp, r8
  410e76:	445b      	addne	r3, fp
  410e78:	f8c1 8000 	streq.w	r8, [r1]
  410e7c:	f8cc 3000 	strne.w	r3, [ip]
  410e80:	f018 0307 	ands.w	r3, r8, #7
  410e84:	f000 8114 	beq.w	4110b0 <_malloc_r+0x484>
  410e88:	f1c3 0208 	rsb	r2, r3, #8
  410e8c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  410e90:	4490      	add	r8, r2
  410e92:	3308      	adds	r3, #8
  410e94:	44c2      	add	sl, r8
  410e96:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  410e9a:	ebca 0a03 	rsb	sl, sl, r3
  410e9e:	4651      	mov	r1, sl
  410ea0:	4630      	mov	r0, r6
  410ea2:	f8cd c004 	str.w	ip, [sp, #4]
  410ea6:	f001 f867 	bl	411f78 <_sbrk_r>
  410eaa:	1c43      	adds	r3, r0, #1
  410eac:	f8dd c004 	ldr.w	ip, [sp, #4]
  410eb0:	f000 8135 	beq.w	41111e <_malloc_r+0x4f2>
  410eb4:	ebc8 0200 	rsb	r2, r8, r0
  410eb8:	4452      	add	r2, sl
  410eba:	f042 0201 	orr.w	r2, r2, #1
  410ebe:	f8dc 3000 	ldr.w	r3, [ip]
  410ec2:	42bc      	cmp	r4, r7
  410ec4:	4453      	add	r3, sl
  410ec6:	f8c7 8008 	str.w	r8, [r7, #8]
  410eca:	f8cc 3000 	str.w	r3, [ip]
  410ece:	f8c8 2004 	str.w	r2, [r8, #4]
  410ed2:	f8df a098 	ldr.w	sl, [pc, #152]	; 410f6c <_malloc_r+0x340>
  410ed6:	d015      	beq.n	410f04 <_malloc_r+0x2d8>
  410ed8:	f1b9 0f0f 	cmp.w	r9, #15
  410edc:	f240 80eb 	bls.w	4110b6 <_malloc_r+0x48a>
  410ee0:	6861      	ldr	r1, [r4, #4]
  410ee2:	f1a9 020c 	sub.w	r2, r9, #12
  410ee6:	f022 0207 	bic.w	r2, r2, #7
  410eea:	f001 0101 	and.w	r1, r1, #1
  410eee:	ea42 0e01 	orr.w	lr, r2, r1
  410ef2:	2005      	movs	r0, #5
  410ef4:	18a1      	adds	r1, r4, r2
  410ef6:	2a0f      	cmp	r2, #15
  410ef8:	f8c4 e004 	str.w	lr, [r4, #4]
  410efc:	6048      	str	r0, [r1, #4]
  410efe:	6088      	str	r0, [r1, #8]
  410f00:	f200 8111 	bhi.w	411126 <_malloc_r+0x4fa>
  410f04:	4a17      	ldr	r2, [pc, #92]	; (410f64 <_malloc_r+0x338>)
  410f06:	68bc      	ldr	r4, [r7, #8]
  410f08:	6811      	ldr	r1, [r2, #0]
  410f0a:	428b      	cmp	r3, r1
  410f0c:	bf88      	it	hi
  410f0e:	6013      	strhi	r3, [r2, #0]
  410f10:	4a15      	ldr	r2, [pc, #84]	; (410f68 <_malloc_r+0x33c>)
  410f12:	6811      	ldr	r1, [r2, #0]
  410f14:	428b      	cmp	r3, r1
  410f16:	bf88      	it	hi
  410f18:	6013      	strhi	r3, [r2, #0]
  410f1a:	6862      	ldr	r2, [r4, #4]
  410f1c:	f022 0203 	bic.w	r2, r2, #3
  410f20:	4295      	cmp	r5, r2
  410f22:	ebc5 0302 	rsb	r3, r5, r2
  410f26:	d801      	bhi.n	410f2c <_malloc_r+0x300>
  410f28:	2b0f      	cmp	r3, #15
  410f2a:	dc04      	bgt.n	410f36 <_malloc_r+0x30a>
  410f2c:	4630      	mov	r0, r6
  410f2e:	f000 f9cb 	bl	4112c8 <__malloc_unlock>
  410f32:	2400      	movs	r4, #0
  410f34:	e6a6      	b.n	410c84 <_malloc_r+0x58>
  410f36:	f045 0201 	orr.w	r2, r5, #1
  410f3a:	f043 0301 	orr.w	r3, r3, #1
  410f3e:	4425      	add	r5, r4
  410f40:	6062      	str	r2, [r4, #4]
  410f42:	4630      	mov	r0, r6
  410f44:	60bd      	str	r5, [r7, #8]
  410f46:	606b      	str	r3, [r5, #4]
  410f48:	f000 f9be 	bl	4112c8 <__malloc_unlock>
  410f4c:	3408      	adds	r4, #8
  410f4e:	4620      	mov	r0, r4
  410f50:	b003      	add	sp, #12
  410f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410f56:	bf00      	nop
  410f58:	200005e0 	.word	0x200005e0
  410f5c:	20003f60 	.word	0x20003f60
  410f60:	200009ec 	.word	0x200009ec
  410f64:	20003f5c 	.word	0x20003f5c
  410f68:	20003f58 	.word	0x20003f58
  410f6c:	20003f64 	.word	0x20003f64
  410f70:	f1bc 0f14 	cmp.w	ip, #20
  410f74:	d961      	bls.n	41103a <_malloc_r+0x40e>
  410f76:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  410f7a:	f200 808f 	bhi.w	41109c <_malloc_r+0x470>
  410f7e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  410f82:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  410f86:	ea4f 014c 	mov.w	r1, ip, lsl #1
  410f8a:	e697      	b.n	410cbc <_malloc_r+0x90>
  410f8c:	0a4b      	lsrs	r3, r1, #9
  410f8e:	2b04      	cmp	r3, #4
  410f90:	d958      	bls.n	411044 <_malloc_r+0x418>
  410f92:	2b14      	cmp	r3, #20
  410f94:	f200 80ad 	bhi.w	4110f2 <_malloc_r+0x4c6>
  410f98:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  410f9c:	0050      	lsls	r0, r2, #1
  410f9e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  410fa2:	6883      	ldr	r3, [r0, #8]
  410fa4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 411160 <_malloc_r+0x534>
  410fa8:	4283      	cmp	r3, r0
  410faa:	f000 808a 	beq.w	4110c2 <_malloc_r+0x496>
  410fae:	685a      	ldr	r2, [r3, #4]
  410fb0:	f022 0203 	bic.w	r2, r2, #3
  410fb4:	4291      	cmp	r1, r2
  410fb6:	d202      	bcs.n	410fbe <_malloc_r+0x392>
  410fb8:	689b      	ldr	r3, [r3, #8]
  410fba:	4298      	cmp	r0, r3
  410fbc:	d1f7      	bne.n	410fae <_malloc_r+0x382>
  410fbe:	68d9      	ldr	r1, [r3, #12]
  410fc0:	687a      	ldr	r2, [r7, #4]
  410fc2:	60e1      	str	r1, [r4, #12]
  410fc4:	60a3      	str	r3, [r4, #8]
  410fc6:	608c      	str	r4, [r1, #8]
  410fc8:	60dc      	str	r4, [r3, #12]
  410fca:	e6b6      	b.n	410d3a <_malloc_r+0x10e>
  410fcc:	f045 0701 	orr.w	r7, r5, #1
  410fd0:	f042 0101 	orr.w	r1, r2, #1
  410fd4:	4425      	add	r5, r4
  410fd6:	6067      	str	r7, [r4, #4]
  410fd8:	4630      	mov	r0, r6
  410fda:	615d      	str	r5, [r3, #20]
  410fdc:	611d      	str	r5, [r3, #16]
  410fde:	f8c5 e00c 	str.w	lr, [r5, #12]
  410fe2:	f8c5 e008 	str.w	lr, [r5, #8]
  410fe6:	6069      	str	r1, [r5, #4]
  410fe8:	50aa      	str	r2, [r5, r2]
  410fea:	3408      	adds	r4, #8
  410fec:	f000 f96c 	bl	4112c8 <__malloc_unlock>
  410ff0:	e648      	b.n	410c84 <_malloc_r+0x58>
  410ff2:	685a      	ldr	r2, [r3, #4]
  410ff4:	e6a1      	b.n	410d3a <_malloc_r+0x10e>
  410ff6:	f109 0901 	add.w	r9, r9, #1
  410ffa:	f019 0f03 	tst.w	r9, #3
  410ffe:	f104 0408 	add.w	r4, r4, #8
  411002:	f47f aead 	bne.w	410d60 <_malloc_r+0x134>
  411006:	e02d      	b.n	411064 <_malloc_r+0x438>
  411008:	f104 0308 	add.w	r3, r4, #8
  41100c:	6964      	ldr	r4, [r4, #20]
  41100e:	42a3      	cmp	r3, r4
  411010:	bf08      	it	eq
  411012:	f10c 0c02 	addeq.w	ip, ip, #2
  411016:	f43f ae67 	beq.w	410ce8 <_malloc_r+0xbc>
  41101a:	e623      	b.n	410c64 <_malloc_r+0x38>
  41101c:	4419      	add	r1, r3
  41101e:	6848      	ldr	r0, [r1, #4]
  411020:	461c      	mov	r4, r3
  411022:	f854 2f08 	ldr.w	r2, [r4, #8]!
  411026:	68db      	ldr	r3, [r3, #12]
  411028:	f040 0501 	orr.w	r5, r0, #1
  41102c:	604d      	str	r5, [r1, #4]
  41102e:	4630      	mov	r0, r6
  411030:	60d3      	str	r3, [r2, #12]
  411032:	609a      	str	r2, [r3, #8]
  411034:	f000 f948 	bl	4112c8 <__malloc_unlock>
  411038:	e624      	b.n	410c84 <_malloc_r+0x58>
  41103a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  41103e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411042:	e63b      	b.n	410cbc <_malloc_r+0x90>
  411044:	098a      	lsrs	r2, r1, #6
  411046:	3238      	adds	r2, #56	; 0x38
  411048:	0050      	lsls	r0, r2, #1
  41104a:	e7a8      	b.n	410f9e <_malloc_r+0x372>
  41104c:	42bc      	cmp	r4, r7
  41104e:	f43f af02 	beq.w	410e56 <_malloc_r+0x22a>
  411052:	68bc      	ldr	r4, [r7, #8]
  411054:	6862      	ldr	r2, [r4, #4]
  411056:	f022 0203 	bic.w	r2, r2, #3
  41105a:	e761      	b.n	410f20 <_malloc_r+0x2f4>
  41105c:	f8d8 8000 	ldr.w	r8, [r8]
  411060:	4598      	cmp	r8, r3
  411062:	d17a      	bne.n	41115a <_malloc_r+0x52e>
  411064:	f01c 0f03 	tst.w	ip, #3
  411068:	f1a8 0308 	sub.w	r3, r8, #8
  41106c:	f10c 3cff 	add.w	ip, ip, #4294967295
  411070:	d1f4      	bne.n	41105c <_malloc_r+0x430>
  411072:	687b      	ldr	r3, [r7, #4]
  411074:	ea23 0300 	bic.w	r3, r3, r0
  411078:	607b      	str	r3, [r7, #4]
  41107a:	0040      	lsls	r0, r0, #1
  41107c:	4298      	cmp	r0, r3
  41107e:	f63f aebe 	bhi.w	410dfe <_malloc_r+0x1d2>
  411082:	2800      	cmp	r0, #0
  411084:	f43f aebb 	beq.w	410dfe <_malloc_r+0x1d2>
  411088:	4203      	tst	r3, r0
  41108a:	46cc      	mov	ip, r9
  41108c:	f47f ae64 	bne.w	410d58 <_malloc_r+0x12c>
  411090:	0040      	lsls	r0, r0, #1
  411092:	4203      	tst	r3, r0
  411094:	f10c 0c04 	add.w	ip, ip, #4
  411098:	d0fa      	beq.n	411090 <_malloc_r+0x464>
  41109a:	e65d      	b.n	410d58 <_malloc_r+0x12c>
  41109c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  4110a0:	d819      	bhi.n	4110d6 <_malloc_r+0x4aa>
  4110a2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  4110a6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  4110aa:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4110ae:	e605      	b.n	410cbc <_malloc_r+0x90>
  4110b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4110b4:	e6ee      	b.n	410e94 <_malloc_r+0x268>
  4110b6:	2301      	movs	r3, #1
  4110b8:	f8c8 3004 	str.w	r3, [r8, #4]
  4110bc:	4644      	mov	r4, r8
  4110be:	2200      	movs	r2, #0
  4110c0:	e72e      	b.n	410f20 <_malloc_r+0x2f4>
  4110c2:	1092      	asrs	r2, r2, #2
  4110c4:	2001      	movs	r0, #1
  4110c6:	4090      	lsls	r0, r2
  4110c8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4110cc:	4619      	mov	r1, r3
  4110ce:	4302      	orrs	r2, r0
  4110d0:	f8c8 2004 	str.w	r2, [r8, #4]
  4110d4:	e775      	b.n	410fc2 <_malloc_r+0x396>
  4110d6:	f240 5354 	movw	r3, #1364	; 0x554
  4110da:	459c      	cmp	ip, r3
  4110dc:	d81b      	bhi.n	411116 <_malloc_r+0x4ea>
  4110de:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  4110e2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  4110e6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4110ea:	e5e7      	b.n	410cbc <_malloc_r+0x90>
  4110ec:	f10a 0a10 	add.w	sl, sl, #16
  4110f0:	e6a3      	b.n	410e3a <_malloc_r+0x20e>
  4110f2:	2b54      	cmp	r3, #84	; 0x54
  4110f4:	d81f      	bhi.n	411136 <_malloc_r+0x50a>
  4110f6:	0b0a      	lsrs	r2, r1, #12
  4110f8:	326e      	adds	r2, #110	; 0x6e
  4110fa:	0050      	lsls	r0, r2, #1
  4110fc:	e74f      	b.n	410f9e <_malloc_r+0x372>
  4110fe:	f3cb 010b 	ubfx	r1, fp, #0, #12
  411102:	2900      	cmp	r1, #0
  411104:	f47f aeb1 	bne.w	410e6a <_malloc_r+0x23e>
  411108:	eb0a 0109 	add.w	r1, sl, r9
  41110c:	68ba      	ldr	r2, [r7, #8]
  41110e:	f041 0101 	orr.w	r1, r1, #1
  411112:	6051      	str	r1, [r2, #4]
  411114:	e6f6      	b.n	410f04 <_malloc_r+0x2d8>
  411116:	21fc      	movs	r1, #252	; 0xfc
  411118:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  41111c:	e5ce      	b.n	410cbc <_malloc_r+0x90>
  41111e:	2201      	movs	r2, #1
  411120:	f04f 0a00 	mov.w	sl, #0
  411124:	e6cb      	b.n	410ebe <_malloc_r+0x292>
  411126:	f104 0108 	add.w	r1, r4, #8
  41112a:	4630      	mov	r0, r6
  41112c:	f7fe fecc 	bl	40fec8 <_free_r>
  411130:	f8da 3000 	ldr.w	r3, [sl]
  411134:	e6e6      	b.n	410f04 <_malloc_r+0x2d8>
  411136:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  41113a:	d803      	bhi.n	411144 <_malloc_r+0x518>
  41113c:	0bca      	lsrs	r2, r1, #15
  41113e:	3277      	adds	r2, #119	; 0x77
  411140:	0050      	lsls	r0, r2, #1
  411142:	e72c      	b.n	410f9e <_malloc_r+0x372>
  411144:	f240 5254 	movw	r2, #1364	; 0x554
  411148:	4293      	cmp	r3, r2
  41114a:	d803      	bhi.n	411154 <_malloc_r+0x528>
  41114c:	0c8a      	lsrs	r2, r1, #18
  41114e:	327c      	adds	r2, #124	; 0x7c
  411150:	0050      	lsls	r0, r2, #1
  411152:	e724      	b.n	410f9e <_malloc_r+0x372>
  411154:	20fc      	movs	r0, #252	; 0xfc
  411156:	227e      	movs	r2, #126	; 0x7e
  411158:	e721      	b.n	410f9e <_malloc_r+0x372>
  41115a:	687b      	ldr	r3, [r7, #4]
  41115c:	e78d      	b.n	41107a <_malloc_r+0x44e>
  41115e:	bf00      	nop
  411160:	200005e0 	.word	0x200005e0

00411164 <memchr>:
  411164:	0783      	lsls	r3, r0, #30
  411166:	b470      	push	{r4, r5, r6}
  411168:	b2c9      	uxtb	r1, r1
  41116a:	d040      	beq.n	4111ee <memchr+0x8a>
  41116c:	1e54      	subs	r4, r2, #1
  41116e:	b32a      	cbz	r2, 4111bc <memchr+0x58>
  411170:	7803      	ldrb	r3, [r0, #0]
  411172:	428b      	cmp	r3, r1
  411174:	d023      	beq.n	4111be <memchr+0x5a>
  411176:	1c43      	adds	r3, r0, #1
  411178:	e004      	b.n	411184 <memchr+0x20>
  41117a:	b1fc      	cbz	r4, 4111bc <memchr+0x58>
  41117c:	7805      	ldrb	r5, [r0, #0]
  41117e:	4614      	mov	r4, r2
  411180:	428d      	cmp	r5, r1
  411182:	d01c      	beq.n	4111be <memchr+0x5a>
  411184:	f013 0f03 	tst.w	r3, #3
  411188:	4618      	mov	r0, r3
  41118a:	f104 32ff 	add.w	r2, r4, #4294967295
  41118e:	f103 0301 	add.w	r3, r3, #1
  411192:	d1f2      	bne.n	41117a <memchr+0x16>
  411194:	2c03      	cmp	r4, #3
  411196:	d814      	bhi.n	4111c2 <memchr+0x5e>
  411198:	1e65      	subs	r5, r4, #1
  41119a:	b354      	cbz	r4, 4111f2 <memchr+0x8e>
  41119c:	7803      	ldrb	r3, [r0, #0]
  41119e:	428b      	cmp	r3, r1
  4111a0:	d00d      	beq.n	4111be <memchr+0x5a>
  4111a2:	1c42      	adds	r2, r0, #1
  4111a4:	2300      	movs	r3, #0
  4111a6:	e002      	b.n	4111ae <memchr+0x4a>
  4111a8:	7804      	ldrb	r4, [r0, #0]
  4111aa:	428c      	cmp	r4, r1
  4111ac:	d007      	beq.n	4111be <memchr+0x5a>
  4111ae:	42ab      	cmp	r3, r5
  4111b0:	4610      	mov	r0, r2
  4111b2:	f103 0301 	add.w	r3, r3, #1
  4111b6:	f102 0201 	add.w	r2, r2, #1
  4111ba:	d1f5      	bne.n	4111a8 <memchr+0x44>
  4111bc:	2000      	movs	r0, #0
  4111be:	bc70      	pop	{r4, r5, r6}
  4111c0:	4770      	bx	lr
  4111c2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4111c6:	4603      	mov	r3, r0
  4111c8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4111cc:	681a      	ldr	r2, [r3, #0]
  4111ce:	4618      	mov	r0, r3
  4111d0:	4072      	eors	r2, r6
  4111d2:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  4111d6:	ea25 0202 	bic.w	r2, r5, r2
  4111da:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4111de:	f103 0304 	add.w	r3, r3, #4
  4111e2:	d1d9      	bne.n	411198 <memchr+0x34>
  4111e4:	3c04      	subs	r4, #4
  4111e6:	2c03      	cmp	r4, #3
  4111e8:	4618      	mov	r0, r3
  4111ea:	d8ef      	bhi.n	4111cc <memchr+0x68>
  4111ec:	e7d4      	b.n	411198 <memchr+0x34>
  4111ee:	4614      	mov	r4, r2
  4111f0:	e7d0      	b.n	411194 <memchr+0x30>
  4111f2:	4620      	mov	r0, r4
  4111f4:	e7e3      	b.n	4111be <memchr+0x5a>
  4111f6:	bf00      	nop

004111f8 <memmove>:
  4111f8:	4288      	cmp	r0, r1
  4111fa:	b4f0      	push	{r4, r5, r6, r7}
  4111fc:	d910      	bls.n	411220 <memmove+0x28>
  4111fe:	188c      	adds	r4, r1, r2
  411200:	42a0      	cmp	r0, r4
  411202:	d20d      	bcs.n	411220 <memmove+0x28>
  411204:	1885      	adds	r5, r0, r2
  411206:	1e53      	subs	r3, r2, #1
  411208:	b142      	cbz	r2, 41121c <memmove+0x24>
  41120a:	4621      	mov	r1, r4
  41120c:	462a      	mov	r2, r5
  41120e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  411212:	3b01      	subs	r3, #1
  411214:	f802 4d01 	strb.w	r4, [r2, #-1]!
  411218:	1c5c      	adds	r4, r3, #1
  41121a:	d1f8      	bne.n	41120e <memmove+0x16>
  41121c:	bcf0      	pop	{r4, r5, r6, r7}
  41121e:	4770      	bx	lr
  411220:	2a0f      	cmp	r2, #15
  411222:	d944      	bls.n	4112ae <memmove+0xb6>
  411224:	ea40 0301 	orr.w	r3, r0, r1
  411228:	079b      	lsls	r3, r3, #30
  41122a:	d144      	bne.n	4112b6 <memmove+0xbe>
  41122c:	f1a2 0710 	sub.w	r7, r2, #16
  411230:	093f      	lsrs	r7, r7, #4
  411232:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  411236:	3610      	adds	r6, #16
  411238:	460c      	mov	r4, r1
  41123a:	4603      	mov	r3, r0
  41123c:	6825      	ldr	r5, [r4, #0]
  41123e:	3310      	adds	r3, #16
  411240:	f843 5c10 	str.w	r5, [r3, #-16]
  411244:	6865      	ldr	r5, [r4, #4]
  411246:	3410      	adds	r4, #16
  411248:	f843 5c0c 	str.w	r5, [r3, #-12]
  41124c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  411250:	f843 5c08 	str.w	r5, [r3, #-8]
  411254:	f854 5c04 	ldr.w	r5, [r4, #-4]
  411258:	f843 5c04 	str.w	r5, [r3, #-4]
  41125c:	42b3      	cmp	r3, r6
  41125e:	d1ed      	bne.n	41123c <memmove+0x44>
  411260:	1c7b      	adds	r3, r7, #1
  411262:	f002 0c0f 	and.w	ip, r2, #15
  411266:	011b      	lsls	r3, r3, #4
  411268:	f1bc 0f03 	cmp.w	ip, #3
  41126c:	4419      	add	r1, r3
  41126e:	4403      	add	r3, r0
  411270:	d923      	bls.n	4112ba <memmove+0xc2>
  411272:	460e      	mov	r6, r1
  411274:	461d      	mov	r5, r3
  411276:	4664      	mov	r4, ip
  411278:	f856 7b04 	ldr.w	r7, [r6], #4
  41127c:	3c04      	subs	r4, #4
  41127e:	2c03      	cmp	r4, #3
  411280:	f845 7b04 	str.w	r7, [r5], #4
  411284:	d8f8      	bhi.n	411278 <memmove+0x80>
  411286:	f1ac 0404 	sub.w	r4, ip, #4
  41128a:	f024 0403 	bic.w	r4, r4, #3
  41128e:	3404      	adds	r4, #4
  411290:	f002 0203 	and.w	r2, r2, #3
  411294:	4423      	add	r3, r4
  411296:	4421      	add	r1, r4
  411298:	2a00      	cmp	r2, #0
  41129a:	d0bf      	beq.n	41121c <memmove+0x24>
  41129c:	441a      	add	r2, r3
  41129e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4112a2:	f803 4b01 	strb.w	r4, [r3], #1
  4112a6:	4293      	cmp	r3, r2
  4112a8:	d1f9      	bne.n	41129e <memmove+0xa6>
  4112aa:	bcf0      	pop	{r4, r5, r6, r7}
  4112ac:	4770      	bx	lr
  4112ae:	4603      	mov	r3, r0
  4112b0:	2a00      	cmp	r2, #0
  4112b2:	d1f3      	bne.n	41129c <memmove+0xa4>
  4112b4:	e7b2      	b.n	41121c <memmove+0x24>
  4112b6:	4603      	mov	r3, r0
  4112b8:	e7f0      	b.n	41129c <memmove+0xa4>
  4112ba:	4662      	mov	r2, ip
  4112bc:	2a00      	cmp	r2, #0
  4112be:	d1ed      	bne.n	41129c <memmove+0xa4>
  4112c0:	e7ac      	b.n	41121c <memmove+0x24>
  4112c2:	bf00      	nop

004112c4 <__malloc_lock>:
  4112c4:	4770      	bx	lr
  4112c6:	bf00      	nop

004112c8 <__malloc_unlock>:
  4112c8:	4770      	bx	lr
  4112ca:	bf00      	nop

004112cc <_Balloc>:
  4112cc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4112ce:	b570      	push	{r4, r5, r6, lr}
  4112d0:	4605      	mov	r5, r0
  4112d2:	460c      	mov	r4, r1
  4112d4:	b14a      	cbz	r2, 4112ea <_Balloc+0x1e>
  4112d6:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4112da:	b180      	cbz	r0, 4112fe <_Balloc+0x32>
  4112dc:	6801      	ldr	r1, [r0, #0]
  4112de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4112e2:	2200      	movs	r2, #0
  4112e4:	6102      	str	r2, [r0, #16]
  4112e6:	60c2      	str	r2, [r0, #12]
  4112e8:	bd70      	pop	{r4, r5, r6, pc}
  4112ea:	2221      	movs	r2, #33	; 0x21
  4112ec:	2104      	movs	r1, #4
  4112ee:	f001 f80d 	bl	41230c <_calloc_r>
  4112f2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4112f4:	4602      	mov	r2, r0
  4112f6:	2800      	cmp	r0, #0
  4112f8:	d1ed      	bne.n	4112d6 <_Balloc+0xa>
  4112fa:	2000      	movs	r0, #0
  4112fc:	bd70      	pop	{r4, r5, r6, pc}
  4112fe:	2101      	movs	r1, #1
  411300:	fa01 f604 	lsl.w	r6, r1, r4
  411304:	1d72      	adds	r2, r6, #5
  411306:	4628      	mov	r0, r5
  411308:	0092      	lsls	r2, r2, #2
  41130a:	f000 ffff 	bl	41230c <_calloc_r>
  41130e:	2800      	cmp	r0, #0
  411310:	d0f3      	beq.n	4112fa <_Balloc+0x2e>
  411312:	6044      	str	r4, [r0, #4]
  411314:	6086      	str	r6, [r0, #8]
  411316:	e7e4      	b.n	4112e2 <_Balloc+0x16>

00411318 <_Bfree>:
  411318:	b131      	cbz	r1, 411328 <_Bfree+0x10>
  41131a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  41131c:	684a      	ldr	r2, [r1, #4]
  41131e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  411322:	6008      	str	r0, [r1, #0]
  411324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  411328:	4770      	bx	lr
  41132a:	bf00      	nop

0041132c <__multadd>:
  41132c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  411330:	690f      	ldr	r7, [r1, #16]
  411332:	b083      	sub	sp, #12
  411334:	4688      	mov	r8, r1
  411336:	4681      	mov	r9, r0
  411338:	f101 0514 	add.w	r5, r1, #20
  41133c:	2400      	movs	r4, #0
  41133e:	682e      	ldr	r6, [r5, #0]
  411340:	3401      	adds	r4, #1
  411342:	b2b1      	uxth	r1, r6
  411344:	0c36      	lsrs	r6, r6, #16
  411346:	fb02 3301 	mla	r3, r2, r1, r3
  41134a:	fb02 f606 	mul.w	r6, r2, r6
  41134e:	b299      	uxth	r1, r3
  411350:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  411354:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  411358:	42a7      	cmp	r7, r4
  41135a:	f845 1b04 	str.w	r1, [r5], #4
  41135e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  411362:	dcec      	bgt.n	41133e <__multadd+0x12>
  411364:	b14b      	cbz	r3, 41137a <__multadd+0x4e>
  411366:	f8d8 2008 	ldr.w	r2, [r8, #8]
  41136a:	4297      	cmp	r7, r2
  41136c:	da09      	bge.n	411382 <__multadd+0x56>
  41136e:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  411372:	3701      	adds	r7, #1
  411374:	6153      	str	r3, [r2, #20]
  411376:	f8c8 7010 	str.w	r7, [r8, #16]
  41137a:	4640      	mov	r0, r8
  41137c:	b003      	add	sp, #12
  41137e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  411382:	f8d8 1004 	ldr.w	r1, [r8, #4]
  411386:	4648      	mov	r0, r9
  411388:	3101      	adds	r1, #1
  41138a:	9301      	str	r3, [sp, #4]
  41138c:	f7ff ff9e 	bl	4112cc <_Balloc>
  411390:	f8d8 2010 	ldr.w	r2, [r8, #16]
  411394:	f108 010c 	add.w	r1, r8, #12
  411398:	3202      	adds	r2, #2
  41139a:	4604      	mov	r4, r0
  41139c:	0092      	lsls	r2, r2, #2
  41139e:	300c      	adds	r0, #12
  4113a0:	f7f9 fdbe 	bl	40af20 <memcpy>
  4113a4:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  4113a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4113ac:	9b01      	ldr	r3, [sp, #4]
  4113ae:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4113b2:	f8c8 0000 	str.w	r0, [r8]
  4113b6:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  4113ba:	46a0      	mov	r8, r4
  4113bc:	e7d7      	b.n	41136e <__multadd+0x42>
  4113be:	bf00      	nop

004113c0 <__s2b>:
  4113c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4113c4:	4699      	mov	r9, r3
  4113c6:	4b23      	ldr	r3, [pc, #140]	; (411454 <__s2b+0x94>)
  4113c8:	f109 0408 	add.w	r4, r9, #8
  4113cc:	fb83 5304 	smull	r5, r3, r3, r4
  4113d0:	17e4      	asrs	r4, r4, #31
  4113d2:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  4113d6:	2b01      	cmp	r3, #1
  4113d8:	4607      	mov	r7, r0
  4113da:	460c      	mov	r4, r1
  4113dc:	4690      	mov	r8, r2
  4113de:	9e08      	ldr	r6, [sp, #32]
  4113e0:	dd35      	ble.n	41144e <__s2b+0x8e>
  4113e2:	2501      	movs	r5, #1
  4113e4:	2100      	movs	r1, #0
  4113e6:	006d      	lsls	r5, r5, #1
  4113e8:	42ab      	cmp	r3, r5
  4113ea:	f101 0101 	add.w	r1, r1, #1
  4113ee:	dcfa      	bgt.n	4113e6 <__s2b+0x26>
  4113f0:	4638      	mov	r0, r7
  4113f2:	f7ff ff6b 	bl	4112cc <_Balloc>
  4113f6:	2301      	movs	r3, #1
  4113f8:	f1b8 0f09 	cmp.w	r8, #9
  4113fc:	6146      	str	r6, [r0, #20]
  4113fe:	6103      	str	r3, [r0, #16]
  411400:	dd21      	ble.n	411446 <__s2b+0x86>
  411402:	f104 0609 	add.w	r6, r4, #9
  411406:	4635      	mov	r5, r6
  411408:	4444      	add	r4, r8
  41140a:	f815 3b01 	ldrb.w	r3, [r5], #1
  41140e:	4601      	mov	r1, r0
  411410:	3b30      	subs	r3, #48	; 0x30
  411412:	4638      	mov	r0, r7
  411414:	220a      	movs	r2, #10
  411416:	f7ff ff89 	bl	41132c <__multadd>
  41141a:	42a5      	cmp	r5, r4
  41141c:	d1f5      	bne.n	41140a <__s2b+0x4a>
  41141e:	eb06 0408 	add.w	r4, r6, r8
  411422:	3c08      	subs	r4, #8
  411424:	45c1      	cmp	r9, r8
  411426:	dd0c      	ble.n	411442 <__s2b+0x82>
  411428:	ebc8 0809 	rsb	r8, r8, r9
  41142c:	44a0      	add	r8, r4
  41142e:	f814 3b01 	ldrb.w	r3, [r4], #1
  411432:	4601      	mov	r1, r0
  411434:	3b30      	subs	r3, #48	; 0x30
  411436:	4638      	mov	r0, r7
  411438:	220a      	movs	r2, #10
  41143a:	f7ff ff77 	bl	41132c <__multadd>
  41143e:	4544      	cmp	r4, r8
  411440:	d1f5      	bne.n	41142e <__s2b+0x6e>
  411442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  411446:	340a      	adds	r4, #10
  411448:	f04f 0809 	mov.w	r8, #9
  41144c:	e7ea      	b.n	411424 <__s2b+0x64>
  41144e:	2100      	movs	r1, #0
  411450:	e7ce      	b.n	4113f0 <__s2b+0x30>
  411452:	bf00      	nop
  411454:	38e38e39 	.word	0x38e38e39

00411458 <__hi0bits>:
  411458:	0c03      	lsrs	r3, r0, #16
  41145a:	041b      	lsls	r3, r3, #16
  41145c:	b9b3      	cbnz	r3, 41148c <__hi0bits+0x34>
  41145e:	0400      	lsls	r0, r0, #16
  411460:	2310      	movs	r3, #16
  411462:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  411466:	bf04      	itt	eq
  411468:	0200      	lsleq	r0, r0, #8
  41146a:	3308      	addeq	r3, #8
  41146c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  411470:	bf04      	itt	eq
  411472:	0100      	lsleq	r0, r0, #4
  411474:	3304      	addeq	r3, #4
  411476:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  41147a:	bf04      	itt	eq
  41147c:	0080      	lsleq	r0, r0, #2
  41147e:	3302      	addeq	r3, #2
  411480:	2800      	cmp	r0, #0
  411482:	db07      	blt.n	411494 <__hi0bits+0x3c>
  411484:	0042      	lsls	r2, r0, #1
  411486:	d403      	bmi.n	411490 <__hi0bits+0x38>
  411488:	2020      	movs	r0, #32
  41148a:	4770      	bx	lr
  41148c:	2300      	movs	r3, #0
  41148e:	e7e8      	b.n	411462 <__hi0bits+0xa>
  411490:	1c58      	adds	r0, r3, #1
  411492:	4770      	bx	lr
  411494:	4618      	mov	r0, r3
  411496:	4770      	bx	lr

00411498 <__lo0bits>:
  411498:	6803      	ldr	r3, [r0, #0]
  41149a:	f013 0207 	ands.w	r2, r3, #7
  41149e:	d007      	beq.n	4114b0 <__lo0bits+0x18>
  4114a0:	07d9      	lsls	r1, r3, #31
  4114a2:	d420      	bmi.n	4114e6 <__lo0bits+0x4e>
  4114a4:	079a      	lsls	r2, r3, #30
  4114a6:	d420      	bmi.n	4114ea <__lo0bits+0x52>
  4114a8:	089b      	lsrs	r3, r3, #2
  4114aa:	6003      	str	r3, [r0, #0]
  4114ac:	2002      	movs	r0, #2
  4114ae:	4770      	bx	lr
  4114b0:	b299      	uxth	r1, r3
  4114b2:	b909      	cbnz	r1, 4114b8 <__lo0bits+0x20>
  4114b4:	0c1b      	lsrs	r3, r3, #16
  4114b6:	2210      	movs	r2, #16
  4114b8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4114bc:	bf04      	itt	eq
  4114be:	0a1b      	lsreq	r3, r3, #8
  4114c0:	3208      	addeq	r2, #8
  4114c2:	0719      	lsls	r1, r3, #28
  4114c4:	bf04      	itt	eq
  4114c6:	091b      	lsreq	r3, r3, #4
  4114c8:	3204      	addeq	r2, #4
  4114ca:	0799      	lsls	r1, r3, #30
  4114cc:	bf04      	itt	eq
  4114ce:	089b      	lsreq	r3, r3, #2
  4114d0:	3202      	addeq	r2, #2
  4114d2:	07d9      	lsls	r1, r3, #31
  4114d4:	d404      	bmi.n	4114e0 <__lo0bits+0x48>
  4114d6:	085b      	lsrs	r3, r3, #1
  4114d8:	d101      	bne.n	4114de <__lo0bits+0x46>
  4114da:	2020      	movs	r0, #32
  4114dc:	4770      	bx	lr
  4114de:	3201      	adds	r2, #1
  4114e0:	6003      	str	r3, [r0, #0]
  4114e2:	4610      	mov	r0, r2
  4114e4:	4770      	bx	lr
  4114e6:	2000      	movs	r0, #0
  4114e8:	4770      	bx	lr
  4114ea:	085b      	lsrs	r3, r3, #1
  4114ec:	6003      	str	r3, [r0, #0]
  4114ee:	2001      	movs	r0, #1
  4114f0:	4770      	bx	lr
  4114f2:	bf00      	nop

004114f4 <__i2b>:
  4114f4:	b510      	push	{r4, lr}
  4114f6:	460c      	mov	r4, r1
  4114f8:	2101      	movs	r1, #1
  4114fa:	f7ff fee7 	bl	4112cc <_Balloc>
  4114fe:	2201      	movs	r2, #1
  411500:	6144      	str	r4, [r0, #20]
  411502:	6102      	str	r2, [r0, #16]
  411504:	bd10      	pop	{r4, pc}
  411506:	bf00      	nop

00411508 <__multiply>:
  411508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  41150c:	690d      	ldr	r5, [r1, #16]
  41150e:	f8d2 9010 	ldr.w	r9, [r2, #16]
  411512:	b085      	sub	sp, #20
  411514:	454d      	cmp	r5, r9
  411516:	460c      	mov	r4, r1
  411518:	4692      	mov	sl, r2
  41151a:	da04      	bge.n	411526 <__multiply+0x1e>
  41151c:	462a      	mov	r2, r5
  41151e:	4654      	mov	r4, sl
  411520:	464d      	mov	r5, r9
  411522:	468a      	mov	sl, r1
  411524:	4691      	mov	r9, r2
  411526:	68a3      	ldr	r3, [r4, #8]
  411528:	eb05 0709 	add.w	r7, r5, r9
  41152c:	6861      	ldr	r1, [r4, #4]
  41152e:	429f      	cmp	r7, r3
  411530:	bfc8      	it	gt
  411532:	3101      	addgt	r1, #1
  411534:	f7ff feca 	bl	4112cc <_Balloc>
  411538:	f100 0614 	add.w	r6, r0, #20
  41153c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  411540:	4546      	cmp	r6, r8
  411542:	9001      	str	r0, [sp, #4]
  411544:	d205      	bcs.n	411552 <__multiply+0x4a>
  411546:	4633      	mov	r3, r6
  411548:	2000      	movs	r0, #0
  41154a:	f843 0b04 	str.w	r0, [r3], #4
  41154e:	4598      	cmp	r8, r3
  411550:	d8fb      	bhi.n	41154a <__multiply+0x42>
  411552:	f10a 0c14 	add.w	ip, sl, #20
  411556:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  41155a:	3414      	adds	r4, #20
  41155c:	45cc      	cmp	ip, r9
  41155e:	9400      	str	r4, [sp, #0]
  411560:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  411564:	d25b      	bcs.n	41161e <__multiply+0x116>
  411566:	f8cd 8008 	str.w	r8, [sp, #8]
  41156a:	9703      	str	r7, [sp, #12]
  41156c:	46c8      	mov	r8, r9
  41156e:	f85c 3b04 	ldr.w	r3, [ip], #4
  411572:	b29c      	uxth	r4, r3
  411574:	b324      	cbz	r4, 4115c0 <__multiply+0xb8>
  411576:	9a00      	ldr	r2, [sp, #0]
  411578:	4633      	mov	r3, r6
  41157a:	f04f 0900 	mov.w	r9, #0
  41157e:	e000      	b.n	411582 <__multiply+0x7a>
  411580:	460b      	mov	r3, r1
  411582:	f852 7b04 	ldr.w	r7, [r2], #4
  411586:	6819      	ldr	r1, [r3, #0]
  411588:	fa1f fb87 	uxth.w	fp, r7
  41158c:	fa1f fa81 	uxth.w	sl, r1
  411590:	0c38      	lsrs	r0, r7, #16
  411592:	0c09      	lsrs	r1, r1, #16
  411594:	fb04 aa0b 	mla	sl, r4, fp, sl
  411598:	fb04 1000 	mla	r0, r4, r0, r1
  41159c:	44d1      	add	r9, sl
  41159e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4115a2:	fa1f f989 	uxth.w	r9, r9
  4115a6:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4115aa:	4619      	mov	r1, r3
  4115ac:	4295      	cmp	r5, r2
  4115ae:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4115b2:	f841 7b04 	str.w	r7, [r1], #4
  4115b6:	d8e3      	bhi.n	411580 <__multiply+0x78>
  4115b8:	f8c3 9004 	str.w	r9, [r3, #4]
  4115bc:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  4115c0:	ea5f 4913 	movs.w	r9, r3, lsr #16
  4115c4:	d024      	beq.n	411610 <__multiply+0x108>
  4115c6:	f8d6 a000 	ldr.w	sl, [r6]
  4115ca:	9b00      	ldr	r3, [sp, #0]
  4115cc:	4650      	mov	r0, sl
  4115ce:	4631      	mov	r1, r6
  4115d0:	f04f 0b00 	mov.w	fp, #0
  4115d4:	e000      	b.n	4115d8 <__multiply+0xd0>
  4115d6:	4611      	mov	r1, r2
  4115d8:	881a      	ldrh	r2, [r3, #0]
  4115da:	0c00      	lsrs	r0, r0, #16
  4115dc:	fb09 0002 	mla	r0, r9, r2, r0
  4115e0:	fa1f fa8a 	uxth.w	sl, sl
  4115e4:	4483      	add	fp, r0
  4115e6:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  4115ea:	460a      	mov	r2, r1
  4115ec:	f842 0b04 	str.w	r0, [r2], #4
  4115f0:	f853 7b04 	ldr.w	r7, [r3], #4
  4115f4:	6848      	ldr	r0, [r1, #4]
  4115f6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4115fa:	b284      	uxth	r4, r0
  4115fc:	fb09 4a0a 	mla	sl, r9, sl, r4
  411600:	429d      	cmp	r5, r3
  411602:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  411606:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  41160a:	d8e4      	bhi.n	4115d6 <__multiply+0xce>
  41160c:	f8c1 a004 	str.w	sl, [r1, #4]
  411610:	45e0      	cmp	r8, ip
  411612:	f106 0604 	add.w	r6, r6, #4
  411616:	d8aa      	bhi.n	41156e <__multiply+0x66>
  411618:	f8dd 8008 	ldr.w	r8, [sp, #8]
  41161c:	9f03      	ldr	r7, [sp, #12]
  41161e:	2f00      	cmp	r7, #0
  411620:	dd0a      	ble.n	411638 <__multiply+0x130>
  411622:	f858 3c04 	ldr.w	r3, [r8, #-4]
  411626:	f1a8 0804 	sub.w	r8, r8, #4
  41162a:	b11b      	cbz	r3, 411634 <__multiply+0x12c>
  41162c:	e004      	b.n	411638 <__multiply+0x130>
  41162e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  411632:	b90b      	cbnz	r3, 411638 <__multiply+0x130>
  411634:	3f01      	subs	r7, #1
  411636:	d1fa      	bne.n	41162e <__multiply+0x126>
  411638:	9b01      	ldr	r3, [sp, #4]
  41163a:	4618      	mov	r0, r3
  41163c:	611f      	str	r7, [r3, #16]
  41163e:	b005      	add	sp, #20
  411640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00411644 <__pow5mult>:
  411644:	f012 0303 	ands.w	r3, r2, #3
  411648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41164c:	4614      	mov	r4, r2
  41164e:	4607      	mov	r7, r0
  411650:	460e      	mov	r6, r1
  411652:	d12c      	bne.n	4116ae <__pow5mult+0x6a>
  411654:	10a4      	asrs	r4, r4, #2
  411656:	d01c      	beq.n	411692 <__pow5mult+0x4e>
  411658:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  41165a:	2d00      	cmp	r5, #0
  41165c:	d030      	beq.n	4116c0 <__pow5mult+0x7c>
  41165e:	f04f 0800 	mov.w	r8, #0
  411662:	e004      	b.n	41166e <__pow5mult+0x2a>
  411664:	1064      	asrs	r4, r4, #1
  411666:	d014      	beq.n	411692 <__pow5mult+0x4e>
  411668:	6828      	ldr	r0, [r5, #0]
  41166a:	b1a8      	cbz	r0, 411698 <__pow5mult+0x54>
  41166c:	4605      	mov	r5, r0
  41166e:	07e3      	lsls	r3, r4, #31
  411670:	d5f8      	bpl.n	411664 <__pow5mult+0x20>
  411672:	4638      	mov	r0, r7
  411674:	4631      	mov	r1, r6
  411676:	462a      	mov	r2, r5
  411678:	f7ff ff46 	bl	411508 <__multiply>
  41167c:	b1ae      	cbz	r6, 4116aa <__pow5mult+0x66>
  41167e:	6872      	ldr	r2, [r6, #4]
  411680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  411682:	1064      	asrs	r4, r4, #1
  411684:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  411688:	6031      	str	r1, [r6, #0]
  41168a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  41168e:	4606      	mov	r6, r0
  411690:	d1ea      	bne.n	411668 <__pow5mult+0x24>
  411692:	4630      	mov	r0, r6
  411694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411698:	4638      	mov	r0, r7
  41169a:	4629      	mov	r1, r5
  41169c:	462a      	mov	r2, r5
  41169e:	f7ff ff33 	bl	411508 <__multiply>
  4116a2:	6028      	str	r0, [r5, #0]
  4116a4:	f8c0 8000 	str.w	r8, [r0]
  4116a8:	e7e0      	b.n	41166c <__pow5mult+0x28>
  4116aa:	4606      	mov	r6, r0
  4116ac:	e7da      	b.n	411664 <__pow5mult+0x20>
  4116ae:	4a0b      	ldr	r2, [pc, #44]	; (4116dc <__pow5mult+0x98>)
  4116b0:	3b01      	subs	r3, #1
  4116b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4116b6:	2300      	movs	r3, #0
  4116b8:	f7ff fe38 	bl	41132c <__multadd>
  4116bc:	4606      	mov	r6, r0
  4116be:	e7c9      	b.n	411654 <__pow5mult+0x10>
  4116c0:	2101      	movs	r1, #1
  4116c2:	4638      	mov	r0, r7
  4116c4:	f7ff fe02 	bl	4112cc <_Balloc>
  4116c8:	f240 2171 	movw	r1, #625	; 0x271
  4116cc:	2201      	movs	r2, #1
  4116ce:	2300      	movs	r3, #0
  4116d0:	6141      	str	r1, [r0, #20]
  4116d2:	6102      	str	r2, [r0, #16]
  4116d4:	4605      	mov	r5, r0
  4116d6:	64b8      	str	r0, [r7, #72]	; 0x48
  4116d8:	6003      	str	r3, [r0, #0]
  4116da:	e7c0      	b.n	41165e <__pow5mult+0x1a>
  4116dc:	00413db0 	.word	0x00413db0

004116e0 <__lshift>:
  4116e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4116e4:	690b      	ldr	r3, [r1, #16]
  4116e6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4116ea:	eb0a 0903 	add.w	r9, sl, r3
  4116ee:	688b      	ldr	r3, [r1, #8]
  4116f0:	f109 0601 	add.w	r6, r9, #1
  4116f4:	429e      	cmp	r6, r3
  4116f6:	460f      	mov	r7, r1
  4116f8:	4693      	mov	fp, r2
  4116fa:	4680      	mov	r8, r0
  4116fc:	6849      	ldr	r1, [r1, #4]
  4116fe:	dd04      	ble.n	41170a <__lshift+0x2a>
  411700:	005b      	lsls	r3, r3, #1
  411702:	429e      	cmp	r6, r3
  411704:	f101 0101 	add.w	r1, r1, #1
  411708:	dcfa      	bgt.n	411700 <__lshift+0x20>
  41170a:	4640      	mov	r0, r8
  41170c:	f7ff fdde 	bl	4112cc <_Balloc>
  411710:	f1ba 0f00 	cmp.w	sl, #0
  411714:	f100 0414 	add.w	r4, r0, #20
  411718:	dd09      	ble.n	41172e <__lshift+0x4e>
  41171a:	2300      	movs	r3, #0
  41171c:	461a      	mov	r2, r3
  41171e:	4625      	mov	r5, r4
  411720:	3301      	adds	r3, #1
  411722:	4553      	cmp	r3, sl
  411724:	f845 2b04 	str.w	r2, [r5], #4
  411728:	d1fa      	bne.n	411720 <__lshift+0x40>
  41172a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  41172e:	693a      	ldr	r2, [r7, #16]
  411730:	f107 0314 	add.w	r3, r7, #20
  411734:	f01b 0b1f 	ands.w	fp, fp, #31
  411738:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  41173c:	d021      	beq.n	411782 <__lshift+0xa2>
  41173e:	f1cb 0a20 	rsb	sl, fp, #32
  411742:	2200      	movs	r2, #0
  411744:	e000      	b.n	411748 <__lshift+0x68>
  411746:	462c      	mov	r4, r5
  411748:	6819      	ldr	r1, [r3, #0]
  41174a:	4625      	mov	r5, r4
  41174c:	fa01 f10b 	lsl.w	r1, r1, fp
  411750:	430a      	orrs	r2, r1
  411752:	f845 2b04 	str.w	r2, [r5], #4
  411756:	f853 2b04 	ldr.w	r2, [r3], #4
  41175a:	4563      	cmp	r3, ip
  41175c:	fa22 f20a 	lsr.w	r2, r2, sl
  411760:	d3f1      	bcc.n	411746 <__lshift+0x66>
  411762:	6062      	str	r2, [r4, #4]
  411764:	b10a      	cbz	r2, 41176a <__lshift+0x8a>
  411766:	f109 0602 	add.w	r6, r9, #2
  41176a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  41176e:	687a      	ldr	r2, [r7, #4]
  411770:	3e01      	subs	r6, #1
  411772:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  411776:	6106      	str	r6, [r0, #16]
  411778:	6039      	str	r1, [r7, #0]
  41177a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  41177e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411782:	f853 2b04 	ldr.w	r2, [r3], #4
  411786:	459c      	cmp	ip, r3
  411788:	f844 2b04 	str.w	r2, [r4], #4
  41178c:	d9ed      	bls.n	41176a <__lshift+0x8a>
  41178e:	f853 2b04 	ldr.w	r2, [r3], #4
  411792:	459c      	cmp	ip, r3
  411794:	f844 2b04 	str.w	r2, [r4], #4
  411798:	d8f3      	bhi.n	411782 <__lshift+0xa2>
  41179a:	e7e6      	b.n	41176a <__lshift+0x8a>

0041179c <__mcmp>:
  41179c:	6902      	ldr	r2, [r0, #16]
  41179e:	690b      	ldr	r3, [r1, #16]
  4117a0:	b410      	push	{r4}
  4117a2:	1ad2      	subs	r2, r2, r3
  4117a4:	d115      	bne.n	4117d2 <__mcmp+0x36>
  4117a6:	009b      	lsls	r3, r3, #2
  4117a8:	3014      	adds	r0, #20
  4117aa:	3114      	adds	r1, #20
  4117ac:	4419      	add	r1, r3
  4117ae:	4403      	add	r3, r0
  4117b0:	e001      	b.n	4117b6 <__mcmp+0x1a>
  4117b2:	4298      	cmp	r0, r3
  4117b4:	d211      	bcs.n	4117da <__mcmp+0x3e>
  4117b6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4117ba:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4117be:	42a2      	cmp	r2, r4
  4117c0:	d0f7      	beq.n	4117b2 <__mcmp+0x16>
  4117c2:	4294      	cmp	r4, r2
  4117c4:	bf94      	ite	ls
  4117c6:	2001      	movls	r0, #1
  4117c8:	f04f 30ff 	movhi.w	r0, #4294967295
  4117cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4117d0:	4770      	bx	lr
  4117d2:	4610      	mov	r0, r2
  4117d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4117d8:	4770      	bx	lr
  4117da:	2000      	movs	r0, #0
  4117dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4117e0:	4770      	bx	lr
  4117e2:	bf00      	nop

004117e4 <__mdiff>:
  4117e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4117e8:	460d      	mov	r5, r1
  4117ea:	4604      	mov	r4, r0
  4117ec:	4611      	mov	r1, r2
  4117ee:	4628      	mov	r0, r5
  4117f0:	4616      	mov	r6, r2
  4117f2:	f7ff ffd3 	bl	41179c <__mcmp>
  4117f6:	1e07      	subs	r7, r0, #0
  4117f8:	d056      	beq.n	4118a8 <__mdiff+0xc4>
  4117fa:	db4f      	blt.n	41189c <__mdiff+0xb8>
  4117fc:	f04f 0900 	mov.w	r9, #0
  411800:	6869      	ldr	r1, [r5, #4]
  411802:	4620      	mov	r0, r4
  411804:	f7ff fd62 	bl	4112cc <_Balloc>
  411808:	692f      	ldr	r7, [r5, #16]
  41180a:	6932      	ldr	r2, [r6, #16]
  41180c:	3514      	adds	r5, #20
  41180e:	3614      	adds	r6, #20
  411810:	f8c0 900c 	str.w	r9, [r0, #12]
  411814:	f100 0314 	add.w	r3, r0, #20
  411818:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  41181c:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  411820:	2100      	movs	r1, #0
  411822:	f855 4b04 	ldr.w	r4, [r5], #4
  411826:	f856 2b04 	ldr.w	r2, [r6], #4
  41182a:	fa1f fa84 	uxth.w	sl, r4
  41182e:	448a      	add	sl, r1
  411830:	fa1f f982 	uxth.w	r9, r2
  411834:	0c11      	lsrs	r1, r2, #16
  411836:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  41183a:	ebc9 020a 	rsb	r2, r9, sl
  41183e:	eb01 4122 	add.w	r1, r1, r2, asr #16
  411842:	b292      	uxth	r2, r2
  411844:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  411848:	45b0      	cmp	r8, r6
  41184a:	f843 2b04 	str.w	r2, [r3], #4
  41184e:	ea4f 4121 	mov.w	r1, r1, asr #16
  411852:	462c      	mov	r4, r5
  411854:	d8e5      	bhi.n	411822 <__mdiff+0x3e>
  411856:	45ac      	cmp	ip, r5
  411858:	4698      	mov	r8, r3
  41185a:	d915      	bls.n	411888 <__mdiff+0xa4>
  41185c:	f854 6b04 	ldr.w	r6, [r4], #4
  411860:	b2b2      	uxth	r2, r6
  411862:	4411      	add	r1, r2
  411864:	0c36      	lsrs	r6, r6, #16
  411866:	eb06 4621 	add.w	r6, r6, r1, asr #16
  41186a:	b289      	uxth	r1, r1
  41186c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  411870:	45a4      	cmp	ip, r4
  411872:	f843 2b04 	str.w	r2, [r3], #4
  411876:	ea4f 4126 	mov.w	r1, r6, asr #16
  41187a:	d8ef      	bhi.n	41185c <__mdiff+0x78>
  41187c:	43eb      	mvns	r3, r5
  41187e:	4463      	add	r3, ip
  411880:	f023 0303 	bic.w	r3, r3, #3
  411884:	3304      	adds	r3, #4
  411886:	4443      	add	r3, r8
  411888:	3b04      	subs	r3, #4
  41188a:	b922      	cbnz	r2, 411896 <__mdiff+0xb2>
  41188c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  411890:	3f01      	subs	r7, #1
  411892:	2a00      	cmp	r2, #0
  411894:	d0fa      	beq.n	41188c <__mdiff+0xa8>
  411896:	6107      	str	r7, [r0, #16]
  411898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41189c:	462b      	mov	r3, r5
  41189e:	f04f 0901 	mov.w	r9, #1
  4118a2:	4635      	mov	r5, r6
  4118a4:	461e      	mov	r6, r3
  4118a6:	e7ab      	b.n	411800 <__mdiff+0x1c>
  4118a8:	4620      	mov	r0, r4
  4118aa:	4639      	mov	r1, r7
  4118ac:	f7ff fd0e 	bl	4112cc <_Balloc>
  4118b0:	2301      	movs	r3, #1
  4118b2:	6147      	str	r7, [r0, #20]
  4118b4:	6103      	str	r3, [r0, #16]
  4118b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4118ba:	bf00      	nop

004118bc <__ulp>:
  4118bc:	4b0e      	ldr	r3, [pc, #56]	; (4118f8 <__ulp+0x3c>)
  4118be:	400b      	ands	r3, r1
  4118c0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  4118c4:	2b00      	cmp	r3, #0
  4118c6:	dd02      	ble.n	4118ce <__ulp+0x12>
  4118c8:	4619      	mov	r1, r3
  4118ca:	2000      	movs	r0, #0
  4118cc:	4770      	bx	lr
  4118ce:	425b      	negs	r3, r3
  4118d0:	151b      	asrs	r3, r3, #20
  4118d2:	2b13      	cmp	r3, #19
  4118d4:	dd0a      	ble.n	4118ec <__ulp+0x30>
  4118d6:	2b32      	cmp	r3, #50	; 0x32
  4118d8:	bfdd      	ittte	le
  4118da:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  4118de:	2201      	movle	r2, #1
  4118e0:	fa02 f303 	lslle.w	r3, r2, r3
  4118e4:	2301      	movgt	r3, #1
  4118e6:	2100      	movs	r1, #0
  4118e8:	4618      	mov	r0, r3
  4118ea:	4770      	bx	lr
  4118ec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4118f0:	fa42 f103 	asr.w	r1, r2, r3
  4118f4:	2000      	movs	r0, #0
  4118f6:	4770      	bx	lr
  4118f8:	7ff00000 	.word	0x7ff00000

004118fc <__b2d>:
  4118fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4118fe:	6904      	ldr	r4, [r0, #16]
  411900:	f100 0614 	add.w	r6, r0, #20
  411904:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  411908:	f854 5c04 	ldr.w	r5, [r4, #-4]
  41190c:	460f      	mov	r7, r1
  41190e:	4628      	mov	r0, r5
  411910:	f7ff fda2 	bl	411458 <__hi0bits>
  411914:	f1c0 0320 	rsb	r3, r0, #32
  411918:	280a      	cmp	r0, #10
  41191a:	603b      	str	r3, [r7, #0]
  41191c:	f1a4 0104 	sub.w	r1, r4, #4
  411920:	dc19      	bgt.n	411956 <__b2d+0x5a>
  411922:	428e      	cmp	r6, r1
  411924:	f1c0 070b 	rsb	r7, r0, #11
  411928:	bf38      	it	cc
  41192a:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  41192e:	fa25 fc07 	lsr.w	ip, r5, r7
  411932:	f100 0015 	add.w	r0, r0, #21
  411936:	bf38      	it	cc
  411938:	fa21 f707 	lsrcc.w	r7, r1, r7
  41193c:	fa05 f500 	lsl.w	r5, r5, r0
  411940:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  411944:	bf28      	it	cs
  411946:	2700      	movcs	r7, #0
  411948:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  41194c:	ea47 0205 	orr.w	r2, r7, r5
  411950:	4610      	mov	r0, r2
  411952:	4619      	mov	r1, r3
  411954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411956:	428e      	cmp	r6, r1
  411958:	bf36      	itet	cc
  41195a:	f1a4 0108 	subcc.w	r1, r4, #8
  41195e:	2400      	movcs	r4, #0
  411960:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  411964:	f1b0 070b 	subs.w	r7, r0, #11
  411968:	d01b      	beq.n	4119a2 <__b2d+0xa6>
  41196a:	42b1      	cmp	r1, r6
  41196c:	bf88      	it	hi
  41196e:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  411972:	fa05 f507 	lsl.w	r5, r5, r7
  411976:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  41197a:	fa24 fc00 	lsr.w	ip, r4, r0
  41197e:	bf88      	it	hi
  411980:	fa21 f000 	lsrhi.w	r0, r1, r0
  411984:	fa04 f407 	lsl.w	r4, r4, r7
  411988:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  41198c:	bf98      	it	ls
  41198e:	2000      	movls	r0, #0
  411990:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  411994:	ea45 030c 	orr.w	r3, r5, ip
  411998:	ea40 0204 	orr.w	r2, r0, r4
  41199c:	4610      	mov	r0, r2
  41199e:	4619      	mov	r1, r3
  4119a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4119a2:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  4119a6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4119aa:	4622      	mov	r2, r4
  4119ac:	4610      	mov	r0, r2
  4119ae:	4619      	mov	r1, r3
  4119b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4119b2:	bf00      	nop

004119b4 <__d2b>:
  4119b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4119b8:	2101      	movs	r1, #1
  4119ba:	b083      	sub	sp, #12
  4119bc:	461d      	mov	r5, r3
  4119be:	f3c3 560a 	ubfx	r6, r3, #20, #11
  4119c2:	4614      	mov	r4, r2
  4119c4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4119c6:	f7ff fc81 	bl	4112cc <_Balloc>
  4119ca:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4119ce:	4680      	mov	r8, r0
  4119d0:	b10e      	cbz	r6, 4119d6 <__d2b+0x22>
  4119d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4119d6:	9301      	str	r3, [sp, #4]
  4119d8:	b324      	cbz	r4, 411a24 <__d2b+0x70>
  4119da:	a802      	add	r0, sp, #8
  4119dc:	f840 4d08 	str.w	r4, [r0, #-8]!
  4119e0:	4668      	mov	r0, sp
  4119e2:	f7ff fd59 	bl	411498 <__lo0bits>
  4119e6:	2800      	cmp	r0, #0
  4119e8:	d135      	bne.n	411a56 <__d2b+0xa2>
  4119ea:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4119ee:	f8c8 2014 	str.w	r2, [r8, #20]
  4119f2:	2b00      	cmp	r3, #0
  4119f4:	bf0c      	ite	eq
  4119f6:	2401      	moveq	r4, #1
  4119f8:	2402      	movne	r4, #2
  4119fa:	f8c8 3018 	str.w	r3, [r8, #24]
  4119fe:	f8c8 4010 	str.w	r4, [r8, #16]
  411a02:	b9de      	cbnz	r6, 411a3c <__d2b+0x88>
  411a04:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  411a08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  411a0c:	6038      	str	r0, [r7, #0]
  411a0e:	6918      	ldr	r0, [r3, #16]
  411a10:	f7ff fd22 	bl	411458 <__hi0bits>
  411a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  411a16:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  411a1a:	6018      	str	r0, [r3, #0]
  411a1c:	4640      	mov	r0, r8
  411a1e:	b003      	add	sp, #12
  411a20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  411a24:	a801      	add	r0, sp, #4
  411a26:	f7ff fd37 	bl	411498 <__lo0bits>
  411a2a:	9b01      	ldr	r3, [sp, #4]
  411a2c:	2401      	movs	r4, #1
  411a2e:	3020      	adds	r0, #32
  411a30:	f8c8 3014 	str.w	r3, [r8, #20]
  411a34:	f8c8 4010 	str.w	r4, [r8, #16]
  411a38:	2e00      	cmp	r6, #0
  411a3a:	d0e3      	beq.n	411a04 <__d2b+0x50>
  411a3c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  411a40:	eb09 0300 	add.w	r3, r9, r0
  411a44:	603b      	str	r3, [r7, #0]
  411a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  411a48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  411a4c:	6018      	str	r0, [r3, #0]
  411a4e:	4640      	mov	r0, r8
  411a50:	b003      	add	sp, #12
  411a52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  411a56:	9b01      	ldr	r3, [sp, #4]
  411a58:	f1c0 0120 	rsb	r1, r0, #32
  411a5c:	fa03 f101 	lsl.w	r1, r3, r1
  411a60:	40c3      	lsrs	r3, r0
  411a62:	9a00      	ldr	r2, [sp, #0]
  411a64:	9301      	str	r3, [sp, #4]
  411a66:	430a      	orrs	r2, r1
  411a68:	f8c8 2014 	str.w	r2, [r8, #20]
  411a6c:	e7c1      	b.n	4119f2 <__d2b+0x3e>
  411a6e:	bf00      	nop

00411a70 <__ratio>:
  411a70:	b5f0      	push	{r4, r5, r6, r7, lr}
  411a72:	b083      	sub	sp, #12
  411a74:	460e      	mov	r6, r1
  411a76:	4669      	mov	r1, sp
  411a78:	4607      	mov	r7, r0
  411a7a:	f7ff ff3f 	bl	4118fc <__b2d>
  411a7e:	4604      	mov	r4, r0
  411a80:	460d      	mov	r5, r1
  411a82:	4630      	mov	r0, r6
  411a84:	a901      	add	r1, sp, #4
  411a86:	f7ff ff39 	bl	4118fc <__b2d>
  411a8a:	693f      	ldr	r7, [r7, #16]
  411a8c:	6936      	ldr	r6, [r6, #16]
  411a8e:	4602      	mov	r2, r0
  411a90:	460b      	mov	r3, r1
  411a92:	ebc6 0e07 	rsb	lr, r6, r7
  411a96:	e89d 0003 	ldmia.w	sp, {r0, r1}
  411a9a:	1a41      	subs	r1, r0, r1
  411a9c:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  411aa0:	f1be 0f00 	cmp.w	lr, #0
  411aa4:	dd08      	ble.n	411ab8 <__ratio+0x48>
  411aa6:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  411aaa:	460d      	mov	r5, r1
  411aac:	4620      	mov	r0, r4
  411aae:	4629      	mov	r1, r5
  411ab0:	f7f8 fce2 	bl	40a478 <__aeabi_ddiv>
  411ab4:	b003      	add	sp, #12
  411ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411ab8:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  411abc:	463b      	mov	r3, r7
  411abe:	e7f5      	b.n	411aac <__ratio+0x3c>

00411ac0 <__copybits>:
  411ac0:	b470      	push	{r4, r5, r6}
  411ac2:	6915      	ldr	r5, [r2, #16]
  411ac4:	f102 0314 	add.w	r3, r2, #20
  411ac8:	3901      	subs	r1, #1
  411aca:	114e      	asrs	r6, r1, #5
  411acc:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  411ad0:	3601      	adds	r6, #1
  411ad2:	42ab      	cmp	r3, r5
  411ad4:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  411ad8:	d20c      	bcs.n	411af4 <__copybits+0x34>
  411ada:	4601      	mov	r1, r0
  411adc:	f853 4b04 	ldr.w	r4, [r3], #4
  411ae0:	429d      	cmp	r5, r3
  411ae2:	f841 4b04 	str.w	r4, [r1], #4
  411ae6:	d8f9      	bhi.n	411adc <__copybits+0x1c>
  411ae8:	1aab      	subs	r3, r5, r2
  411aea:	3b15      	subs	r3, #21
  411aec:	f023 0303 	bic.w	r3, r3, #3
  411af0:	3304      	adds	r3, #4
  411af2:	4418      	add	r0, r3
  411af4:	4286      	cmp	r6, r0
  411af6:	d904      	bls.n	411b02 <__copybits+0x42>
  411af8:	2300      	movs	r3, #0
  411afa:	f840 3b04 	str.w	r3, [r0], #4
  411afe:	4286      	cmp	r6, r0
  411b00:	d8fb      	bhi.n	411afa <__copybits+0x3a>
  411b02:	bc70      	pop	{r4, r5, r6}
  411b04:	4770      	bx	lr
  411b06:	bf00      	nop

00411b08 <__any_on>:
  411b08:	6903      	ldr	r3, [r0, #16]
  411b0a:	114a      	asrs	r2, r1, #5
  411b0c:	4293      	cmp	r3, r2
  411b0e:	b410      	push	{r4}
  411b10:	f100 0414 	add.w	r4, r0, #20
  411b14:	da10      	bge.n	411b38 <__any_on+0x30>
  411b16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  411b1a:	429c      	cmp	r4, r3
  411b1c:	d221      	bcs.n	411b62 <__any_on+0x5a>
  411b1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
  411b22:	3b04      	subs	r3, #4
  411b24:	b118      	cbz	r0, 411b2e <__any_on+0x26>
  411b26:	e015      	b.n	411b54 <__any_on+0x4c>
  411b28:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  411b2c:	b992      	cbnz	r2, 411b54 <__any_on+0x4c>
  411b2e:	429c      	cmp	r4, r3
  411b30:	d3fa      	bcc.n	411b28 <__any_on+0x20>
  411b32:	f85d 4b04 	ldr.w	r4, [sp], #4
  411b36:	4770      	bx	lr
  411b38:	dd10      	ble.n	411b5c <__any_on+0x54>
  411b3a:	f011 011f 	ands.w	r1, r1, #31
  411b3e:	d00d      	beq.n	411b5c <__any_on+0x54>
  411b40:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  411b44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  411b48:	fa20 f201 	lsr.w	r2, r0, r1
  411b4c:	fa02 f101 	lsl.w	r1, r2, r1
  411b50:	4281      	cmp	r1, r0
  411b52:	d0e2      	beq.n	411b1a <__any_on+0x12>
  411b54:	2001      	movs	r0, #1
  411b56:	f85d 4b04 	ldr.w	r4, [sp], #4
  411b5a:	4770      	bx	lr
  411b5c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  411b60:	e7db      	b.n	411b1a <__any_on+0x12>
  411b62:	2000      	movs	r0, #0
  411b64:	e7e5      	b.n	411b32 <__any_on+0x2a>
  411b66:	bf00      	nop

00411b68 <_realloc_r>:
  411b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411b6c:	460c      	mov	r4, r1
  411b6e:	b083      	sub	sp, #12
  411b70:	4690      	mov	r8, r2
  411b72:	4681      	mov	r9, r0
  411b74:	2900      	cmp	r1, #0
  411b76:	f000 80ba 	beq.w	411cee <_realloc_r+0x186>
  411b7a:	f7ff fba3 	bl	4112c4 <__malloc_lock>
  411b7e:	f108 060b 	add.w	r6, r8, #11
  411b82:	f854 3c04 	ldr.w	r3, [r4, #-4]
  411b86:	2e16      	cmp	r6, #22
  411b88:	f023 0503 	bic.w	r5, r3, #3
  411b8c:	f1a4 0708 	sub.w	r7, r4, #8
  411b90:	d84b      	bhi.n	411c2a <_realloc_r+0xc2>
  411b92:	2110      	movs	r1, #16
  411b94:	460e      	mov	r6, r1
  411b96:	45b0      	cmp	r8, r6
  411b98:	d84c      	bhi.n	411c34 <_realloc_r+0xcc>
  411b9a:	428d      	cmp	r5, r1
  411b9c:	da51      	bge.n	411c42 <_realloc_r+0xda>
  411b9e:	f8df b384 	ldr.w	fp, [pc, #900]	; 411f24 <_realloc_r+0x3bc>
  411ba2:	1978      	adds	r0, r7, r5
  411ba4:	f8db e008 	ldr.w	lr, [fp, #8]
  411ba8:	4586      	cmp	lr, r0
  411baa:	f000 80a6 	beq.w	411cfa <_realloc_r+0x192>
  411bae:	6842      	ldr	r2, [r0, #4]
  411bb0:	f022 0c01 	bic.w	ip, r2, #1
  411bb4:	4484      	add	ip, r0
  411bb6:	f8dc c004 	ldr.w	ip, [ip, #4]
  411bba:	f01c 0f01 	tst.w	ip, #1
  411bbe:	d054      	beq.n	411c6a <_realloc_r+0x102>
  411bc0:	2200      	movs	r2, #0
  411bc2:	4610      	mov	r0, r2
  411bc4:	07db      	lsls	r3, r3, #31
  411bc6:	d46f      	bmi.n	411ca8 <_realloc_r+0x140>
  411bc8:	f854 3c08 	ldr.w	r3, [r4, #-8]
  411bcc:	ebc3 0a07 	rsb	sl, r3, r7
  411bd0:	f8da 3004 	ldr.w	r3, [sl, #4]
  411bd4:	f023 0303 	bic.w	r3, r3, #3
  411bd8:	442b      	add	r3, r5
  411bda:	2800      	cmp	r0, #0
  411bdc:	d062      	beq.n	411ca4 <_realloc_r+0x13c>
  411bde:	4570      	cmp	r0, lr
  411be0:	f000 80e9 	beq.w	411db6 <_realloc_r+0x24e>
  411be4:	eb02 0e03 	add.w	lr, r2, r3
  411be8:	458e      	cmp	lr, r1
  411bea:	db5b      	blt.n	411ca4 <_realloc_r+0x13c>
  411bec:	68c3      	ldr	r3, [r0, #12]
  411bee:	6882      	ldr	r2, [r0, #8]
  411bf0:	46d0      	mov	r8, sl
  411bf2:	60d3      	str	r3, [r2, #12]
  411bf4:	609a      	str	r2, [r3, #8]
  411bf6:	f858 1f08 	ldr.w	r1, [r8, #8]!
  411bfa:	f8da 300c 	ldr.w	r3, [sl, #12]
  411bfe:	1f2a      	subs	r2, r5, #4
  411c00:	2a24      	cmp	r2, #36	; 0x24
  411c02:	60cb      	str	r3, [r1, #12]
  411c04:	6099      	str	r1, [r3, #8]
  411c06:	f200 8123 	bhi.w	411e50 <_realloc_r+0x2e8>
  411c0a:	2a13      	cmp	r2, #19
  411c0c:	f240 80b0 	bls.w	411d70 <_realloc_r+0x208>
  411c10:	6823      	ldr	r3, [r4, #0]
  411c12:	2a1b      	cmp	r2, #27
  411c14:	f8ca 3008 	str.w	r3, [sl, #8]
  411c18:	6863      	ldr	r3, [r4, #4]
  411c1a:	f8ca 300c 	str.w	r3, [sl, #12]
  411c1e:	f200 812b 	bhi.w	411e78 <_realloc_r+0x310>
  411c22:	3408      	adds	r4, #8
  411c24:	f10a 0310 	add.w	r3, sl, #16
  411c28:	e0a3      	b.n	411d72 <_realloc_r+0x20a>
  411c2a:	f026 0607 	bic.w	r6, r6, #7
  411c2e:	2e00      	cmp	r6, #0
  411c30:	4631      	mov	r1, r6
  411c32:	dab0      	bge.n	411b96 <_realloc_r+0x2e>
  411c34:	230c      	movs	r3, #12
  411c36:	2000      	movs	r0, #0
  411c38:	f8c9 3000 	str.w	r3, [r9]
  411c3c:	b003      	add	sp, #12
  411c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411c42:	46a0      	mov	r8, r4
  411c44:	1baa      	subs	r2, r5, r6
  411c46:	2a0f      	cmp	r2, #15
  411c48:	f003 0301 	and.w	r3, r3, #1
  411c4c:	d81a      	bhi.n	411c84 <_realloc_r+0x11c>
  411c4e:	432b      	orrs	r3, r5
  411c50:	607b      	str	r3, [r7, #4]
  411c52:	443d      	add	r5, r7
  411c54:	686b      	ldr	r3, [r5, #4]
  411c56:	f043 0301 	orr.w	r3, r3, #1
  411c5a:	606b      	str	r3, [r5, #4]
  411c5c:	4648      	mov	r0, r9
  411c5e:	f7ff fb33 	bl	4112c8 <__malloc_unlock>
  411c62:	4640      	mov	r0, r8
  411c64:	b003      	add	sp, #12
  411c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411c6a:	f022 0203 	bic.w	r2, r2, #3
  411c6e:	eb02 0c05 	add.w	ip, r2, r5
  411c72:	458c      	cmp	ip, r1
  411c74:	dba6      	blt.n	411bc4 <_realloc_r+0x5c>
  411c76:	68c2      	ldr	r2, [r0, #12]
  411c78:	6881      	ldr	r1, [r0, #8]
  411c7a:	46a0      	mov	r8, r4
  411c7c:	60ca      	str	r2, [r1, #12]
  411c7e:	4665      	mov	r5, ip
  411c80:	6091      	str	r1, [r2, #8]
  411c82:	e7df      	b.n	411c44 <_realloc_r+0xdc>
  411c84:	19b9      	adds	r1, r7, r6
  411c86:	4333      	orrs	r3, r6
  411c88:	f042 0001 	orr.w	r0, r2, #1
  411c8c:	607b      	str	r3, [r7, #4]
  411c8e:	440a      	add	r2, r1
  411c90:	6048      	str	r0, [r1, #4]
  411c92:	6853      	ldr	r3, [r2, #4]
  411c94:	3108      	adds	r1, #8
  411c96:	f043 0301 	orr.w	r3, r3, #1
  411c9a:	6053      	str	r3, [r2, #4]
  411c9c:	4648      	mov	r0, r9
  411c9e:	f7fe f913 	bl	40fec8 <_free_r>
  411ca2:	e7db      	b.n	411c5c <_realloc_r+0xf4>
  411ca4:	428b      	cmp	r3, r1
  411ca6:	da33      	bge.n	411d10 <_realloc_r+0x1a8>
  411ca8:	4641      	mov	r1, r8
  411caa:	4648      	mov	r0, r9
  411cac:	f7fe ffbe 	bl	410c2c <_malloc_r>
  411cb0:	4680      	mov	r8, r0
  411cb2:	2800      	cmp	r0, #0
  411cb4:	d0d2      	beq.n	411c5c <_realloc_r+0xf4>
  411cb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  411cba:	f1a0 0108 	sub.w	r1, r0, #8
  411cbe:	f023 0201 	bic.w	r2, r3, #1
  411cc2:	443a      	add	r2, r7
  411cc4:	4291      	cmp	r1, r2
  411cc6:	f000 80bc 	beq.w	411e42 <_realloc_r+0x2da>
  411cca:	1f2a      	subs	r2, r5, #4
  411ccc:	2a24      	cmp	r2, #36	; 0x24
  411cce:	d86e      	bhi.n	411dae <_realloc_r+0x246>
  411cd0:	2a13      	cmp	r2, #19
  411cd2:	d842      	bhi.n	411d5a <_realloc_r+0x1f2>
  411cd4:	4603      	mov	r3, r0
  411cd6:	4622      	mov	r2, r4
  411cd8:	6811      	ldr	r1, [r2, #0]
  411cda:	6019      	str	r1, [r3, #0]
  411cdc:	6851      	ldr	r1, [r2, #4]
  411cde:	6059      	str	r1, [r3, #4]
  411ce0:	6892      	ldr	r2, [r2, #8]
  411ce2:	609a      	str	r2, [r3, #8]
  411ce4:	4621      	mov	r1, r4
  411ce6:	4648      	mov	r0, r9
  411ce8:	f7fe f8ee 	bl	40fec8 <_free_r>
  411cec:	e7b6      	b.n	411c5c <_realloc_r+0xf4>
  411cee:	4611      	mov	r1, r2
  411cf0:	b003      	add	sp, #12
  411cf2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411cf6:	f7fe bf99 	b.w	410c2c <_malloc_r>
  411cfa:	f8de 2004 	ldr.w	r2, [lr, #4]
  411cfe:	f106 0c10 	add.w	ip, r6, #16
  411d02:	f022 0203 	bic.w	r2, r2, #3
  411d06:	1950      	adds	r0, r2, r5
  411d08:	4560      	cmp	r0, ip
  411d0a:	da3d      	bge.n	411d88 <_realloc_r+0x220>
  411d0c:	4670      	mov	r0, lr
  411d0e:	e759      	b.n	411bc4 <_realloc_r+0x5c>
  411d10:	46d0      	mov	r8, sl
  411d12:	f858 0f08 	ldr.w	r0, [r8, #8]!
  411d16:	f8da 100c 	ldr.w	r1, [sl, #12]
  411d1a:	1f2a      	subs	r2, r5, #4
  411d1c:	2a24      	cmp	r2, #36	; 0x24
  411d1e:	60c1      	str	r1, [r0, #12]
  411d20:	6088      	str	r0, [r1, #8]
  411d22:	f200 80a0 	bhi.w	411e66 <_realloc_r+0x2fe>
  411d26:	2a13      	cmp	r2, #19
  411d28:	f240 809b 	bls.w	411e62 <_realloc_r+0x2fa>
  411d2c:	6821      	ldr	r1, [r4, #0]
  411d2e:	2a1b      	cmp	r2, #27
  411d30:	f8ca 1008 	str.w	r1, [sl, #8]
  411d34:	6861      	ldr	r1, [r4, #4]
  411d36:	f8ca 100c 	str.w	r1, [sl, #12]
  411d3a:	f200 80b2 	bhi.w	411ea2 <_realloc_r+0x33a>
  411d3e:	3408      	adds	r4, #8
  411d40:	f10a 0210 	add.w	r2, sl, #16
  411d44:	6821      	ldr	r1, [r4, #0]
  411d46:	461d      	mov	r5, r3
  411d48:	6011      	str	r1, [r2, #0]
  411d4a:	6861      	ldr	r1, [r4, #4]
  411d4c:	4657      	mov	r7, sl
  411d4e:	6051      	str	r1, [r2, #4]
  411d50:	68a3      	ldr	r3, [r4, #8]
  411d52:	6093      	str	r3, [r2, #8]
  411d54:	f8da 3004 	ldr.w	r3, [sl, #4]
  411d58:	e774      	b.n	411c44 <_realloc_r+0xdc>
  411d5a:	6823      	ldr	r3, [r4, #0]
  411d5c:	2a1b      	cmp	r2, #27
  411d5e:	6003      	str	r3, [r0, #0]
  411d60:	6863      	ldr	r3, [r4, #4]
  411d62:	6043      	str	r3, [r0, #4]
  411d64:	d862      	bhi.n	411e2c <_realloc_r+0x2c4>
  411d66:	f100 0308 	add.w	r3, r0, #8
  411d6a:	f104 0208 	add.w	r2, r4, #8
  411d6e:	e7b3      	b.n	411cd8 <_realloc_r+0x170>
  411d70:	4643      	mov	r3, r8
  411d72:	6822      	ldr	r2, [r4, #0]
  411d74:	4675      	mov	r5, lr
  411d76:	601a      	str	r2, [r3, #0]
  411d78:	6862      	ldr	r2, [r4, #4]
  411d7a:	4657      	mov	r7, sl
  411d7c:	605a      	str	r2, [r3, #4]
  411d7e:	68a2      	ldr	r2, [r4, #8]
  411d80:	609a      	str	r2, [r3, #8]
  411d82:	f8da 3004 	ldr.w	r3, [sl, #4]
  411d86:	e75d      	b.n	411c44 <_realloc_r+0xdc>
  411d88:	1b83      	subs	r3, r0, r6
  411d8a:	4437      	add	r7, r6
  411d8c:	f043 0301 	orr.w	r3, r3, #1
  411d90:	f8cb 7008 	str.w	r7, [fp, #8]
  411d94:	607b      	str	r3, [r7, #4]
  411d96:	f854 3c04 	ldr.w	r3, [r4, #-4]
  411d9a:	4648      	mov	r0, r9
  411d9c:	f003 0301 	and.w	r3, r3, #1
  411da0:	431e      	orrs	r6, r3
  411da2:	f844 6c04 	str.w	r6, [r4, #-4]
  411da6:	f7ff fa8f 	bl	4112c8 <__malloc_unlock>
  411daa:	4620      	mov	r0, r4
  411dac:	e75a      	b.n	411c64 <_realloc_r+0xfc>
  411dae:	4621      	mov	r1, r4
  411db0:	f7ff fa22 	bl	4111f8 <memmove>
  411db4:	e796      	b.n	411ce4 <_realloc_r+0x17c>
  411db6:	eb02 0c03 	add.w	ip, r2, r3
  411dba:	f106 0210 	add.w	r2, r6, #16
  411dbe:	4594      	cmp	ip, r2
  411dc0:	f6ff af70 	blt.w	411ca4 <_realloc_r+0x13c>
  411dc4:	4657      	mov	r7, sl
  411dc6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  411dca:	f8da 300c 	ldr.w	r3, [sl, #12]
  411dce:	1f2a      	subs	r2, r5, #4
  411dd0:	2a24      	cmp	r2, #36	; 0x24
  411dd2:	60cb      	str	r3, [r1, #12]
  411dd4:	6099      	str	r1, [r3, #8]
  411dd6:	f200 8086 	bhi.w	411ee6 <_realloc_r+0x37e>
  411dda:	2a13      	cmp	r2, #19
  411ddc:	d977      	bls.n	411ece <_realloc_r+0x366>
  411dde:	6823      	ldr	r3, [r4, #0]
  411de0:	2a1b      	cmp	r2, #27
  411de2:	f8ca 3008 	str.w	r3, [sl, #8]
  411de6:	6863      	ldr	r3, [r4, #4]
  411de8:	f8ca 300c 	str.w	r3, [sl, #12]
  411dec:	f200 8084 	bhi.w	411ef8 <_realloc_r+0x390>
  411df0:	3408      	adds	r4, #8
  411df2:	f10a 0310 	add.w	r3, sl, #16
  411df6:	6822      	ldr	r2, [r4, #0]
  411df8:	601a      	str	r2, [r3, #0]
  411dfa:	6862      	ldr	r2, [r4, #4]
  411dfc:	605a      	str	r2, [r3, #4]
  411dfe:	68a2      	ldr	r2, [r4, #8]
  411e00:	609a      	str	r2, [r3, #8]
  411e02:	ebc6 020c 	rsb	r2, r6, ip
  411e06:	eb0a 0306 	add.w	r3, sl, r6
  411e0a:	f042 0201 	orr.w	r2, r2, #1
  411e0e:	f8cb 3008 	str.w	r3, [fp, #8]
  411e12:	605a      	str	r2, [r3, #4]
  411e14:	f8da 3004 	ldr.w	r3, [sl, #4]
  411e18:	4648      	mov	r0, r9
  411e1a:	f003 0301 	and.w	r3, r3, #1
  411e1e:	431e      	orrs	r6, r3
  411e20:	f8ca 6004 	str.w	r6, [sl, #4]
  411e24:	f7ff fa50 	bl	4112c8 <__malloc_unlock>
  411e28:	4638      	mov	r0, r7
  411e2a:	e71b      	b.n	411c64 <_realloc_r+0xfc>
  411e2c:	68a3      	ldr	r3, [r4, #8]
  411e2e:	2a24      	cmp	r2, #36	; 0x24
  411e30:	6083      	str	r3, [r0, #8]
  411e32:	68e3      	ldr	r3, [r4, #12]
  411e34:	60c3      	str	r3, [r0, #12]
  411e36:	d02b      	beq.n	411e90 <_realloc_r+0x328>
  411e38:	f100 0310 	add.w	r3, r0, #16
  411e3c:	f104 0210 	add.w	r2, r4, #16
  411e40:	e74a      	b.n	411cd8 <_realloc_r+0x170>
  411e42:	f850 2c04 	ldr.w	r2, [r0, #-4]
  411e46:	46a0      	mov	r8, r4
  411e48:	f022 0203 	bic.w	r2, r2, #3
  411e4c:	4415      	add	r5, r2
  411e4e:	e6f9      	b.n	411c44 <_realloc_r+0xdc>
  411e50:	4621      	mov	r1, r4
  411e52:	4640      	mov	r0, r8
  411e54:	4675      	mov	r5, lr
  411e56:	4657      	mov	r7, sl
  411e58:	f7ff f9ce 	bl	4111f8 <memmove>
  411e5c:	f8da 3004 	ldr.w	r3, [sl, #4]
  411e60:	e6f0      	b.n	411c44 <_realloc_r+0xdc>
  411e62:	4642      	mov	r2, r8
  411e64:	e76e      	b.n	411d44 <_realloc_r+0x1dc>
  411e66:	4621      	mov	r1, r4
  411e68:	4640      	mov	r0, r8
  411e6a:	461d      	mov	r5, r3
  411e6c:	4657      	mov	r7, sl
  411e6e:	f7ff f9c3 	bl	4111f8 <memmove>
  411e72:	f8da 3004 	ldr.w	r3, [sl, #4]
  411e76:	e6e5      	b.n	411c44 <_realloc_r+0xdc>
  411e78:	68a3      	ldr	r3, [r4, #8]
  411e7a:	2a24      	cmp	r2, #36	; 0x24
  411e7c:	f8ca 3010 	str.w	r3, [sl, #16]
  411e80:	68e3      	ldr	r3, [r4, #12]
  411e82:	f8ca 3014 	str.w	r3, [sl, #20]
  411e86:	d018      	beq.n	411eba <_realloc_r+0x352>
  411e88:	3410      	adds	r4, #16
  411e8a:	f10a 0318 	add.w	r3, sl, #24
  411e8e:	e770      	b.n	411d72 <_realloc_r+0x20a>
  411e90:	6922      	ldr	r2, [r4, #16]
  411e92:	f100 0318 	add.w	r3, r0, #24
  411e96:	6102      	str	r2, [r0, #16]
  411e98:	6961      	ldr	r1, [r4, #20]
  411e9a:	f104 0218 	add.w	r2, r4, #24
  411e9e:	6141      	str	r1, [r0, #20]
  411ea0:	e71a      	b.n	411cd8 <_realloc_r+0x170>
  411ea2:	68a1      	ldr	r1, [r4, #8]
  411ea4:	2a24      	cmp	r2, #36	; 0x24
  411ea6:	f8ca 1010 	str.w	r1, [sl, #16]
  411eaa:	68e1      	ldr	r1, [r4, #12]
  411eac:	f8ca 1014 	str.w	r1, [sl, #20]
  411eb0:	d00f      	beq.n	411ed2 <_realloc_r+0x36a>
  411eb2:	3410      	adds	r4, #16
  411eb4:	f10a 0218 	add.w	r2, sl, #24
  411eb8:	e744      	b.n	411d44 <_realloc_r+0x1dc>
  411eba:	6922      	ldr	r2, [r4, #16]
  411ebc:	f10a 0320 	add.w	r3, sl, #32
  411ec0:	f8ca 2018 	str.w	r2, [sl, #24]
  411ec4:	6962      	ldr	r2, [r4, #20]
  411ec6:	3418      	adds	r4, #24
  411ec8:	f8ca 201c 	str.w	r2, [sl, #28]
  411ecc:	e751      	b.n	411d72 <_realloc_r+0x20a>
  411ece:	463b      	mov	r3, r7
  411ed0:	e791      	b.n	411df6 <_realloc_r+0x28e>
  411ed2:	6921      	ldr	r1, [r4, #16]
  411ed4:	f10a 0220 	add.w	r2, sl, #32
  411ed8:	f8ca 1018 	str.w	r1, [sl, #24]
  411edc:	6961      	ldr	r1, [r4, #20]
  411ede:	3418      	adds	r4, #24
  411ee0:	f8ca 101c 	str.w	r1, [sl, #28]
  411ee4:	e72e      	b.n	411d44 <_realloc_r+0x1dc>
  411ee6:	4621      	mov	r1, r4
  411ee8:	4638      	mov	r0, r7
  411eea:	f8cd c004 	str.w	ip, [sp, #4]
  411eee:	f7ff f983 	bl	4111f8 <memmove>
  411ef2:	f8dd c004 	ldr.w	ip, [sp, #4]
  411ef6:	e784      	b.n	411e02 <_realloc_r+0x29a>
  411ef8:	68a3      	ldr	r3, [r4, #8]
  411efa:	2a24      	cmp	r2, #36	; 0x24
  411efc:	f8ca 3010 	str.w	r3, [sl, #16]
  411f00:	68e3      	ldr	r3, [r4, #12]
  411f02:	f8ca 3014 	str.w	r3, [sl, #20]
  411f06:	d003      	beq.n	411f10 <_realloc_r+0x3a8>
  411f08:	3410      	adds	r4, #16
  411f0a:	f10a 0318 	add.w	r3, sl, #24
  411f0e:	e772      	b.n	411df6 <_realloc_r+0x28e>
  411f10:	6922      	ldr	r2, [r4, #16]
  411f12:	f10a 0320 	add.w	r3, sl, #32
  411f16:	f8ca 2018 	str.w	r2, [sl, #24]
  411f1a:	6962      	ldr	r2, [r4, #20]
  411f1c:	3418      	adds	r4, #24
  411f1e:	f8ca 201c 	str.w	r2, [sl, #28]
  411f22:	e768      	b.n	411df6 <_realloc_r+0x28e>
  411f24:	200005e0 	.word	0x200005e0

00411f28 <__fpclassifyd>:
  411f28:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  411f2c:	b410      	push	{r4}
  411f2e:	d008      	beq.n	411f42 <__fpclassifyd+0x1a>
  411f30:	4a0f      	ldr	r2, [pc, #60]	; (411f70 <__fpclassifyd+0x48>)
  411f32:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  411f36:	4294      	cmp	r4, r2
  411f38:	d80a      	bhi.n	411f50 <__fpclassifyd+0x28>
  411f3a:	2004      	movs	r0, #4
  411f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  411f40:	4770      	bx	lr
  411f42:	2800      	cmp	r0, #0
  411f44:	bf0c      	ite	eq
  411f46:	2002      	moveq	r0, #2
  411f48:	2003      	movne	r0, #3
  411f4a:	f85d 4b04 	ldr.w	r4, [sp], #4
  411f4e:	4770      	bx	lr
  411f50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  411f54:	d201      	bcs.n	411f5a <__fpclassifyd+0x32>
  411f56:	2003      	movs	r0, #3
  411f58:	e7f7      	b.n	411f4a <__fpclassifyd+0x22>
  411f5a:	4a06      	ldr	r2, [pc, #24]	; (411f74 <__fpclassifyd+0x4c>)
  411f5c:	4293      	cmp	r3, r2
  411f5e:	d001      	beq.n	411f64 <__fpclassifyd+0x3c>
  411f60:	2000      	movs	r0, #0
  411f62:	e7f2      	b.n	411f4a <__fpclassifyd+0x22>
  411f64:	f1d0 0001 	rsbs	r0, r0, #1
  411f68:	bf38      	it	cc
  411f6a:	2000      	movcc	r0, #0
  411f6c:	e7ed      	b.n	411f4a <__fpclassifyd+0x22>
  411f6e:	bf00      	nop
  411f70:	7fdfffff 	.word	0x7fdfffff
  411f74:	7ff00000 	.word	0x7ff00000

00411f78 <_sbrk_r>:
  411f78:	b538      	push	{r3, r4, r5, lr}
  411f7a:	4c07      	ldr	r4, [pc, #28]	; (411f98 <_sbrk_r+0x20>)
  411f7c:	2300      	movs	r3, #0
  411f7e:	4605      	mov	r5, r0
  411f80:	4608      	mov	r0, r1
  411f82:	6023      	str	r3, [r4, #0]
  411f84:	f7f3 fd4c 	bl	405a20 <_sbrk>
  411f88:	1c43      	adds	r3, r0, #1
  411f8a:	d000      	beq.n	411f8e <_sbrk_r+0x16>
  411f8c:	bd38      	pop	{r3, r4, r5, pc}
  411f8e:	6823      	ldr	r3, [r4, #0]
  411f90:	2b00      	cmp	r3, #0
  411f92:	d0fb      	beq.n	411f8c <_sbrk_r+0x14>
  411f94:	602b      	str	r3, [r5, #0]
  411f96:	bd38      	pop	{r3, r4, r5, pc}
  411f98:	20004074 	.word	0x20004074

00411f9c <nanf>:
  411f9c:	4800      	ldr	r0, [pc, #0]	; (411fa0 <nanf+0x4>)
  411f9e:	4770      	bx	lr
  411fa0:	7fc00000 	.word	0x7fc00000

00411fa4 <__sread>:
  411fa4:	b510      	push	{r4, lr}
  411fa6:	460c      	mov	r4, r1
  411fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411fac:	f000 fa72 	bl	412494 <_read_r>
  411fb0:	2800      	cmp	r0, #0
  411fb2:	db03      	blt.n	411fbc <__sread+0x18>
  411fb4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  411fb6:	4403      	add	r3, r0
  411fb8:	6523      	str	r3, [r4, #80]	; 0x50
  411fba:	bd10      	pop	{r4, pc}
  411fbc:	89a3      	ldrh	r3, [r4, #12]
  411fbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  411fc2:	81a3      	strh	r3, [r4, #12]
  411fc4:	bd10      	pop	{r4, pc}
  411fc6:	bf00      	nop

00411fc8 <__swrite>:
  411fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411fcc:	460c      	mov	r4, r1
  411fce:	8989      	ldrh	r1, [r1, #12]
  411fd0:	461d      	mov	r5, r3
  411fd2:	05cb      	lsls	r3, r1, #23
  411fd4:	4616      	mov	r6, r2
  411fd6:	4607      	mov	r7, r0
  411fd8:	d506      	bpl.n	411fe8 <__swrite+0x20>
  411fda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411fde:	2200      	movs	r2, #0
  411fe0:	2302      	movs	r3, #2
  411fe2:	f000 fa43 	bl	41246c <_lseek_r>
  411fe6:	89a1      	ldrh	r1, [r4, #12]
  411fe8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  411fec:	81a1      	strh	r1, [r4, #12]
  411fee:	4638      	mov	r0, r7
  411ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411ff4:	4632      	mov	r2, r6
  411ff6:	462b      	mov	r3, r5
  411ff8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411ffc:	f000 b91e 	b.w	41223c <_write_r>

00412000 <__sseek>:
  412000:	b510      	push	{r4, lr}
  412002:	460c      	mov	r4, r1
  412004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  412008:	f000 fa30 	bl	41246c <_lseek_r>
  41200c:	89a3      	ldrh	r3, [r4, #12]
  41200e:	1c42      	adds	r2, r0, #1
  412010:	bf0e      	itee	eq
  412012:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  412016:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  41201a:	6520      	strne	r0, [r4, #80]	; 0x50
  41201c:	81a3      	strh	r3, [r4, #12]
  41201e:	bd10      	pop	{r4, pc}

00412020 <__sclose>:
  412020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  412024:	f000 b9a2 	b.w	41236c <_close_r>

00412028 <__ssprint_r>:
  412028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  41202c:	6894      	ldr	r4, [r2, #8]
  41202e:	b083      	sub	sp, #12
  412030:	4692      	mov	sl, r2
  412032:	4680      	mov	r8, r0
  412034:	460d      	mov	r5, r1
  412036:	6816      	ldr	r6, [r2, #0]
  412038:	2c00      	cmp	r4, #0
  41203a:	d06f      	beq.n	41211c <__ssprint_r+0xf4>
  41203c:	f04f 0b00 	mov.w	fp, #0
  412040:	6808      	ldr	r0, [r1, #0]
  412042:	688b      	ldr	r3, [r1, #8]
  412044:	465c      	mov	r4, fp
  412046:	2c00      	cmp	r4, #0
  412048:	d043      	beq.n	4120d2 <__ssprint_r+0xaa>
  41204a:	429c      	cmp	r4, r3
  41204c:	461f      	mov	r7, r3
  41204e:	d345      	bcc.n	4120dc <__ssprint_r+0xb4>
  412050:	89ab      	ldrh	r3, [r5, #12]
  412052:	f413 6f90 	tst.w	r3, #1152	; 0x480
  412056:	d044      	beq.n	4120e2 <__ssprint_r+0xba>
  412058:	696f      	ldr	r7, [r5, #20]
  41205a:	6929      	ldr	r1, [r5, #16]
  41205c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  412060:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  412064:	ebc1 0900 	rsb	r9, r1, r0
  412068:	1c62      	adds	r2, r4, #1
  41206a:	107f      	asrs	r7, r7, #1
  41206c:	444a      	add	r2, r9
  41206e:	4297      	cmp	r7, r2
  412070:	bf34      	ite	cc
  412072:	4617      	movcc	r7, r2
  412074:	463a      	movcs	r2, r7
  412076:	055b      	lsls	r3, r3, #21
  412078:	d535      	bpl.n	4120e6 <__ssprint_r+0xbe>
  41207a:	4611      	mov	r1, r2
  41207c:	4640      	mov	r0, r8
  41207e:	f7fe fdd5 	bl	410c2c <_malloc_r>
  412082:	2800      	cmp	r0, #0
  412084:	d039      	beq.n	4120fa <__ssprint_r+0xd2>
  412086:	6929      	ldr	r1, [r5, #16]
  412088:	464a      	mov	r2, r9
  41208a:	9001      	str	r0, [sp, #4]
  41208c:	f7f8 ff48 	bl	40af20 <memcpy>
  412090:	89aa      	ldrh	r2, [r5, #12]
  412092:	9b01      	ldr	r3, [sp, #4]
  412094:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  412098:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  41209c:	81aa      	strh	r2, [r5, #12]
  41209e:	ebc9 0207 	rsb	r2, r9, r7
  4120a2:	eb03 0009 	add.w	r0, r3, r9
  4120a6:	616f      	str	r7, [r5, #20]
  4120a8:	612b      	str	r3, [r5, #16]
  4120aa:	6028      	str	r0, [r5, #0]
  4120ac:	60aa      	str	r2, [r5, #8]
  4120ae:	4627      	mov	r7, r4
  4120b0:	46a1      	mov	r9, r4
  4120b2:	464a      	mov	r2, r9
  4120b4:	4659      	mov	r1, fp
  4120b6:	f7ff f89f 	bl	4111f8 <memmove>
  4120ba:	f8da 2008 	ldr.w	r2, [sl, #8]
  4120be:	68ab      	ldr	r3, [r5, #8]
  4120c0:	6828      	ldr	r0, [r5, #0]
  4120c2:	1bdb      	subs	r3, r3, r7
  4120c4:	4448      	add	r0, r9
  4120c6:	1b14      	subs	r4, r2, r4
  4120c8:	60ab      	str	r3, [r5, #8]
  4120ca:	6028      	str	r0, [r5, #0]
  4120cc:	f8ca 4008 	str.w	r4, [sl, #8]
  4120d0:	b324      	cbz	r4, 41211c <__ssprint_r+0xf4>
  4120d2:	f8d6 b000 	ldr.w	fp, [r6]
  4120d6:	6874      	ldr	r4, [r6, #4]
  4120d8:	3608      	adds	r6, #8
  4120da:	e7b4      	b.n	412046 <__ssprint_r+0x1e>
  4120dc:	4627      	mov	r7, r4
  4120de:	46a1      	mov	r9, r4
  4120e0:	e7e7      	b.n	4120b2 <__ssprint_r+0x8a>
  4120e2:	46b9      	mov	r9, r7
  4120e4:	e7e5      	b.n	4120b2 <__ssprint_r+0x8a>
  4120e6:	4640      	mov	r0, r8
  4120e8:	f7ff fd3e 	bl	411b68 <_realloc_r>
  4120ec:	4603      	mov	r3, r0
  4120ee:	2800      	cmp	r0, #0
  4120f0:	d1d5      	bne.n	41209e <__ssprint_r+0x76>
  4120f2:	4640      	mov	r0, r8
  4120f4:	6929      	ldr	r1, [r5, #16]
  4120f6:	f7fd fee7 	bl	40fec8 <_free_r>
  4120fa:	89aa      	ldrh	r2, [r5, #12]
  4120fc:	230c      	movs	r3, #12
  4120fe:	f8c8 3000 	str.w	r3, [r8]
  412102:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  412106:	2300      	movs	r3, #0
  412108:	f04f 30ff 	mov.w	r0, #4294967295
  41210c:	81aa      	strh	r2, [r5, #12]
  41210e:	f8ca 3008 	str.w	r3, [sl, #8]
  412112:	f8ca 3004 	str.w	r3, [sl, #4]
  412116:	b003      	add	sp, #12
  412118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41211c:	4620      	mov	r0, r4
  41211e:	f8ca 4004 	str.w	r4, [sl, #4]
  412122:	b003      	add	sp, #12
  412124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00412128 <__swbuf_r>:
  412128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41212a:	460d      	mov	r5, r1
  41212c:	4614      	mov	r4, r2
  41212e:	4607      	mov	r7, r0
  412130:	b110      	cbz	r0, 412138 <__swbuf_r+0x10>
  412132:	6b83      	ldr	r3, [r0, #56]	; 0x38
  412134:	2b00      	cmp	r3, #0
  412136:	d048      	beq.n	4121ca <__swbuf_r+0xa2>
  412138:	89a2      	ldrh	r2, [r4, #12]
  41213a:	69a0      	ldr	r0, [r4, #24]
  41213c:	b293      	uxth	r3, r2
  41213e:	60a0      	str	r0, [r4, #8]
  412140:	0718      	lsls	r0, r3, #28
  412142:	d538      	bpl.n	4121b6 <__swbuf_r+0x8e>
  412144:	6926      	ldr	r6, [r4, #16]
  412146:	2e00      	cmp	r6, #0
  412148:	d035      	beq.n	4121b6 <__swbuf_r+0x8e>
  41214a:	0499      	lsls	r1, r3, #18
  41214c:	b2ed      	uxtb	r5, r5
  41214e:	d515      	bpl.n	41217c <__swbuf_r+0x54>
  412150:	6823      	ldr	r3, [r4, #0]
  412152:	6962      	ldr	r2, [r4, #20]
  412154:	1b9e      	subs	r6, r3, r6
  412156:	4296      	cmp	r6, r2
  412158:	da1c      	bge.n	412194 <__swbuf_r+0x6c>
  41215a:	3601      	adds	r6, #1
  41215c:	68a2      	ldr	r2, [r4, #8]
  41215e:	1c59      	adds	r1, r3, #1
  412160:	3a01      	subs	r2, #1
  412162:	60a2      	str	r2, [r4, #8]
  412164:	6021      	str	r1, [r4, #0]
  412166:	701d      	strb	r5, [r3, #0]
  412168:	6963      	ldr	r3, [r4, #20]
  41216a:	42b3      	cmp	r3, r6
  41216c:	d01a      	beq.n	4121a4 <__swbuf_r+0x7c>
  41216e:	89a3      	ldrh	r3, [r4, #12]
  412170:	07db      	lsls	r3, r3, #31
  412172:	d501      	bpl.n	412178 <__swbuf_r+0x50>
  412174:	2d0a      	cmp	r5, #10
  412176:	d015      	beq.n	4121a4 <__swbuf_r+0x7c>
  412178:	4628      	mov	r0, r5
  41217a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  41217c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  41217e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  412182:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  412186:	6663      	str	r3, [r4, #100]	; 0x64
  412188:	6823      	ldr	r3, [r4, #0]
  41218a:	81a2      	strh	r2, [r4, #12]
  41218c:	6962      	ldr	r2, [r4, #20]
  41218e:	1b9e      	subs	r6, r3, r6
  412190:	4296      	cmp	r6, r2
  412192:	dbe2      	blt.n	41215a <__swbuf_r+0x32>
  412194:	4638      	mov	r0, r7
  412196:	4621      	mov	r1, r4
  412198:	f7fd fd36 	bl	40fc08 <_fflush_r>
  41219c:	b940      	cbnz	r0, 4121b0 <__swbuf_r+0x88>
  41219e:	6823      	ldr	r3, [r4, #0]
  4121a0:	2601      	movs	r6, #1
  4121a2:	e7db      	b.n	41215c <__swbuf_r+0x34>
  4121a4:	4638      	mov	r0, r7
  4121a6:	4621      	mov	r1, r4
  4121a8:	f7fd fd2e 	bl	40fc08 <_fflush_r>
  4121ac:	2800      	cmp	r0, #0
  4121ae:	d0e3      	beq.n	412178 <__swbuf_r+0x50>
  4121b0:	f04f 30ff 	mov.w	r0, #4294967295
  4121b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4121b6:	4638      	mov	r0, r7
  4121b8:	4621      	mov	r1, r4
  4121ba:	f7fc fc57 	bl	40ea6c <__swsetup_r>
  4121be:	2800      	cmp	r0, #0
  4121c0:	d1f6      	bne.n	4121b0 <__swbuf_r+0x88>
  4121c2:	89a2      	ldrh	r2, [r4, #12]
  4121c4:	6926      	ldr	r6, [r4, #16]
  4121c6:	b293      	uxth	r3, r2
  4121c8:	e7bf      	b.n	41214a <__swbuf_r+0x22>
  4121ca:	f7fd fd39 	bl	40fc40 <__sinit>
  4121ce:	e7b3      	b.n	412138 <__swbuf_r+0x10>

004121d0 <_wcrtomb_r>:
  4121d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4121d4:	461e      	mov	r6, r3
  4121d6:	b086      	sub	sp, #24
  4121d8:	460c      	mov	r4, r1
  4121da:	4605      	mov	r5, r0
  4121dc:	4617      	mov	r7, r2
  4121de:	4b0f      	ldr	r3, [pc, #60]	; (41221c <_wcrtomb_r+0x4c>)
  4121e0:	b191      	cbz	r1, 412208 <_wcrtomb_r+0x38>
  4121e2:	f8d3 8000 	ldr.w	r8, [r3]
  4121e6:	f7fe fc9b 	bl	410b20 <__locale_charset>
  4121ea:	9600      	str	r6, [sp, #0]
  4121ec:	4603      	mov	r3, r0
  4121ee:	4621      	mov	r1, r4
  4121f0:	463a      	mov	r2, r7
  4121f2:	4628      	mov	r0, r5
  4121f4:	47c0      	blx	r8
  4121f6:	1c43      	adds	r3, r0, #1
  4121f8:	d103      	bne.n	412202 <_wcrtomb_r+0x32>
  4121fa:	2200      	movs	r2, #0
  4121fc:	238a      	movs	r3, #138	; 0x8a
  4121fe:	6032      	str	r2, [r6, #0]
  412200:	602b      	str	r3, [r5, #0]
  412202:	b006      	add	sp, #24
  412204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412208:	681f      	ldr	r7, [r3, #0]
  41220a:	f7fe fc89 	bl	410b20 <__locale_charset>
  41220e:	9600      	str	r6, [sp, #0]
  412210:	4603      	mov	r3, r0
  412212:	4622      	mov	r2, r4
  412214:	4628      	mov	r0, r5
  412216:	a903      	add	r1, sp, #12
  412218:	47b8      	blx	r7
  41221a:	e7ec      	b.n	4121f6 <_wcrtomb_r+0x26>
  41221c:	200009f0 	.word	0x200009f0

00412220 <__ascii_wctomb>:
  412220:	b121      	cbz	r1, 41222c <__ascii_wctomb+0xc>
  412222:	2aff      	cmp	r2, #255	; 0xff
  412224:	d804      	bhi.n	412230 <__ascii_wctomb+0x10>
  412226:	700a      	strb	r2, [r1, #0]
  412228:	2001      	movs	r0, #1
  41222a:	4770      	bx	lr
  41222c:	4608      	mov	r0, r1
  41222e:	4770      	bx	lr
  412230:	238a      	movs	r3, #138	; 0x8a
  412232:	6003      	str	r3, [r0, #0]
  412234:	f04f 30ff 	mov.w	r0, #4294967295
  412238:	4770      	bx	lr
  41223a:	bf00      	nop

0041223c <_write_r>:
  41223c:	b570      	push	{r4, r5, r6, lr}
  41223e:	4c08      	ldr	r4, [pc, #32]	; (412260 <_write_r+0x24>)
  412240:	4606      	mov	r6, r0
  412242:	2500      	movs	r5, #0
  412244:	4608      	mov	r0, r1
  412246:	4611      	mov	r1, r2
  412248:	461a      	mov	r2, r3
  41224a:	6025      	str	r5, [r4, #0]
  41224c:	f7f1 fb16 	bl	40387c <_write>
  412250:	1c43      	adds	r3, r0, #1
  412252:	d000      	beq.n	412256 <_write_r+0x1a>
  412254:	bd70      	pop	{r4, r5, r6, pc}
  412256:	6823      	ldr	r3, [r4, #0]
  412258:	2b00      	cmp	r3, #0
  41225a:	d0fb      	beq.n	412254 <_write_r+0x18>
  41225c:	6033      	str	r3, [r6, #0]
  41225e:	bd70      	pop	{r4, r5, r6, pc}
  412260:	20004074 	.word	0x20004074

00412264 <__register_exitproc>:
  412264:	b5f0      	push	{r4, r5, r6, r7, lr}
  412266:	4c27      	ldr	r4, [pc, #156]	; (412304 <__register_exitproc+0xa0>)
  412268:	b085      	sub	sp, #20
  41226a:	6826      	ldr	r6, [r4, #0]
  41226c:	4607      	mov	r7, r0
  41226e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  412272:	2c00      	cmp	r4, #0
  412274:	d040      	beq.n	4122f8 <__register_exitproc+0x94>
  412276:	6865      	ldr	r5, [r4, #4]
  412278:	2d1f      	cmp	r5, #31
  41227a:	dd1e      	ble.n	4122ba <__register_exitproc+0x56>
  41227c:	4822      	ldr	r0, [pc, #136]	; (412308 <__register_exitproc+0xa4>)
  41227e:	b918      	cbnz	r0, 412288 <__register_exitproc+0x24>
  412280:	f04f 30ff 	mov.w	r0, #4294967295
  412284:	b005      	add	sp, #20
  412286:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412288:	f44f 70c8 	mov.w	r0, #400	; 0x190
  41228c:	9103      	str	r1, [sp, #12]
  41228e:	9202      	str	r2, [sp, #8]
  412290:	9301      	str	r3, [sp, #4]
  412292:	f7fe fcc3 	bl	410c1c <malloc>
  412296:	9903      	ldr	r1, [sp, #12]
  412298:	4604      	mov	r4, r0
  41229a:	9a02      	ldr	r2, [sp, #8]
  41229c:	9b01      	ldr	r3, [sp, #4]
  41229e:	2800      	cmp	r0, #0
  4122a0:	d0ee      	beq.n	412280 <__register_exitproc+0x1c>
  4122a2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  4122a6:	2000      	movs	r0, #0
  4122a8:	6025      	str	r5, [r4, #0]
  4122aa:	6060      	str	r0, [r4, #4]
  4122ac:	4605      	mov	r5, r0
  4122ae:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  4122b2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  4122b6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  4122ba:	b93f      	cbnz	r7, 4122cc <__register_exitproc+0x68>
  4122bc:	1c6b      	adds	r3, r5, #1
  4122be:	2000      	movs	r0, #0
  4122c0:	3502      	adds	r5, #2
  4122c2:	6063      	str	r3, [r4, #4]
  4122c4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  4122c8:	b005      	add	sp, #20
  4122ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4122cc:	2601      	movs	r6, #1
  4122ce:	40ae      	lsls	r6, r5
  4122d0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  4122d4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  4122d8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  4122dc:	2f02      	cmp	r7, #2
  4122de:	ea42 0206 	orr.w	r2, r2, r6
  4122e2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  4122e6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  4122ea:	d1e7      	bne.n	4122bc <__register_exitproc+0x58>
  4122ec:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  4122f0:	431e      	orrs	r6, r3
  4122f2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  4122f6:	e7e1      	b.n	4122bc <__register_exitproc+0x58>
  4122f8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  4122fc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  412300:	e7b9      	b.n	412276 <__register_exitproc+0x12>
  412302:	bf00      	nop
  412304:	00413ab8 	.word	0x00413ab8
  412308:	00410c1d 	.word	0x00410c1d

0041230c <_calloc_r>:
  41230c:	b510      	push	{r4, lr}
  41230e:	fb02 f101 	mul.w	r1, r2, r1
  412312:	f7fe fc8b 	bl	410c2c <_malloc_r>
  412316:	4604      	mov	r4, r0
  412318:	b168      	cbz	r0, 412336 <_calloc_r+0x2a>
  41231a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  41231e:	f022 0203 	bic.w	r2, r2, #3
  412322:	3a04      	subs	r2, #4
  412324:	2a24      	cmp	r2, #36	; 0x24
  412326:	d818      	bhi.n	41235a <_calloc_r+0x4e>
  412328:	2a13      	cmp	r2, #19
  41232a:	d806      	bhi.n	41233a <_calloc_r+0x2e>
  41232c:	4603      	mov	r3, r0
  41232e:	2200      	movs	r2, #0
  412330:	601a      	str	r2, [r3, #0]
  412332:	605a      	str	r2, [r3, #4]
  412334:	609a      	str	r2, [r3, #8]
  412336:	4620      	mov	r0, r4
  412338:	bd10      	pop	{r4, pc}
  41233a:	2300      	movs	r3, #0
  41233c:	2a1b      	cmp	r2, #27
  41233e:	6003      	str	r3, [r0, #0]
  412340:	6043      	str	r3, [r0, #4]
  412342:	d90f      	bls.n	412364 <_calloc_r+0x58>
  412344:	2a24      	cmp	r2, #36	; 0x24
  412346:	6083      	str	r3, [r0, #8]
  412348:	60c3      	str	r3, [r0, #12]
  41234a:	bf05      	ittet	eq
  41234c:	6103      	streq	r3, [r0, #16]
  41234e:	6143      	streq	r3, [r0, #20]
  412350:	f100 0310 	addne.w	r3, r0, #16
  412354:	f100 0318 	addeq.w	r3, r0, #24
  412358:	e7e9      	b.n	41232e <_calloc_r+0x22>
  41235a:	2100      	movs	r1, #0
  41235c:	f7f8 fe56 	bl	40b00c <memset>
  412360:	4620      	mov	r0, r4
  412362:	bd10      	pop	{r4, pc}
  412364:	f100 0308 	add.w	r3, r0, #8
  412368:	e7e1      	b.n	41232e <_calloc_r+0x22>
  41236a:	bf00      	nop

0041236c <_close_r>:
  41236c:	b538      	push	{r3, r4, r5, lr}
  41236e:	4c07      	ldr	r4, [pc, #28]	; (41238c <_close_r+0x20>)
  412370:	2300      	movs	r3, #0
  412372:	4605      	mov	r5, r0
  412374:	4608      	mov	r0, r1
  412376:	6023      	str	r3, [r4, #0]
  412378:	f7f3 fb7e 	bl	405a78 <_close>
  41237c:	1c43      	adds	r3, r0, #1
  41237e:	d000      	beq.n	412382 <_close_r+0x16>
  412380:	bd38      	pop	{r3, r4, r5, pc}
  412382:	6823      	ldr	r3, [r4, #0]
  412384:	2b00      	cmp	r3, #0
  412386:	d0fb      	beq.n	412380 <_close_r+0x14>
  412388:	602b      	str	r3, [r5, #0]
  41238a:	bd38      	pop	{r3, r4, r5, pc}
  41238c:	20004074 	.word	0x20004074

00412390 <_fclose_r>:
  412390:	b570      	push	{r4, r5, r6, lr}
  412392:	460c      	mov	r4, r1
  412394:	4605      	mov	r5, r0
  412396:	b131      	cbz	r1, 4123a6 <_fclose_r+0x16>
  412398:	b110      	cbz	r0, 4123a0 <_fclose_r+0x10>
  41239a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  41239c:	2b00      	cmp	r3, #0
  41239e:	d02f      	beq.n	412400 <_fclose_r+0x70>
  4123a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4123a4:	b90b      	cbnz	r3, 4123aa <_fclose_r+0x1a>
  4123a6:	2000      	movs	r0, #0
  4123a8:	bd70      	pop	{r4, r5, r6, pc}
  4123aa:	4628      	mov	r0, r5
  4123ac:	4621      	mov	r1, r4
  4123ae:	f7fd fc2b 	bl	40fc08 <_fflush_r>
  4123b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4123b4:	4606      	mov	r6, r0
  4123b6:	b133      	cbz	r3, 4123c6 <_fclose_r+0x36>
  4123b8:	4628      	mov	r0, r5
  4123ba:	69e1      	ldr	r1, [r4, #28]
  4123bc:	4798      	blx	r3
  4123be:	2800      	cmp	r0, #0
  4123c0:	bfb8      	it	lt
  4123c2:	f04f 36ff 	movlt.w	r6, #4294967295
  4123c6:	89a3      	ldrh	r3, [r4, #12]
  4123c8:	061b      	lsls	r3, r3, #24
  4123ca:	d41c      	bmi.n	412406 <_fclose_r+0x76>
  4123cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4123ce:	b141      	cbz	r1, 4123e2 <_fclose_r+0x52>
  4123d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4123d4:	4299      	cmp	r1, r3
  4123d6:	d002      	beq.n	4123de <_fclose_r+0x4e>
  4123d8:	4628      	mov	r0, r5
  4123da:	f7fd fd75 	bl	40fec8 <_free_r>
  4123de:	2300      	movs	r3, #0
  4123e0:	6323      	str	r3, [r4, #48]	; 0x30
  4123e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4123e4:	b121      	cbz	r1, 4123f0 <_fclose_r+0x60>
  4123e6:	4628      	mov	r0, r5
  4123e8:	f7fd fd6e 	bl	40fec8 <_free_r>
  4123ec:	2300      	movs	r3, #0
  4123ee:	6463      	str	r3, [r4, #68]	; 0x44
  4123f0:	f7fd fca0 	bl	40fd34 <__sfp_lock_acquire>
  4123f4:	2300      	movs	r3, #0
  4123f6:	81a3      	strh	r3, [r4, #12]
  4123f8:	f7fd fc9e 	bl	40fd38 <__sfp_lock_release>
  4123fc:	4630      	mov	r0, r6
  4123fe:	bd70      	pop	{r4, r5, r6, pc}
  412400:	f7fd fc1e 	bl	40fc40 <__sinit>
  412404:	e7cc      	b.n	4123a0 <_fclose_r+0x10>
  412406:	4628      	mov	r0, r5
  412408:	6921      	ldr	r1, [r4, #16]
  41240a:	f7fd fd5d 	bl	40fec8 <_free_r>
  41240e:	e7dd      	b.n	4123cc <_fclose_r+0x3c>

00412410 <fclose>:
  412410:	4b02      	ldr	r3, [pc, #8]	; (41241c <fclose+0xc>)
  412412:	4601      	mov	r1, r0
  412414:	6818      	ldr	r0, [r3, #0]
  412416:	f7ff bfbb 	b.w	412390 <_fclose_r>
  41241a:	bf00      	nop
  41241c:	20000580 	.word	0x20000580

00412420 <_fstat_r>:
  412420:	b538      	push	{r3, r4, r5, lr}
  412422:	4c08      	ldr	r4, [pc, #32]	; (412444 <_fstat_r+0x24>)
  412424:	2300      	movs	r3, #0
  412426:	4605      	mov	r5, r0
  412428:	4608      	mov	r0, r1
  41242a:	4611      	mov	r1, r2
  41242c:	6023      	str	r3, [r4, #0]
  41242e:	f7f3 fb2f 	bl	405a90 <_fstat>
  412432:	1c43      	adds	r3, r0, #1
  412434:	d000      	beq.n	412438 <_fstat_r+0x18>
  412436:	bd38      	pop	{r3, r4, r5, pc}
  412438:	6823      	ldr	r3, [r4, #0]
  41243a:	2b00      	cmp	r3, #0
  41243c:	d0fb      	beq.n	412436 <_fstat_r+0x16>
  41243e:	602b      	str	r3, [r5, #0]
  412440:	bd38      	pop	{r3, r4, r5, pc}
  412442:	bf00      	nop
  412444:	20004074 	.word	0x20004074

00412448 <_isatty_r>:
  412448:	b538      	push	{r3, r4, r5, lr}
  41244a:	4c07      	ldr	r4, [pc, #28]	; (412468 <_isatty_r+0x20>)
  41244c:	2300      	movs	r3, #0
  41244e:	4605      	mov	r5, r0
  412450:	4608      	mov	r0, r1
  412452:	6023      	str	r3, [r4, #0]
  412454:	f7f3 fb2c 	bl	405ab0 <_isatty>
  412458:	1c43      	adds	r3, r0, #1
  41245a:	d000      	beq.n	41245e <_isatty_r+0x16>
  41245c:	bd38      	pop	{r3, r4, r5, pc}
  41245e:	6823      	ldr	r3, [r4, #0]
  412460:	2b00      	cmp	r3, #0
  412462:	d0fb      	beq.n	41245c <_isatty_r+0x14>
  412464:	602b      	str	r3, [r5, #0]
  412466:	bd38      	pop	{r3, r4, r5, pc}
  412468:	20004074 	.word	0x20004074

0041246c <_lseek_r>:
  41246c:	b570      	push	{r4, r5, r6, lr}
  41246e:	4c08      	ldr	r4, [pc, #32]	; (412490 <_lseek_r+0x24>)
  412470:	4606      	mov	r6, r0
  412472:	2500      	movs	r5, #0
  412474:	4608      	mov	r0, r1
  412476:	4611      	mov	r1, r2
  412478:	461a      	mov	r2, r3
  41247a:	6025      	str	r5, [r4, #0]
  41247c:	f7f3 fb24 	bl	405ac8 <_lseek>
  412480:	1c43      	adds	r3, r0, #1
  412482:	d000      	beq.n	412486 <_lseek_r+0x1a>
  412484:	bd70      	pop	{r4, r5, r6, pc}
  412486:	6823      	ldr	r3, [r4, #0]
  412488:	2b00      	cmp	r3, #0
  41248a:	d0fb      	beq.n	412484 <_lseek_r+0x18>
  41248c:	6033      	str	r3, [r6, #0]
  41248e:	bd70      	pop	{r4, r5, r6, pc}
  412490:	20004074 	.word	0x20004074

00412494 <_read_r>:
  412494:	b570      	push	{r4, r5, r6, lr}
  412496:	4c08      	ldr	r4, [pc, #32]	; (4124b8 <_read_r+0x24>)
  412498:	4606      	mov	r6, r0
  41249a:	2500      	movs	r5, #0
  41249c:	4608      	mov	r0, r1
  41249e:	4611      	mov	r1, r2
  4124a0:	461a      	mov	r2, r3
  4124a2:	6025      	str	r5, [r4, #0]
  4124a4:	f7f1 f9be 	bl	403824 <_read>
  4124a8:	1c43      	adds	r3, r0, #1
  4124aa:	d000      	beq.n	4124ae <_read_r+0x1a>
  4124ac:	bd70      	pop	{r4, r5, r6, pc}
  4124ae:	6823      	ldr	r3, [r4, #0]
  4124b0:	2b00      	cmp	r3, #0
  4124b2:	d0fb      	beq.n	4124ac <_read_r+0x18>
  4124b4:	6033      	str	r3, [r6, #0]
  4124b6:	bd70      	pop	{r4, r5, r6, pc}
  4124b8:	20004074 	.word	0x20004074

004124bc <__aeabi_d2uiz>:
  4124bc:	004a      	lsls	r2, r1, #1
  4124be:	d211      	bcs.n	4124e4 <__aeabi_d2uiz+0x28>
  4124c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4124c4:	d211      	bcs.n	4124ea <__aeabi_d2uiz+0x2e>
  4124c6:	d50d      	bpl.n	4124e4 <__aeabi_d2uiz+0x28>
  4124c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4124cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4124d0:	d40e      	bmi.n	4124f0 <__aeabi_d2uiz+0x34>
  4124d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4124d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4124da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4124de:	fa23 f002 	lsr.w	r0, r3, r2
  4124e2:	4770      	bx	lr
  4124e4:	f04f 0000 	mov.w	r0, #0
  4124e8:	4770      	bx	lr
  4124ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4124ee:	d102      	bne.n	4124f6 <__aeabi_d2uiz+0x3a>
  4124f0:	f04f 30ff 	mov.w	r0, #4294967295
  4124f4:	4770      	bx	lr
  4124f6:	f04f 0000 	mov.w	r0, #0
  4124fa:	4770      	bx	lr

004124fc <__aeabi_uldivmod>:
  4124fc:	b94b      	cbnz	r3, 412512 <__aeabi_uldivmod+0x16>
  4124fe:	b942      	cbnz	r2, 412512 <__aeabi_uldivmod+0x16>
  412500:	2900      	cmp	r1, #0
  412502:	bf08      	it	eq
  412504:	2800      	cmpeq	r0, #0
  412506:	d002      	beq.n	41250e <__aeabi_uldivmod+0x12>
  412508:	f04f 31ff 	mov.w	r1, #4294967295
  41250c:	4608      	mov	r0, r1
  41250e:	f000 b83b 	b.w	412588 <__aeabi_idiv0>
  412512:	b082      	sub	sp, #8
  412514:	46ec      	mov	ip, sp
  412516:	e92d 5000 	stmdb	sp!, {ip, lr}
  41251a:	f000 f81d 	bl	412558 <__gnu_uldivmod_helper>
  41251e:	f8dd e004 	ldr.w	lr, [sp, #4]
  412522:	b002      	add	sp, #8
  412524:	bc0c      	pop	{r2, r3}
  412526:	4770      	bx	lr

00412528 <__gnu_ldivmod_helper>:
  412528:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  41252c:	9e08      	ldr	r6, [sp, #32]
  41252e:	4614      	mov	r4, r2
  412530:	461d      	mov	r5, r3
  412532:	4680      	mov	r8, r0
  412534:	4689      	mov	r9, r1
  412536:	f000 f829 	bl	41258c <__divdi3>
  41253a:	fb04 f301 	mul.w	r3, r4, r1
  41253e:	fba4 ab00 	umull	sl, fp, r4, r0
  412542:	fb00 3205 	mla	r2, r0, r5, r3
  412546:	4493      	add	fp, r2
  412548:	ebb8 080a 	subs.w	r8, r8, sl
  41254c:	eb69 090b 	sbc.w	r9, r9, fp
  412550:	e9c6 8900 	strd	r8, r9, [r6]
  412554:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00412558 <__gnu_uldivmod_helper>:
  412558:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  41255c:	9e08      	ldr	r6, [sp, #32]
  41255e:	4614      	mov	r4, r2
  412560:	461d      	mov	r5, r3
  412562:	4680      	mov	r8, r0
  412564:	4689      	mov	r9, r1
  412566:	f000 f961 	bl	41282c <__udivdi3>
  41256a:	fb00 f505 	mul.w	r5, r0, r5
  41256e:	fba0 ab04 	umull	sl, fp, r0, r4
  412572:	fb04 5401 	mla	r4, r4, r1, r5
  412576:	44a3      	add	fp, r4
  412578:	ebb8 080a 	subs.w	r8, r8, sl
  41257c:	eb69 090b 	sbc.w	r9, r9, fp
  412580:	e9c6 8900 	strd	r8, r9, [r6]
  412584:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00412588 <__aeabi_idiv0>:
  412588:	4770      	bx	lr
  41258a:	bf00      	nop

0041258c <__divdi3>:
  41258c:	2900      	cmp	r1, #0
  41258e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  412592:	f2c0 80a1 	blt.w	4126d8 <__divdi3+0x14c>
  412596:	2400      	movs	r4, #0
  412598:	2b00      	cmp	r3, #0
  41259a:	f2c0 8098 	blt.w	4126ce <__divdi3+0x142>
  41259e:	4615      	mov	r5, r2
  4125a0:	4606      	mov	r6, r0
  4125a2:	460f      	mov	r7, r1
  4125a4:	2b00      	cmp	r3, #0
  4125a6:	d13f      	bne.n	412628 <__divdi3+0x9c>
  4125a8:	428a      	cmp	r2, r1
  4125aa:	d958      	bls.n	41265e <__divdi3+0xd2>
  4125ac:	fab2 f382 	clz	r3, r2
  4125b0:	b14b      	cbz	r3, 4125c6 <__divdi3+0x3a>
  4125b2:	f1c3 0220 	rsb	r2, r3, #32
  4125b6:	fa01 f703 	lsl.w	r7, r1, r3
  4125ba:	fa20 f202 	lsr.w	r2, r0, r2
  4125be:	409d      	lsls	r5, r3
  4125c0:	fa00 f603 	lsl.w	r6, r0, r3
  4125c4:	4317      	orrs	r7, r2
  4125c6:	0c29      	lsrs	r1, r5, #16
  4125c8:	fbb7 f2f1 	udiv	r2, r7, r1
  4125cc:	fb01 7712 	mls	r7, r1, r2, r7
  4125d0:	b2a8      	uxth	r0, r5
  4125d2:	fb00 f302 	mul.w	r3, r0, r2
  4125d6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  4125da:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  4125de:	42bb      	cmp	r3, r7
  4125e0:	d909      	bls.n	4125f6 <__divdi3+0x6a>
  4125e2:	197f      	adds	r7, r7, r5
  4125e4:	f102 3cff 	add.w	ip, r2, #4294967295
  4125e8:	f080 8105 	bcs.w	4127f6 <__divdi3+0x26a>
  4125ec:	42bb      	cmp	r3, r7
  4125ee:	f240 8102 	bls.w	4127f6 <__divdi3+0x26a>
  4125f2:	3a02      	subs	r2, #2
  4125f4:	442f      	add	r7, r5
  4125f6:	1aff      	subs	r7, r7, r3
  4125f8:	fbb7 f3f1 	udiv	r3, r7, r1
  4125fc:	fb01 7113 	mls	r1, r1, r3, r7
  412600:	fb00 f003 	mul.w	r0, r0, r3
  412604:	b2b6      	uxth	r6, r6
  412606:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  41260a:	4288      	cmp	r0, r1
  41260c:	d908      	bls.n	412620 <__divdi3+0x94>
  41260e:	1949      	adds	r1, r1, r5
  412610:	f103 37ff 	add.w	r7, r3, #4294967295
  412614:	f080 80f1 	bcs.w	4127fa <__divdi3+0x26e>
  412618:	4288      	cmp	r0, r1
  41261a:	f240 80ee 	bls.w	4127fa <__divdi3+0x26e>
  41261e:	3b02      	subs	r3, #2
  412620:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  412624:	2300      	movs	r3, #0
  412626:	e003      	b.n	412630 <__divdi3+0xa4>
  412628:	428b      	cmp	r3, r1
  41262a:	d90a      	bls.n	412642 <__divdi3+0xb6>
  41262c:	2300      	movs	r3, #0
  41262e:	461a      	mov	r2, r3
  412630:	4610      	mov	r0, r2
  412632:	4619      	mov	r1, r3
  412634:	b114      	cbz	r4, 41263c <__divdi3+0xb0>
  412636:	4240      	negs	r0, r0
  412638:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41263c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  412640:	4770      	bx	lr
  412642:	fab3 f883 	clz	r8, r3
  412646:	f1b8 0f00 	cmp.w	r8, #0
  41264a:	f040 8088 	bne.w	41275e <__divdi3+0x1d2>
  41264e:	428b      	cmp	r3, r1
  412650:	d302      	bcc.n	412658 <__divdi3+0xcc>
  412652:	4282      	cmp	r2, r0
  412654:	f200 80e2 	bhi.w	41281c <__divdi3+0x290>
  412658:	2300      	movs	r3, #0
  41265a:	2201      	movs	r2, #1
  41265c:	e7e8      	b.n	412630 <__divdi3+0xa4>
  41265e:	b912      	cbnz	r2, 412666 <__divdi3+0xda>
  412660:	2301      	movs	r3, #1
  412662:	fbb3 f5f2 	udiv	r5, r3, r2
  412666:	fab5 f285 	clz	r2, r5
  41266a:	2a00      	cmp	r2, #0
  41266c:	d13a      	bne.n	4126e4 <__divdi3+0x158>
  41266e:	1b7f      	subs	r7, r7, r5
  412670:	0c28      	lsrs	r0, r5, #16
  412672:	fa1f fc85 	uxth.w	ip, r5
  412676:	2301      	movs	r3, #1
  412678:	fbb7 f1f0 	udiv	r1, r7, r0
  41267c:	fb00 7711 	mls	r7, r0, r1, r7
  412680:	fb0c f201 	mul.w	r2, ip, r1
  412684:	ea4f 4816 	mov.w	r8, r6, lsr #16
  412688:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  41268c:	42ba      	cmp	r2, r7
  41268e:	d907      	bls.n	4126a0 <__divdi3+0x114>
  412690:	197f      	adds	r7, r7, r5
  412692:	f101 38ff 	add.w	r8, r1, #4294967295
  412696:	d202      	bcs.n	41269e <__divdi3+0x112>
  412698:	42ba      	cmp	r2, r7
  41269a:	f200 80c4 	bhi.w	412826 <__divdi3+0x29a>
  41269e:	4641      	mov	r1, r8
  4126a0:	1abf      	subs	r7, r7, r2
  4126a2:	fbb7 f2f0 	udiv	r2, r7, r0
  4126a6:	fb00 7012 	mls	r0, r0, r2, r7
  4126aa:	fb0c fc02 	mul.w	ip, ip, r2
  4126ae:	b2b6      	uxth	r6, r6
  4126b0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  4126b4:	4584      	cmp	ip, r0
  4126b6:	d907      	bls.n	4126c8 <__divdi3+0x13c>
  4126b8:	1940      	adds	r0, r0, r5
  4126ba:	f102 37ff 	add.w	r7, r2, #4294967295
  4126be:	d202      	bcs.n	4126c6 <__divdi3+0x13a>
  4126c0:	4584      	cmp	ip, r0
  4126c2:	f200 80ae 	bhi.w	412822 <__divdi3+0x296>
  4126c6:	463a      	mov	r2, r7
  4126c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  4126cc:	e7b0      	b.n	412630 <__divdi3+0xa4>
  4126ce:	43e4      	mvns	r4, r4
  4126d0:	4252      	negs	r2, r2
  4126d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4126d6:	e762      	b.n	41259e <__divdi3+0x12>
  4126d8:	4240      	negs	r0, r0
  4126da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4126de:	f04f 34ff 	mov.w	r4, #4294967295
  4126e2:	e759      	b.n	412598 <__divdi3+0xc>
  4126e4:	4095      	lsls	r5, r2
  4126e6:	f1c2 0920 	rsb	r9, r2, #32
  4126ea:	fa27 f109 	lsr.w	r1, r7, r9
  4126ee:	fa26 f909 	lsr.w	r9, r6, r9
  4126f2:	4097      	lsls	r7, r2
  4126f4:	0c28      	lsrs	r0, r5, #16
  4126f6:	fbb1 f8f0 	udiv	r8, r1, r0
  4126fa:	fb00 1118 	mls	r1, r0, r8, r1
  4126fe:	fa1f fc85 	uxth.w	ip, r5
  412702:	fb0c f308 	mul.w	r3, ip, r8
  412706:	ea49 0907 	orr.w	r9, r9, r7
  41270a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  41270e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  412712:	428b      	cmp	r3, r1
  412714:	fa06 f602 	lsl.w	r6, r6, r2
  412718:	d908      	bls.n	41272c <__divdi3+0x1a0>
  41271a:	1949      	adds	r1, r1, r5
  41271c:	f108 32ff 	add.w	r2, r8, #4294967295
  412720:	d27a      	bcs.n	412818 <__divdi3+0x28c>
  412722:	428b      	cmp	r3, r1
  412724:	d978      	bls.n	412818 <__divdi3+0x28c>
  412726:	f1a8 0802 	sub.w	r8, r8, #2
  41272a:	4429      	add	r1, r5
  41272c:	1ac9      	subs	r1, r1, r3
  41272e:	fbb1 f3f0 	udiv	r3, r1, r0
  412732:	fb00 1713 	mls	r7, r0, r3, r1
  412736:	fb0c f203 	mul.w	r2, ip, r3
  41273a:	fa1f f989 	uxth.w	r9, r9
  41273e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  412742:	42ba      	cmp	r2, r7
  412744:	d907      	bls.n	412756 <__divdi3+0x1ca>
  412746:	197f      	adds	r7, r7, r5
  412748:	f103 31ff 	add.w	r1, r3, #4294967295
  41274c:	d260      	bcs.n	412810 <__divdi3+0x284>
  41274e:	42ba      	cmp	r2, r7
  412750:	d95e      	bls.n	412810 <__divdi3+0x284>
  412752:	3b02      	subs	r3, #2
  412754:	442f      	add	r7, r5
  412756:	1abf      	subs	r7, r7, r2
  412758:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  41275c:	e78c      	b.n	412678 <__divdi3+0xec>
  41275e:	f1c8 0220 	rsb	r2, r8, #32
  412762:	fa25 f102 	lsr.w	r1, r5, r2
  412766:	fa03 fc08 	lsl.w	ip, r3, r8
  41276a:	fa27 f302 	lsr.w	r3, r7, r2
  41276e:	fa20 f202 	lsr.w	r2, r0, r2
  412772:	fa07 f708 	lsl.w	r7, r7, r8
  412776:	ea41 0c0c 	orr.w	ip, r1, ip
  41277a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  41277e:	fbb3 f1f9 	udiv	r1, r3, r9
  412782:	fb09 3311 	mls	r3, r9, r1, r3
  412786:	fa1f fa8c 	uxth.w	sl, ip
  41278a:	fb0a fb01 	mul.w	fp, sl, r1
  41278e:	4317      	orrs	r7, r2
  412790:	0c3a      	lsrs	r2, r7, #16
  412792:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  412796:	459b      	cmp	fp, r3
  412798:	fa05 f008 	lsl.w	r0, r5, r8
  41279c:	d908      	bls.n	4127b0 <__divdi3+0x224>
  41279e:	eb13 030c 	adds.w	r3, r3, ip
  4127a2:	f101 32ff 	add.w	r2, r1, #4294967295
  4127a6:	d235      	bcs.n	412814 <__divdi3+0x288>
  4127a8:	459b      	cmp	fp, r3
  4127aa:	d933      	bls.n	412814 <__divdi3+0x288>
  4127ac:	3902      	subs	r1, #2
  4127ae:	4463      	add	r3, ip
  4127b0:	ebcb 0303 	rsb	r3, fp, r3
  4127b4:	fbb3 f2f9 	udiv	r2, r3, r9
  4127b8:	fb09 3312 	mls	r3, r9, r2, r3
  4127bc:	fb0a fa02 	mul.w	sl, sl, r2
  4127c0:	b2bf      	uxth	r7, r7
  4127c2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  4127c6:	45ba      	cmp	sl, r7
  4127c8:	d908      	bls.n	4127dc <__divdi3+0x250>
  4127ca:	eb17 070c 	adds.w	r7, r7, ip
  4127ce:	f102 33ff 	add.w	r3, r2, #4294967295
  4127d2:	d21b      	bcs.n	41280c <__divdi3+0x280>
  4127d4:	45ba      	cmp	sl, r7
  4127d6:	d919      	bls.n	41280c <__divdi3+0x280>
  4127d8:	3a02      	subs	r2, #2
  4127da:	4467      	add	r7, ip
  4127dc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  4127e0:	fba5 0100 	umull	r0, r1, r5, r0
  4127e4:	ebca 0707 	rsb	r7, sl, r7
  4127e8:	428f      	cmp	r7, r1
  4127ea:	f04f 0300 	mov.w	r3, #0
  4127ee:	d30a      	bcc.n	412806 <__divdi3+0x27a>
  4127f0:	d005      	beq.n	4127fe <__divdi3+0x272>
  4127f2:	462a      	mov	r2, r5
  4127f4:	e71c      	b.n	412630 <__divdi3+0xa4>
  4127f6:	4662      	mov	r2, ip
  4127f8:	e6fd      	b.n	4125f6 <__divdi3+0x6a>
  4127fa:	463b      	mov	r3, r7
  4127fc:	e710      	b.n	412620 <__divdi3+0x94>
  4127fe:	fa06 f608 	lsl.w	r6, r6, r8
  412802:	4286      	cmp	r6, r0
  412804:	d2f5      	bcs.n	4127f2 <__divdi3+0x266>
  412806:	1e6a      	subs	r2, r5, #1
  412808:	2300      	movs	r3, #0
  41280a:	e711      	b.n	412630 <__divdi3+0xa4>
  41280c:	461a      	mov	r2, r3
  41280e:	e7e5      	b.n	4127dc <__divdi3+0x250>
  412810:	460b      	mov	r3, r1
  412812:	e7a0      	b.n	412756 <__divdi3+0x1ca>
  412814:	4611      	mov	r1, r2
  412816:	e7cb      	b.n	4127b0 <__divdi3+0x224>
  412818:	4690      	mov	r8, r2
  41281a:	e787      	b.n	41272c <__divdi3+0x1a0>
  41281c:	4643      	mov	r3, r8
  41281e:	4642      	mov	r2, r8
  412820:	e706      	b.n	412630 <__divdi3+0xa4>
  412822:	3a02      	subs	r2, #2
  412824:	e750      	b.n	4126c8 <__divdi3+0x13c>
  412826:	3902      	subs	r1, #2
  412828:	442f      	add	r7, r5
  41282a:	e739      	b.n	4126a0 <__divdi3+0x114>

0041282c <__udivdi3>:
  41282c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  412830:	4614      	mov	r4, r2
  412832:	4605      	mov	r5, r0
  412834:	460e      	mov	r6, r1
  412836:	2b00      	cmp	r3, #0
  412838:	d143      	bne.n	4128c2 <__udivdi3+0x96>
  41283a:	428a      	cmp	r2, r1
  41283c:	d953      	bls.n	4128e6 <__udivdi3+0xba>
  41283e:	fab2 f782 	clz	r7, r2
  412842:	b157      	cbz	r7, 41285a <__udivdi3+0x2e>
  412844:	f1c7 0620 	rsb	r6, r7, #32
  412848:	fa20 f606 	lsr.w	r6, r0, r6
  41284c:	fa01 f307 	lsl.w	r3, r1, r7
  412850:	fa02 f407 	lsl.w	r4, r2, r7
  412854:	fa00 f507 	lsl.w	r5, r0, r7
  412858:	431e      	orrs	r6, r3
  41285a:	0c21      	lsrs	r1, r4, #16
  41285c:	fbb6 f2f1 	udiv	r2, r6, r1
  412860:	fb01 6612 	mls	r6, r1, r2, r6
  412864:	b2a0      	uxth	r0, r4
  412866:	fb00 f302 	mul.w	r3, r0, r2
  41286a:	0c2f      	lsrs	r7, r5, #16
  41286c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  412870:	42b3      	cmp	r3, r6
  412872:	d909      	bls.n	412888 <__udivdi3+0x5c>
  412874:	1936      	adds	r6, r6, r4
  412876:	f102 37ff 	add.w	r7, r2, #4294967295
  41287a:	f080 80fd 	bcs.w	412a78 <__udivdi3+0x24c>
  41287e:	42b3      	cmp	r3, r6
  412880:	f240 80fa 	bls.w	412a78 <__udivdi3+0x24c>
  412884:	3a02      	subs	r2, #2
  412886:	4426      	add	r6, r4
  412888:	1af6      	subs	r6, r6, r3
  41288a:	fbb6 f3f1 	udiv	r3, r6, r1
  41288e:	fb01 6113 	mls	r1, r1, r3, r6
  412892:	fb00 f003 	mul.w	r0, r0, r3
  412896:	b2ad      	uxth	r5, r5
  412898:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  41289c:	4288      	cmp	r0, r1
  41289e:	d908      	bls.n	4128b2 <__udivdi3+0x86>
  4128a0:	1909      	adds	r1, r1, r4
  4128a2:	f103 36ff 	add.w	r6, r3, #4294967295
  4128a6:	f080 80e9 	bcs.w	412a7c <__udivdi3+0x250>
  4128aa:	4288      	cmp	r0, r1
  4128ac:	f240 80e6 	bls.w	412a7c <__udivdi3+0x250>
  4128b0:	3b02      	subs	r3, #2
  4128b2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4128b6:	2300      	movs	r3, #0
  4128b8:	4610      	mov	r0, r2
  4128ba:	4619      	mov	r1, r3
  4128bc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4128c0:	4770      	bx	lr
  4128c2:	428b      	cmp	r3, r1
  4128c4:	d84c      	bhi.n	412960 <__udivdi3+0x134>
  4128c6:	fab3 f683 	clz	r6, r3
  4128ca:	2e00      	cmp	r6, #0
  4128cc:	d14f      	bne.n	41296e <__udivdi3+0x142>
  4128ce:	428b      	cmp	r3, r1
  4128d0:	d302      	bcc.n	4128d8 <__udivdi3+0xac>
  4128d2:	4282      	cmp	r2, r0
  4128d4:	f200 80dd 	bhi.w	412a92 <__udivdi3+0x266>
  4128d8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4128dc:	2300      	movs	r3, #0
  4128de:	2201      	movs	r2, #1
  4128e0:	4610      	mov	r0, r2
  4128e2:	4619      	mov	r1, r3
  4128e4:	4770      	bx	lr
  4128e6:	b912      	cbnz	r2, 4128ee <__udivdi3+0xc2>
  4128e8:	2401      	movs	r4, #1
  4128ea:	fbb4 f4f2 	udiv	r4, r4, r2
  4128ee:	fab4 f284 	clz	r2, r4
  4128f2:	2a00      	cmp	r2, #0
  4128f4:	f040 8082 	bne.w	4129fc <__udivdi3+0x1d0>
  4128f8:	1b09      	subs	r1, r1, r4
  4128fa:	0c26      	lsrs	r6, r4, #16
  4128fc:	b2a7      	uxth	r7, r4
  4128fe:	2301      	movs	r3, #1
  412900:	fbb1 f0f6 	udiv	r0, r1, r6
  412904:	fb06 1110 	mls	r1, r6, r0, r1
  412908:	fb07 f200 	mul.w	r2, r7, r0
  41290c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  412910:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  412914:	428a      	cmp	r2, r1
  412916:	d907      	bls.n	412928 <__udivdi3+0xfc>
  412918:	1909      	adds	r1, r1, r4
  41291a:	f100 3cff 	add.w	ip, r0, #4294967295
  41291e:	d202      	bcs.n	412926 <__udivdi3+0xfa>
  412920:	428a      	cmp	r2, r1
  412922:	f200 80c8 	bhi.w	412ab6 <__udivdi3+0x28a>
  412926:	4660      	mov	r0, ip
  412928:	1a89      	subs	r1, r1, r2
  41292a:	fbb1 f2f6 	udiv	r2, r1, r6
  41292e:	fb06 1112 	mls	r1, r6, r2, r1
  412932:	fb07 f702 	mul.w	r7, r7, r2
  412936:	b2ad      	uxth	r5, r5
  412938:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  41293c:	42af      	cmp	r7, r5
  41293e:	d908      	bls.n	412952 <__udivdi3+0x126>
  412940:	192c      	adds	r4, r5, r4
  412942:	f102 31ff 	add.w	r1, r2, #4294967295
  412946:	f080 809b 	bcs.w	412a80 <__udivdi3+0x254>
  41294a:	42a7      	cmp	r7, r4
  41294c:	f240 8098 	bls.w	412a80 <__udivdi3+0x254>
  412950:	3a02      	subs	r2, #2
  412952:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  412956:	4610      	mov	r0, r2
  412958:	4619      	mov	r1, r3
  41295a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41295e:	4770      	bx	lr
  412960:	2300      	movs	r3, #0
  412962:	461a      	mov	r2, r3
  412964:	4610      	mov	r0, r2
  412966:	4619      	mov	r1, r3
  412968:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41296c:	4770      	bx	lr
  41296e:	f1c6 0520 	rsb	r5, r6, #32
  412972:	fa22 f705 	lsr.w	r7, r2, r5
  412976:	fa03 f406 	lsl.w	r4, r3, r6
  41297a:	fa21 f305 	lsr.w	r3, r1, r5
  41297e:	fa01 fb06 	lsl.w	fp, r1, r6
  412982:	fa20 f505 	lsr.w	r5, r0, r5
  412986:	433c      	orrs	r4, r7
  412988:	ea4f 4814 	mov.w	r8, r4, lsr #16
  41298c:	fbb3 fcf8 	udiv	ip, r3, r8
  412990:	fb08 331c 	mls	r3, r8, ip, r3
  412994:	fa1f f984 	uxth.w	r9, r4
  412998:	fb09 fa0c 	mul.w	sl, r9, ip
  41299c:	ea45 0b0b 	orr.w	fp, r5, fp
  4129a0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  4129a4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4129a8:	459a      	cmp	sl, r3
  4129aa:	fa02 f206 	lsl.w	r2, r2, r6
  4129ae:	d904      	bls.n	4129ba <__udivdi3+0x18e>
  4129b0:	191b      	adds	r3, r3, r4
  4129b2:	f10c 35ff 	add.w	r5, ip, #4294967295
  4129b6:	d36f      	bcc.n	412a98 <__udivdi3+0x26c>
  4129b8:	46ac      	mov	ip, r5
  4129ba:	ebca 0303 	rsb	r3, sl, r3
  4129be:	fbb3 f5f8 	udiv	r5, r3, r8
  4129c2:	fb08 3315 	mls	r3, r8, r5, r3
  4129c6:	fb09 f905 	mul.w	r9, r9, r5
  4129ca:	fa1f fb8b 	uxth.w	fp, fp
  4129ce:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  4129d2:	45b9      	cmp	r9, r7
  4129d4:	d904      	bls.n	4129e0 <__udivdi3+0x1b4>
  4129d6:	193f      	adds	r7, r7, r4
  4129d8:	f105 33ff 	add.w	r3, r5, #4294967295
  4129dc:	d362      	bcc.n	412aa4 <__udivdi3+0x278>
  4129de:	461d      	mov	r5, r3
  4129e0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  4129e4:	fbac 2302 	umull	r2, r3, ip, r2
  4129e8:	ebc9 0707 	rsb	r7, r9, r7
  4129ec:	429f      	cmp	r7, r3
  4129ee:	f04f 0500 	mov.w	r5, #0
  4129f2:	d34a      	bcc.n	412a8a <__udivdi3+0x25e>
  4129f4:	d046      	beq.n	412a84 <__udivdi3+0x258>
  4129f6:	4662      	mov	r2, ip
  4129f8:	462b      	mov	r3, r5
  4129fa:	e75d      	b.n	4128b8 <__udivdi3+0x8c>
  4129fc:	4094      	lsls	r4, r2
  4129fe:	f1c2 0920 	rsb	r9, r2, #32
  412a02:	fa21 fc09 	lsr.w	ip, r1, r9
  412a06:	4091      	lsls	r1, r2
  412a08:	fa20 f909 	lsr.w	r9, r0, r9
  412a0c:	0c26      	lsrs	r6, r4, #16
  412a0e:	fbbc f8f6 	udiv	r8, ip, r6
  412a12:	fb06 cc18 	mls	ip, r6, r8, ip
  412a16:	b2a7      	uxth	r7, r4
  412a18:	fb07 f308 	mul.w	r3, r7, r8
  412a1c:	ea49 0901 	orr.w	r9, r9, r1
  412a20:	ea4f 4119 	mov.w	r1, r9, lsr #16
  412a24:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  412a28:	4563      	cmp	r3, ip
  412a2a:	fa00 f502 	lsl.w	r5, r0, r2
  412a2e:	d909      	bls.n	412a44 <__udivdi3+0x218>
  412a30:	eb1c 0c04 	adds.w	ip, ip, r4
  412a34:	f108 32ff 	add.w	r2, r8, #4294967295
  412a38:	d23b      	bcs.n	412ab2 <__udivdi3+0x286>
  412a3a:	4563      	cmp	r3, ip
  412a3c:	d939      	bls.n	412ab2 <__udivdi3+0x286>
  412a3e:	f1a8 0802 	sub.w	r8, r8, #2
  412a42:	44a4      	add	ip, r4
  412a44:	ebc3 0c0c 	rsb	ip, r3, ip
  412a48:	fbbc f3f6 	udiv	r3, ip, r6
  412a4c:	fb06 c113 	mls	r1, r6, r3, ip
  412a50:	fb07 f203 	mul.w	r2, r7, r3
  412a54:	fa1f f989 	uxth.w	r9, r9
  412a58:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  412a5c:	428a      	cmp	r2, r1
  412a5e:	d907      	bls.n	412a70 <__udivdi3+0x244>
  412a60:	1909      	adds	r1, r1, r4
  412a62:	f103 30ff 	add.w	r0, r3, #4294967295
  412a66:	d222      	bcs.n	412aae <__udivdi3+0x282>
  412a68:	428a      	cmp	r2, r1
  412a6a:	d920      	bls.n	412aae <__udivdi3+0x282>
  412a6c:	3b02      	subs	r3, #2
  412a6e:	4421      	add	r1, r4
  412a70:	1a89      	subs	r1, r1, r2
  412a72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  412a76:	e743      	b.n	412900 <__udivdi3+0xd4>
  412a78:	463a      	mov	r2, r7
  412a7a:	e705      	b.n	412888 <__udivdi3+0x5c>
  412a7c:	4633      	mov	r3, r6
  412a7e:	e718      	b.n	4128b2 <__udivdi3+0x86>
  412a80:	460a      	mov	r2, r1
  412a82:	e766      	b.n	412952 <__udivdi3+0x126>
  412a84:	40b0      	lsls	r0, r6
  412a86:	4290      	cmp	r0, r2
  412a88:	d2b5      	bcs.n	4129f6 <__udivdi3+0x1ca>
  412a8a:	f10c 32ff 	add.w	r2, ip, #4294967295
  412a8e:	2300      	movs	r3, #0
  412a90:	e712      	b.n	4128b8 <__udivdi3+0x8c>
  412a92:	4633      	mov	r3, r6
  412a94:	4632      	mov	r2, r6
  412a96:	e70f      	b.n	4128b8 <__udivdi3+0x8c>
  412a98:	459a      	cmp	sl, r3
  412a9a:	d98d      	bls.n	4129b8 <__udivdi3+0x18c>
  412a9c:	f1ac 0c02 	sub.w	ip, ip, #2
  412aa0:	4423      	add	r3, r4
  412aa2:	e78a      	b.n	4129ba <__udivdi3+0x18e>
  412aa4:	45b9      	cmp	r9, r7
  412aa6:	d99a      	bls.n	4129de <__udivdi3+0x1b2>
  412aa8:	3d02      	subs	r5, #2
  412aaa:	4427      	add	r7, r4
  412aac:	e798      	b.n	4129e0 <__udivdi3+0x1b4>
  412aae:	4603      	mov	r3, r0
  412ab0:	e7de      	b.n	412a70 <__udivdi3+0x244>
  412ab2:	4690      	mov	r8, r2
  412ab4:	e7c6      	b.n	412a44 <__udivdi3+0x218>
  412ab6:	3802      	subs	r0, #2
  412ab8:	4421      	add	r1, r4
  412aba:	e735      	b.n	412928 <__udivdi3+0xfc>

00412abc <functionsMap>:
  412abc:	6f67 0000 0000 0000 0000 0000 0000 0000     go..............
	...
  412adc:	174d 0040 6f67 6552 6573 0074 0000 0000     M.@.goReset.....
	...
  412b00:	8201 0040 5474 746f 6c61 6153 706d 656c     ..@.tTotalSample
	...
  412b24:	1671 0040 5474 7361 536b 6d61 6c70 0065     q.@.tTaskSample.
	...
  412b48:	8099 0040 616b 516c 6e41 6c67 0065 0000     ..@.kalQAngle...
	...
  412b6c:	867d 0040 616b 516c 6942 7361 0000 0000     }.@.kalQBias....
	...
  412b90:	86ad 0040 616b 526c 654d 7361 7275 0065     ..@.kalRMeasure.
	...
  412bb4:	86dd 0040 6c61 6870 4361 6946 746c 7265     ..@.alphaCFilter
	...
  412bd8:	85e9 0040 6e65 0064 0000 0000 0000 0000     ..@.end.........
	...
  412bfc:	02fd 0040 003b 0000 4309 4d4f 414d 444e     ..@.;....COMMAND
  412c0c:	5520 4b4e 4f4e 0d57 000a 0000 4509 5252      UNKNOW......ERR
  412c1c:	524f 4320 4d4f 414d 444e 5b20 7325 0d5d     OR COMMAND [%s].
  412c2c:	000a 0000                                   ....

00412c30 <offsetAcel>:
  412c30:	0000 43af 4000 4483 0000 0000               ...C.@.D....

00412c3c <offsetGyro>:
  412c3c:	0000 40a0 0000 0000 0000 0000 5754 2049     ...@........TWI 
  412c4c:	6e69 7469 4520 7272 726f 0021 4441 4c58     init Error!.ADXL
  412c5c:	6920 696e 2074 7245 6f72 2172 0000 0000      init Error!....
  412c6c:	5449 2047 6e69 7469 4520 7272 726f 0021     ITG init Error!.
	...
  412c84:	000a 0000 0f03 0000 4d49 2055 7246 6565     ........IMU Free
  412c94:	5452 534f 0000 0000 6341 6c65 0a3a 3d58     RTOS....Acel:.X=
  412ca4:	3025 332e 2066 476d 590a 253d 2e30 6633     %0.3f mG.Y=%0.3f
  412cb4:	6d20 0a47 7947 6f72 0a3a 3025 332e 2066      mG.Gyro:.%0.3f 
  412cc4:	7247 7561 2f73 0073 6e41 6c67 2065 7550     Graus/s.Angle Pu
  412cd4:	6572 0a3a 3025 332e 2066 7247 7561 0a73     re:.%0.3f Graus.
  412ce4:	6e41 6c67 2065 6f43 706d 3a2e 250a 2e30     Angle Comp.:.%0.
  412cf4:	6633 4720 6172 7375 410a 676e 656c 4b20     3f Graus.Angle K
  412d04:	6c61 616d 3a6e 250a 2e30 6633 4720 6172     alman:.%0.3f Gra
  412d14:	7375 0000 6954 656d 2072 203d 3025 332e     us..Timer = %0.3
  412d24:	2066 6573 6f63 646e 0d73 000a 6954 656d     f seconds...Time
  412d34:	2072 6156 756c 2065 7245 6f72 2072 255b     r Value Error [%
  412d44:	5d66 0a0d 0000 0000 3025 342e 3b66 3025     f]......%0.4f;%0
  412d54:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  412d64:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  412d74:	3b66 3025 342e 3b66 3025 342e 3b66 0a0d     f;%0.4f;%0.4f;..
  412d84:	0000 0000 6954 656d 4972 554d 0000 0000     ....TimerIMU....

00412d94 <null_dma_control>:
	...

00412d9c <all_twi_definitions>:
  412d9c:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........

00412dac <all_uart_definitions>:
  412dac:	0600 400e 0700 400e 0008 0000 0008 0000     ...@...@........

00412dbc <LED_DESCRIPTOR>:
  412dbc:	0017 0000 0000 0000 002e 0000 0000 0000     ................
  412dcc:	0019 0000 0000 0000 0000 0000 0001 0000     ................

00412ddc <p_uc_charset10x14>:
	...
  412df8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  412e08:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  412e18:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  412e28:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  412e38:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  412e48:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  412e58:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  412e68:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  412e80:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  412e90:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  412ea0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  412eb0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  412ec0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  412ed0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  412ee0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  412ef0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  412f08:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  412f18:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  412f28:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  412f38:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  412f48:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  412f58:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  412f68:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  412f78:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  412f88:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  412f98:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  412fa8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  412fb8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  412fc8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  412fd8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  412fe8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  412ff8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  413008:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  413018:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  413028:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  413038:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  413048:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  413058:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  413068:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  413078:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  413088:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  413098:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4130a8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4130b8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4130c8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4130d8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4130e8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4130f8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  413108:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  413118:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  413128:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  413138:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  413148:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  413158:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  413168:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  413178:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  413188:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  413198:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4131a8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4131b8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4131c8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4131d8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4131e8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4131f8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  413208:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  413218:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  413228:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  413238:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  413248:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  413258:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  413268:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  413278:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  413288:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  413298:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4132a8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4132b8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4132c8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4132d8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4132e8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4132f8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  413308:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  413318:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  413328:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  413338:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  413348:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  413358:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  413368:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  413378:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  413388:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  413398:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4133a8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4133b8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4133c8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4133d8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4133e8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4133f8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  413408:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  413418:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  413428:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  413438:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  413448:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  413458:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  413468:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  413478:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  413488:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  413498:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4134a8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4134b8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4134c8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4134d8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4134e8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4134f8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  413508:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  413518:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  413528:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  413538:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  413548:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  413558:	fcff fcff 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  413568:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  413578:	000a 0000 6d54 2072 7653 0063 4d49 5355     ....Tmr Svc.IMUS
  413588:	6d61 6c70 2065 203d 7525 6d20 0d73 000a     ample = %u ms...
  413598:	4d49 5355 6d61 6c70 2065 6156 756c 2065     IMUSample Value 
  4135a8:	7245 6f72 2072 255b 5d66 0a0d 0000 0000     Error [%f]......
  4135b8:	6954 656d 4972 554d 0000 0000 7245 6f72     TimerIMU....Erro
  4135c8:	2072 4d49 2155 0000 6c41 6870 2061 6f43     r IMU!..Alpha Co
  4135d8:	706d 2e6c 4620 6c69 6574 0072 7325 3d20     mpl. Filter.%s =
  4135e8:	2520 2e30 6635 0a0d 0000 0000 7325 5620      %0.5f......%s V
  4135f8:	6c61 6575 4520 7272 726f 5b20 6625 0d5d     alue Error [%f].
  413608:	000a 0000 4151 676e 656c 0000 4251 6169     ....QAngle..QBia
  413618:	0073 0000 4d52 6165 7573 6572 0000 0000     s...RMeasure....
  413628:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  413638:	2078 7325 0a0d 0000 2d2d 202d 754e 626d     x %s....--- Numb
  413648:	7265 6f20 2066 6154 6b73 3a73 2520 0a75     er of Tasks: %u.
  413658:	0000 0000 614e 656d 0909 7453 7461 0965     ....Name..State.
  413668:	7250 6f69 0972 7453 6361 096b 754e 0a6d     Prior.Stack.Num.
  413678:	0000 0000 7246 6565 4820 6165 3a70 2520     ....Free Heap: %
  413688:	0a75 0000 6f43 736e 6c6f 2065 4b4f 0a21     u...Console OK!.
  413698:	0000 0000 654c 3064 0000 0000 6146 6c69     ....Led0....Fail
  4136a8:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  4136b8:	2074 656c 2064 6174 6b73 0a0d 0000 0000     t led task......
  4136c8:	6154 6b73 4c20 6465 2030 7243 6165 6574     Task Led0 Create
  4136d8:	2164 000a 4d49 5f55 0054 0000 6146 6c69     d!..IMU_T...Fail
  4136e8:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  4136f8:	2074 4d49 5455 7361 0d6b 000a 6154 6b73     t IMUTask...Task
  413708:	4920 554d 545f 4320 6572 7461 6465 0a21      IMU_T Created!.
  413718:	0000 0000 434c 5f44 0054 0000 6146 6c69     ....LCD_T...Fail
  413728:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  413738:	2074 434c 5444 7361 0d6b 000a 6154 6b73     t LCDTask...Task
  413748:	4c20 4443 545f 4320 6572 7461 6465 0a21      LCD_T Created!.
  413758:	0000 0000 5854 545f 0000 0000 6146 6c69     ....TX_T....Fail
  413768:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  413778:	2074 5854 545f 7361 0d6b 000a 6154 6b73     t TX_Task...Task
  413788:	5420 5f58 2054 7243 6165 6574 2164 000a      TX_T Created!..
  413798:	5852 545f 0000 0000 6146 6c69 6465 7420     RX_T....Failed t
  4137a8:	206f 7263 6165 6574 7420 7365 2074 5852     o create test RX
  4137b8:	545f 7361 0d6b 000a 6154 6b73 5220 5f58     _Task...Task RX_
  4137c8:	2054 7243 6165 6574 2164 000a               T Created!..

004137d4 <npio2_hw>:
  4137d4:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  4137e4:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  4137f4:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  413804:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  413814:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  413824:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  413834:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  413844:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

00413854 <two_over_pi>:
  413854:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  413864:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  413874:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  413884:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  413894:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  4138a4:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  4138b4:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  4138c4:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  4138d4:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  4138e4:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  4138f4:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  413904:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  413914:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  413924:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  413934:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  413944:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  413954:	e27b 0060 8c6b 00c0                         {.`.k...

0041395c <init_jk>:
  41395c:	0002 0000 0003 0000 0004 0000 0006 0000     ................
  41396c:	0000 0000                                   ....

00413970 <PIo2>:
  413970:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  413980:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  413990:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  4139a0:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5

004139b0 <_ctype_>:
  4139b0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4139c0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4139d0:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4139e0:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4139f0:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  413a00:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  413a10:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  413a20:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  413a30:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  413ab4:	0043 0000                                   C...

00413ab8 <_global_impure_ptr>:
  413ab8:	0158 2000                                   X.. 

00413abc <fpi.5238>:
  413abc:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  413acc:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  413adc:	6e61 0000                                   an..

00413ae0 <fpinan.5274>:
  413ae0:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
	...

00413af8 <tinytens>:
  413af8:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  413b08:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  413b18:	6f43 64ac 0628 1168                         Co.d(.h.

00413b20 <zeroes.6763>:
  413b20:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  413b30:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  413b40:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  413b50:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  413b60:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  413b70:	0030 0000                                   0...

00413b74 <blanks.6762>:
  413b74:	2020 2020 2020 2020 2020 2020 2020 2020                     

00413b84 <zeroes.6721>:
  413b84:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00413b94 <blanks.6720>:
  413b94:	2020 2020 2020 2020 2020 2020 2020 2020                     
  413ba4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00413bb4 <__hexdig>:
	...
  413be4:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  413bf4:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  413c14:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  413cb4:	4f50 4953 0058 0000 002e 0000               POSIX.......

00413cc0 <__mprec_tens>:
  413cc0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  413cd0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  413ce0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  413cf0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  413d00:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  413d10:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  413d20:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  413d30:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  413d40:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  413d50:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  413d60:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  413d70:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  413d80:	9db4 79d9 7843 44ea                         ...yCx.D

00413d88 <__mprec_bigtens>:
  413d88:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  413d98:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  413da8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00413db0 <p05.5269>:
  413db0:	0005 0000 0019 0000 007d 0000               ........}...

00413dbc <_init>:
  413dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  413dbe:	bf00      	nop
  413dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  413dc2:	bc08      	pop	{r3}
  413dc4:	469e      	mov	lr, r3
  413dc6:	4770      	bx	lr

00413dc8 <__init_array_start>:
  413dc8:	0040eb31 	.word	0x0040eb31

00413dcc <__frame_dummy_init_array_entry>:
  413dcc:	004000e9                                ..@.

00413dd0 <_fini>:
  413dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  413dd2:	bf00      	nop
  413dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  413dd6:	bc08      	pop	{r3}
  413dd8:	469e      	mov	lr, r3
  413dda:	4770      	bx	lr

00413ddc <__fini_array_start>:
  413ddc:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000138 	.word	0x20000138
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff
20000124:	00000000 	.word	0x00000000

20000128 <alpha>:
20000128:	ac710cb3 3fe6db8b                       ..q....?

20000130 <sizeRecBuf>:
20000130:	00000032                                2...

20000134 <timer>:
20000134:	000003e8                                ....

20000138 <SystemCoreClock>:
20000138:	003d0900                                ..=.

2000013c <uxCriticalNesting>:
2000013c:	aaaaaaaa                                ....

20000140 <xFreeBytesRemaining>:
20000140:	000030f0                                .0..

20000144 <xNextTaskUnblockTime>:
20000144:	ffffffff                                ....

20000148 <dt>:
20000148:	47ae147b 3f947ae1                       {..G.z.?

20000150 <timerIMU>:
20000150:	00000014                                ....

20000154 <__ctype_ptr__>:
20000154:	004139b0                                .9A.

20000158 <impure_data>:
20000158:	00000000 20000444 200004ac 20000514     ....D.. ... ... 
	...
2000018c:	00413ab4 00000000 00000000 00000000     .:A.............
	...
20000200:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000210:	0005deec 0000000b 00000000 00000000     ................
	...

20000580 <_impure_ptr>:
20000580:	20000158                                X.. 

20000584 <lconv>:
20000584:	00413cbc 00413b50 00413b50 00413b50     .<A.P;A.P;A.P;A.
20000594:	00413b50 00413b50 00413b50 00413b50     P;A.P;A.P;A.P;A.
200005a4:	00413b50 00413b50 ffffffff ffffffff     P;A.P;A.........
200005b4:	ffffffff 0000ffff                       ........

200005bc <lc_ctype_charset>:
200005bc:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005dc <__mb_cur_max>:
200005dc:	00000001                                ....

200005e0 <__malloc_av_>:
	...
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 
200009c8:	200009c0 200009c0 200009c8 200009c8     ... ... ... ... 
200009d8:	200009d0 200009d0 200009d8 200009d8     ... ... ... ... 

200009e8 <__malloc_trim_threshold>:
200009e8:	00020000                                ....

200009ec <__malloc_sbrk_base>:
200009ec:	ffffffff                                ....

200009f0 <__wctomb>:
200009f0:	00412221                                !"A.
