<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/VecExceptionGen.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - VecExceptionGen.sv<span style="font-size: 80%;"> (source / <a href="VecExceptionGen.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">94.4&nbsp;%</td>
            <td class="headerCovTableEntry">54</td>
            <td class="headerCovTableEntry">51</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-01-23 11:29:08</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // Generated by CIRCT firtool-1.62.1</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : // Standard header to adapt well known macros for register randomization.</span>
<span id="L3"><span class="lineNum">       3</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L4"><span class="lineNum">       4</span>                 :             :   `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L5"><span class="lineNum">       5</span>                 :             :     `define RANDOMIZE</span>
<span id="L6"><span class="lineNum">       6</span>                 :             :   `endif // RANDOMIZE_MEM_INIT</span>
<span id="L7"><span class="lineNum">       7</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L8"><span class="lineNum">       8</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L9"><span class="lineNum">       9</span>                 :             :   `ifdef RANDOMIZE_REG_INIT</span>
<span id="L10"><span class="lineNum">      10</span>                 :             :     `define RANDOMIZE</span>
<span id="L11"><span class="lineNum">      11</span>                 :             :   `endif // RANDOMIZE_REG_INIT</span>
<span id="L12"><span class="lineNum">      12</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L13"><span class="lineNum">      13</span>                 :             : </span>
<span id="L14"><span class="lineNum">      14</span>                 :             : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</span>
<span id="L15"><span class="lineNum">      15</span>                 :             : `ifndef RANDOM</span>
<span id="L16"><span class="lineNum">      16</span>                 :             :   `define RANDOM $random</span>
<span id="L17"><span class="lineNum">      17</span>                 :             : `endif // not def RANDOM</span>
<span id="L18"><span class="lineNum">      18</span>                 :             : </span>
<span id="L19"><span class="lineNum">      19</span>                 :             : // Users can define INIT_RANDOM as general code that gets injected into the</span>
<span id="L20"><span class="lineNum">      20</span>                 :             : // initializer block for modules with registers.</span>
<span id="L21"><span class="lineNum">      21</span>                 :             : `ifndef INIT_RANDOM</span>
<span id="L22"><span class="lineNum">      22</span>                 :             :   `define INIT_RANDOM</span>
<span id="L23"><span class="lineNum">      23</span>                 :             : `endif // not def INIT_RANDOM</span>
<span id="L24"><span class="lineNum">      24</span>                 :             : </span>
<span id="L25"><span class="lineNum">      25</span>                 :             : // If using random initialization, you can also define RANDOMIZE_DELAY to</span>
<span id="L26"><span class="lineNum">      26</span>                 :             : // customize the delay used, otherwise 0.002 is used.</span>
<span id="L27"><span class="lineNum">      27</span>                 :             : `ifndef RANDOMIZE_DELAY</span>
<span id="L28"><span class="lineNum">      28</span>                 :             :   `define RANDOMIZE_DELAY 0.002</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : `endif // not def RANDOMIZE_DELAY</span>
<span id="L30"><span class="lineNum">      30</span>                 :             : </span>
<span id="L31"><span class="lineNum">      31</span>                 :             : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</span>
<span id="L32"><span class="lineNum">      32</span>                 :             : `ifndef INIT_RANDOM_PROLOG_</span>
<span id="L33"><span class="lineNum">      33</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L34"><span class="lineNum">      34</span>                 :             :     `ifdef VERILATOR</span>
<span id="L35"><span class="lineNum">      35</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</span>
<span id="L36"><span class="lineNum">      36</span>                 :             :     `else  // VERILATOR</span>
<span id="L37"><span class="lineNum">      37</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</span>
<span id="L38"><span class="lineNum">      38</span>                 :             :     `endif // VERILATOR</span>
<span id="L39"><span class="lineNum">      39</span>                 :             :   `else  // RANDOMIZE</span>
<span id="L40"><span class="lineNum">      40</span>                 :             :     `define INIT_RANDOM_PROLOG_</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L42"><span class="lineNum">      42</span>                 :             : `endif // not def INIT_RANDOM_PROLOG_</span>
<span id="L43"><span class="lineNum">      43</span>                 :             : </span>
<span id="L44"><span class="lineNum">      44</span>                 :             : // Include register initializers in init blocks unless synthesis is set</span>
<span id="L45"><span class="lineNum">      45</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   `ifndef ENABLE_INITIAL_REG_</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :     `define ENABLE_INITIAL_REG_</span>
<span id="L48"><span class="lineNum">      48</span>                 :             :   `endif // not def ENABLE_INITIAL_REG_</span>
<span id="L49"><span class="lineNum">      49</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L50"><span class="lineNum">      50</span>                 :             : </span>
<span id="L51"><span class="lineNum">      51</span>                 :             : // Include rmemory initializers in init blocks unless synthesis is set</span>
<span id="L52"><span class="lineNum">      52</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :   `ifndef ENABLE_INITIAL_MEM_</span>
<span id="L54"><span class="lineNum">      54</span>                 :             :     `define ENABLE_INITIAL_MEM_</span>
<span id="L55"><span class="lineNum">      55</span>                 :             :   `endif // not def ENABLE_INITIAL_MEM_</span>
<span id="L56"><span class="lineNum">      56</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L57"><span class="lineNum">      57</span>                 :             : </span>
<span id="L58"><span class="lineNum">      58</span>                 :             : module VecExceptionGen(</span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaGNC tlaBgGNC">          59 :   input  [31:0] io_inst,</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :<span class="tlaGNC">          41 :   input  [3:0]  io_decodedInst_srcType_0,</span></span>
<span id="L61"><span class="lineNum">      61</span>                 :<span class="tlaGNC">          55 :   input  [3:0]  io_decodedInst_srcType_1,</span></span>
<span id="L62"><span class="lineNum">      62</span>                 :<span class="tlaGNC">          56 :   input  [3:0]  io_decodedInst_srcType_2,</span></span>
<span id="L63"><span class="lineNum">      63</span>                 :<span class="tlaGNC">          44 :   input  [34:0] io_decodedInst_fuType,</span></span>
<span id="L64"><span class="lineNum">      64</span>                 :<span class="tlaGNC">          56 :   input         io_decodedInst_vecWen,</span></span>
<span id="L65"><span class="lineNum">      65</span>                 :<span class="tlaGNC">           1 :   input         io_vtype_illegal,</span></span>
<span id="L66"><span class="lineNum">      66</span>                 :<span class="tlaGNC">           3 :   input  [1:0]  io_vtype_vsew,</span></span>
<span id="L67"><span class="lineNum">      67</span>                 :<span class="tlaGNC">           2 :   input  [2:0]  io_vtype_vlmul,</span></span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaGNC">           3 :   input  [7:0]  io_vstart,</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaGNC">          51 :   output        io_illegalInst</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :             : );</span>
<span id="L71"><span class="lineNum">      71</span>                 :             : </span>
<span id="L72"><span class="lineNum">      72</span>                 :<span class="tlaGNC">          54 :   wire        isVArithMem =</span></span>
<span id="L73"><span class="lineNum">      73</span>                 :             :     io_decodedInst_fuType[18] | io_decodedInst_fuType[19] | io_decodedInst_fuType[20]</span>
<span id="L74"><span class="lineNum">      74</span>                 :             :     | io_decodedInst_fuType[21] | io_decodedInst_fuType[22] | io_decodedInst_fuType[23]</span>
<span id="L75"><span class="lineNum">      75</span>                 :             :     | io_decodedInst_fuType[24] | io_decodedInst_fuType[25] | io_decodedInst_fuType[26]</span>
<span id="L76"><span class="lineNum">      76</span>                 :             :     | io_decodedInst_fuType[27] | io_decodedInst_fuType[31] | io_decodedInst_fuType[32]</span>
<span id="L77"><span class="lineNum">      77</span>                 :             :     | io_decodedInst_fuType[33] | io_decodedInst_fuType[34];</span>
<span id="L78"><span class="lineNum">      78</span>                 :<span class="tlaGNC">           2 :   wire [2:0]  LMUL = {~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</span></span>
<span id="L79"><span class="lineNum">      79</span>                 :             :   wire [17:0] _GEN = {io_inst[28:26], io_inst[24:20], io_inst[14:12], io_inst[6:0]};</span>
<span id="L80"><span class="lineNum">      80</span>                 :             :   wire [12:0] _GEN_0 = {io_inst[28:26], io_inst[14:12], io_inst[6:0]};</span>
<span id="L81"><span class="lineNum">      81</span>                 :<span class="tlaGNC">           2 :   wire        lsStrideInst =</span></span>
<span id="L82"><span class="lineNum">      82</span>                 :             :     _GEN == 18'h7 | _GEN == 18'h287 | _GEN == 18'h307 | _GEN == 18'h387 | _GEN == 18'h27</span>
<span id="L83"><span class="lineNum">      83</span>                 :             :     | _GEN == 18'h2A7 | _GEN == 18'h327 | _GEN == 18'h3A7 | _GEN_0 == 13'h807</span>
<span id="L84"><span class="lineNum">      84</span>                 :             :     | _GEN_0 == 13'hA87 | _GEN_0 == 13'hB07 | _GEN_0 == 13'hB87 | _GEN_0 == 13'h827</span>
<span id="L85"><span class="lineNum">      85</span>                 :             :     | _GEN_0 == 13'hAA7 | _GEN_0 == 13'hB27 | _GEN_0 == 13'hBA7 | _GEN == 18'h4007</span>
<span id="L86"><span class="lineNum">      86</span>                 :             :     | _GEN == 18'h4287 | _GEN == 18'h4307 | _GEN == 18'h4387;</span>
<span id="L87"><span class="lineNum">      87</span>                 :             :   wire [21:0] _GEN_1 = {io_inst[31:20], io_inst[14:12], io_inst[6:0]};</span>
<span id="L88"><span class="lineNum">      88</span>                 :<span class="tlaGNC">           1 :   wire        lsIndexInst =</span></span>
<span id="L89"><span class="lineNum">      89</span>                 :             :     _GEN_0 == 13'h407 | _GEN_0 == 13'h687 | _GEN_0 == 13'h707 | _GEN_0 == 13'h787</span>
<span id="L90"><span class="lineNum">      90</span>                 :             :     | _GEN_0 == 13'hC07 | _GEN_0 == 13'hE87 | _GEN_0 == 13'hF07 | _GEN_0 == 13'hF87</span>
<span id="L91"><span class="lineNum">      91</span>                 :             :     | _GEN_0 == 13'h427 | _GEN_0 == 13'h6A7 | _GEN_0 == 13'h727 | _GEN_0 == 13'h7A7</span>
<span id="L92"><span class="lineNum">      92</span>                 :             :     | _GEN_0 == 13'hC27 | _GEN_0 == 13'hEA7 | _GEN_0 == 13'hF27 | _GEN_0 == 13'hFA7;</span>
<span id="L93"><span class="lineNum">      93</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire        lsWholeInst =</span></span>
<span id="L94"><span class="lineNum">      94</span>                 :             :     _GEN_1 == 22'hA007 | _GEN_1 == 22'hA287 | _GEN_1 == 22'hA307 | _GEN_1 == 22'hA387</span>
<span id="L95"><span class="lineNum">      95</span>                 :             :     | _GEN_1 == 22'h8A007 | _GEN_1 == 22'h8A287 | _GEN_1 == 22'h8A307</span>
<span id="L96"><span class="lineNum">      96</span>                 :             :     | _GEN_1 == 22'h8A387 | _GEN_1 == 22'h18A007 | _GEN_1 == 22'h18A287</span>
<span id="L97"><span class="lineNum">      97</span>                 :             :     | _GEN_1 == 22'h18A307 | _GEN_1 == 22'h18A387 | _GEN_1 == 22'h38A007</span>
<span id="L98"><span class="lineNum">      98</span>                 :             :     | _GEN_1 == 22'h38A287 | _GEN_1 == 22'h38A307 | _GEN_1 == 22'h38A387</span>
<span id="L99"><span class="lineNum">      99</span>                 :             :     | _GEN_1 == 22'hA027 | _GEN_1 == 22'h8A027 | _GEN_1 == 22'h18A027</span>
<span id="L100"><span class="lineNum">     100</span>                 :             :     | _GEN_1 == 22'h38A027;</span>
<span id="L101"><span class="lineNum">     101</span>                 :             :   wire [15:0] _GEN_2 = {io_inst[31:26], io_inst[14:12], io_inst[6:0]};</span>
<span id="L102"><span class="lineNum">     102</span>                 :             :   wire [20:0] _GEN_3 = {io_inst[31:26], io_inst[19:12], io_inst[6:0]};</span>
<span id="L103"><span class="lineNum">     103</span>                 :<span class="tlaGNC tlaBgGNC">          18 :   wire        vdWideningInst =</span></span>
<span id="L104"><span class="lineNum">     104</span>                 :             :     _GEN_2 == 16'hC557 | _GEN_2 == 16'hC757 | _GEN_2 == 16'hD557 | _GEN_2 == 16'hD757</span>
<span id="L105"><span class="lineNum">     105</span>                 :             :     | _GEN_2 == 16'hC157 | _GEN_2 == 16'hC357 | _GEN_2 == 16'hD157 | _GEN_2 == 16'hD357</span>
<span id="L106"><span class="lineNum">     106</span>                 :             :     | _GEN_2 == 16'hF557 | _GEN_2 == 16'hF757 | _GEN_2 == 16'hFD57 | _GEN_2 == 16'hFF57</span>
<span id="L107"><span class="lineNum">     107</span>                 :             :     | _GEN_2 == 16'hF157 | _GEN_2 == 16'hF357 | _GEN_2 == 16'hFB57 | _GEN_2 == 16'hED57</span>
<span id="L108"><span class="lineNum">     108</span>                 :             :     | _GEN_2 == 16'hEF57 | _GEN_2 == 16'hE957 | _GEN_2 == 16'hEB57 | _GEN_2 == 16'hE157</span>
<span id="L109"><span class="lineNum">     109</span>                 :             :     | _GEN_2 == 16'hE357 | _GEN_2 == 16'hCD57 | _GEN_2 == 16'hCF57 | _GEN_2 == 16'hDD57</span>
<span id="L110"><span class="lineNum">     110</span>                 :             :     | _GEN_2 == 16'hDF57 | _GEN_2 == 16'hC957 | _GEN_2 == 16'hCB57 | _GEN_2 == 16'hD957</span>
<span id="L111"><span class="lineNum">     111</span>                 :             :     | _GEN_2 == 16'hDB57 | _GEN_2 == 16'hC2D7 | _GEN_2 == 16'hC0D7 | _GEN_2 == 16'hD2D7</span>
<span id="L112"><span class="lineNum">     112</span>                 :             :     | _GEN_2 == 16'hD0D7 | _GEN_2 == 16'hCAD7 | _GEN_2 == 16'hC8D7 | _GEN_2 == 16'hDAD7</span>
<span id="L113"><span class="lineNum">     113</span>                 :             :     | _GEN_2 == 16'hD8D7 | _GEN_2 == 16'hE2D7 | _GEN_2 == 16'hE0D7 | _GEN_2 == 16'hF2D7</span>
<span id="L114"><span class="lineNum">     114</span>                 :             :     | _GEN_2 == 16'hF0D7 | _GEN_2 == 16'hFAD7 | _GEN_2 == 16'hF8D7 | _GEN_2 == 16'hF6D7</span>
<span id="L115"><span class="lineNum">     115</span>                 :             :     | _GEN_2 == 16'hF4D7 | _GEN_2 == 16'hFED7 | _GEN_2 == 16'hFCD7 | _GEN_3 == 21'h930D7</span>
<span id="L116"><span class="lineNum">     116</span>                 :             :     | _GEN_3 == 21'h92CD7 | _GEN_3 == 21'h928D7 | _GEN_3 == 21'h93CD7</span>
<span id="L117"><span class="lineNum">     117</span>                 :             :     | _GEN_3 == 21'h938D7 | _GEN_3 == 21'h924D7 | _GEN_3 == 21'h920D7 | _GEN_2 == 16'hD457</span>
<span id="L118"><span class="lineNum">     118</span>                 :             :     | _GEN_2 == 16'hD657 | _GEN_2 == 16'hD5D7;</span>
<span id="L119"><span class="lineNum">     119</span>                 :<span class="tlaGNC">           4 :   wire        narrowingInst =</span></span>
<span id="L120"><span class="lineNum">     120</span>                 :             :     _GEN_2 == 16'hBDD7 | _GEN_2 == 16'hBC57 | _GEN_2 == 16'hBE57 | _GEN_2 == 16'hB9D7</span>
<span id="L121"><span class="lineNum">     121</span>                 :             :     | _GEN_2 == 16'hB857 | _GEN_2 == 16'hBA57 | _GEN_2 == 16'hB5D7 | _GEN_2 == 16'hB457</span>
<span id="L122"><span class="lineNum">     122</span>                 :             :     | _GEN_2 == 16'hB657 | _GEN_2 == 16'hB1D7 | _GEN_2 == 16'hB057 | _GEN_2 == 16'hB257</span>
<span id="L123"><span class="lineNum">     123</span>                 :             :     | _GEN_3 == 21'h950D7 | _GEN_3 == 21'h94CD7 | _GEN_3 == 21'h948D7</span>
<span id="L124"><span class="lineNum">     124</span>                 :             :     | _GEN_3 == 21'h954D7 | _GEN_3 == 21'h95CD7 | _GEN_3 == 21'h958D7</span>
<span id="L125"><span class="lineNum">     125</span>                 :             :     | _GEN_3 == 21'h944D7 | _GEN_3 == 21'h940D7;</span>
<span id="L126"><span class="lineNum">     126</span>                 :             :   wire [16:0] _GEN_4 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};</span>
<span id="L127"><span class="lineNum">     127</span>                 :<span class="tlaGNC">           4 :   wire        redWideningInst =</span></span>
<span id="L128"><span class="lineNum">     128</span>                 :             :     _GEN_2 == 16'hC457 | _GEN_2 == 16'hC057 | _GEN_2 == 16'hCCD7 | _GEN_2 == 16'hC4D7;</span>
<span id="L129"><span class="lineNum">     129</span>                 :<span class="tlaGNC">           8 :   wire        maskLogicalInst =</span></span>
<span id="L130"><span class="lineNum">     130</span>                 :             :     _GEN_2 == 16'h6557 | _GEN_2 == 16'h7557 | _GEN_2 == 16'h6157 | _GEN_2 == 16'h6D57</span>
<span id="L131"><span class="lineNum">     131</span>                 :             :     | _GEN_2 == 16'h6957 | _GEN_2 == 16'h7957 | _GEN_2 == 16'h7157 | _GEN_2 == 16'h7D57;</span>
<span id="L132"><span class="lineNum">     132</span>                 :<span class="tlaGNC">           8 :   wire        maskArithmeticInst =</span></span>
<span id="L133"><span class="lineNum">     133</span>                 :             :     _GEN_3 == 21'h84157 | _GEN_3 == 21'h84557 | _GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57</span>
<span id="L134"><span class="lineNum">     134</span>                 :             :     | _GEN_3 == 21'hA0957 | maskLogicalInst;</span>
<span id="L135"><span class="lineNum">     135</span>                 :             :   wire [21:0] _GEN_5 = {io_inst[31:25], io_inst[19:12], io_inst[6:0]};</span>
<span id="L136"><span class="lineNum">     136</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire        vmvSingleInst =</span></span>
<span id="L137"><span class="lineNum">     137</span>                 :             :     _GEN_5 == 22'h108157 | _GEN_1 == 22'h108357 | _GEN_5 == 22'h1080D7</span>
<span id="L138"><span class="lineNum">     138</span>                 :             :     | _GEN_1 == 22'h1082D7;</span>
<span id="L139"><span class="lineNum">     139</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   wire        vmvWholeInst =</span></span>
<span id="L140"><span class="lineNum">     140</span>                 :             :     _GEN_5 == 22'h2781D7 | _GEN_5 == 22'h2785D7 | _GEN_5 == 22'h278DD7</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :     | _GEN_5 == 22'h279DD7;</span>
<span id="L142"><span class="lineNum">     142</span>                 :<span class="tlaGNC">           2 :   wire        vrgather16 = _GEN_2 == 16'h3857;</span></span>
<span id="L143"><span class="lineNum">     143</span>                 :<span class="tlaGNC">           2 :   wire        intExt2 = _GEN_3 == 21'h91D57 | _GEN_3 == 21'h91957;</span></span>
<span id="L144"><span class="lineNum">     144</span>                 :<span class="tlaGNC">           2 :   wire        intExt4 = _GEN_3 == 21'h91557 | _GEN_3 == 21'h91157;</span></span>
<span id="L145"><span class="lineNum">     145</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire        intExt8 = _GEN_3 == 21'h90D57 | _GEN_3 == 21'h90957;</span></span>
<span id="L146"><span class="lineNum">     146</span>                 :<span class="tlaGNC tlaBgGNC">          19 :   wire        notDependVtypeInst =</span></span>
<span id="L147"><span class="lineNum">     147</span>                 :             :     {io_inst[31], io_inst[14:12], io_inst[6:0]} == 11'h3D7</span>
<span id="L148"><span class="lineNum">     148</span>                 :             :     | {io_inst[31:30], io_inst[14:12], io_inst[6:0]} == 12'hFD7 | _GEN_4 == 17'h103D7</span>
<span id="L149"><span class="lineNum">     149</span>                 :             :     | lsWholeInst;</span>
<span id="L150"><span class="lineNum">     150</span>                 :<span class="tlaGNC">           4 :   wire        instIllegal = maskLogicalInst &amp; ~(io_inst[25]);</span></span>
<span id="L151"><span class="lineNum">     151</span>                 :<span class="tlaGNC">          53 :   wire        villIllegal = io_vtype_illegal &amp; isVArithMem &amp; ~notDependVtypeInst;</span></span>
<span id="L152"><span class="lineNum">     152</span>                 :             :   wire        _intExtEewIllegal_T = io_vtype_vsew == 2'h0;</span>
<span id="L153"><span class="lineNum">     153</span>                 :             :   wire        _wnEmulIllegal_T = vdWideningInst | narrowingInst;</span>
<span id="L154"><span class="lineNum">     154</span>                 :<span class="tlaGNC">          30 :   wire        eewIllegal =</span></span>
<span id="L155"><span class="lineNum">     155</span>                 :             :     io_inst[13:12] == 2'h1 &amp; io_inst[6:0] == 7'h57 &amp; _intExtEewIllegal_T | intExt2</span>
<span id="L156"><span class="lineNum">     156</span>                 :             :     &amp; _intExtEewIllegal_T | intExt4 &amp; ~(io_vtype_vsew[1]) | intExt8</span>
<span id="L157"><span class="lineNum">     157</span>                 :             :     &amp; io_vtype_vsew != 2'h3 | (_wnEmulIllegal_T | redWideningInst) &amp; (&amp;io_vtype_vsew);</span>
<span id="L158"><span class="lineNum">     158</span>                 :             :   wire        _vdRegHi_T = lsStrideInst | lsIndexInst;</span>
<span id="L159"><span class="lineNum">     159</span>                 :             :   wire [3:0]  _GEN_6 = {1'h0, ~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</span>
<span id="L160"><span class="lineNum">     160</span>                 :             :   wire [2:0]  _GEN_7 = {1'h0, io_vtype_vsew};</span>
<span id="L161"><span class="lineNum">     161</span>                 :             :   wire [2:0]  _vdEew_T_3 = 3'(_GEN_7 + 3'h1);</span>
<span id="L162"><span class="lineNum">     162</span>                 :             :   wire [3:0]  _GEN_8 = {2'h0, io_vtype_vsew};</span>
<span id="L163"><span class="lineNum">     163</span>                 :             :   wire [2:0]  _GEN_9 = {~(io_vtype_vlmul[2]), io_vtype_vlmul[1:0]};</span>
<span id="L164"><span class="lineNum">     164</span>                 :<span class="tlaGNC">          49 :   wire [2:0]  segEmul =</span></span>
<span id="L165"><span class="lineNum">     165</span>                 :             :     lsIndexInst ? _GEN_9 : 3'(3'(_GEN_9 + {1'h0, io_inst[13:12]}) - _GEN_7);</span>
<span id="L166"><span class="lineNum">     166</span>                 :<span class="tlaGNC">          52 :   wire [6:0]  segRegNum =</span></span>
<span id="L167"><span class="lineNum">     167</span>                 :             :     {3'h0, 4'({1'h0, io_inst[31:29]} + 4'h1)} &lt;&lt; (segEmul[2] ? segEmul[1:0] : 2'h0);</span>
<span id="L168"><span class="lineNum">     168</span>                 :<span class="tlaGNC">          58 :   wire [7:0]  segRegMax = 8'({3'h0, io_inst[11:7]} + {1'h0, segRegNum});</span></span>
<span id="L169"><span class="lineNum">     169</span>                 :<span class="tlaGNC">           1 :   wire        emulIllegal =</span></span>
<span id="L170"><span class="lineNum">     170</span>                 :             :     _vdRegHi_T</span>
<span id="L171"><span class="lineNum">     171</span>                 :             :     &amp; (4'(_GEN_6 + {2'h0, io_inst[13:12]}) &lt; {1'h0, _vdEew_T_3}</span>
<span id="L172"><span class="lineNum">     172</span>                 :             :        | 4'(_GEN_6 + {2'h0, io_inst[13:12]}) &gt; 4'(_GEN_8 + 4'h7)) | intExt2 &amp; LMUL == 3'h1</span>
<span id="L173"><span class="lineNum">     173</span>                 :             :     | intExt4 &amp; LMUL &lt; 3'h3 | intExt8 &amp; io_vtype_vlmul[2] | _wnEmulIllegal_T &amp; (&amp;LMUL)</span>
<span id="L174"><span class="lineNum">     174</span>                 :             :     | vrgather16 &amp; (LMUL &lt; _GEN_7 | _GEN_6 &gt; 4'(_GEN_8 + 4'h6)) | _vdRegHi_T</span>
<span id="L175"><span class="lineNum">     175</span>                 :             :     &amp; (|(io_inst[31:29])) &amp; (segRegNum &gt; 7'h8 | segRegMax &gt; 8'h20);</span>
<span id="L176"><span class="lineNum">     176</span>                 :<span class="tlaGNC">           6 :   wire        vs1IsMask = maskArithmeticInst | _GEN_4 == 17'hBD57;</span></span>
<span id="L177"><span class="lineNum">     177</span>                 :<span class="tlaGNC">          12 :   wire        vs1IsSingleElem =</span></span>
<span id="L178"><span class="lineNum">     178</span>                 :             :     _GEN_2 == 16'h557 | _GEN_2 == 16'h1D57 | _GEN_2 == 16'h1957 | _GEN_2 == 16'h1557</span>
<span id="L179"><span class="lineNum">     179</span>                 :             :     | _GEN_2 == 16'h1157 | _GEN_2 == 16'h957 | _GEN_2 == 16'h157 | _GEN_2 == 16'hD57</span>
<span id="L180"><span class="lineNum">     180</span>                 :             :     | _GEN_2 == 16'h1CD7 | _GEN_2 == 16'h14D7 | _GEN_2 == 16'hCD7 | _GEN_2 == 16'h4D7</span>
<span id="L181"><span class="lineNum">     181</span>                 :             :     | redWideningInst;</span>
<span id="L182"><span class="lineNum">     182</span>                 :<span class="tlaGNC">           4 :   wire [1:0]  vs1Eew = vrgather16 ? 2'h1 : io_vtype_vsew;</span></span>
<span id="L183"><span class="lineNum">     183</span>                 :             :   wire [3:0]  _vdEmul_T = 4'(_GEN_6 + 4'h1);</span>
<span id="L184"><span class="lineNum">     184</span>                 :<span class="tlaGNC">           4 :   wire [3:0]  vs1Emul =</span></span>
<span id="L185"><span class="lineNum">     185</span>                 :             :     vs1IsMask | vs1IsSingleElem ? 4'h4 : vrgather16 ? 4'(_vdEmul_T - _GEN_8) : _GEN_6;</span>
<span id="L186"><span class="lineNum">     186</span>                 :<span class="tlaGNC">           7 :   wire        vs2IsMask =</span></span>
<span id="L187"><span class="lineNum">     187</span>                 :             :     maskArithmeticInst | _GEN_3 == 21'hA4157</span>
<span id="L188"><span class="lineNum">     188</span>                 :             :     | {io_inst[31:26], io_inst[24:12], io_inst[6:0]} == 26'h1404557;</span>
<span id="L189"><span class="lineNum">     189</span>                 :             :   wire        _vs2EmulSel_T_1 =</span>
<span id="L190"><span class="lineNum">     190</span>                 :             :     _GEN_2 == 16'hD557 | _GEN_2 == 16'hD757 | _GEN_2 == 16'hD157 | _GEN_2 == 16'hD357</span>
<span id="L191"><span class="lineNum">     191</span>                 :             :     | _GEN_2 == 16'hDD57 | _GEN_2 == 16'hDF57 | _GEN_2 == 16'hD957 | _GEN_2 == 16'hDB57</span>
<span id="L192"><span class="lineNum">     192</span>                 :             :     | _GEN_2 == 16'hD2D7 | _GEN_2 == 16'hD0D7 | _GEN_2 == 16'hDAD7 | _GEN_2 == 16'hD8D7</span>
<span id="L193"><span class="lineNum">     193</span>                 :             :     | narrowingInst;</span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaGNC">          12 :   wire [4:0]  vs2EewSel =</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :             :     {lsIndexInst, _vs2EmulSel_T_1 | redWideningInst, intExt2, intExt4, intExt8};</span>
<span id="L196"><span class="lineNum">     196</span>                 :<span class="tlaGNC">          11 :   wire [1:0]  vs2Eew =</span></span>
<span id="L197"><span class="lineNum">     197</span>                 :             :     vs2EewSel == 5'h1</span>
<span id="L198"><span class="lineNum">     198</span>                 :             :       ? 2'(io_vtype_vsew + 2'h1)</span>
<span id="L199"><span class="lineNum">     199</span>                 :             :       : vs2EewSel == 5'h2</span>
<span id="L200"><span class="lineNum">     200</span>                 :             :           ? 2'(io_vtype_vsew - 2'h2)</span>
<span id="L201"><span class="lineNum">     201</span>                 :             :           : vs2EewSel == 5'h4</span>
<span id="L202"><span class="lineNum">     202</span>                 :             :               ? 2'(io_vtype_vsew - 2'h1)</span>
<span id="L203"><span class="lineNum">     203</span>                 :             :               : vs2EewSel == 5'h8</span>
<span id="L204"><span class="lineNum">     204</span>                 :             :                   ? _vdEew_T_3[1:0]</span>
<span id="L205"><span class="lineNum">     205</span>                 :             :                   : vs2EewSel == 5'h10 ? io_inst[13:12] : io_vtype_vsew;</span>
<span id="L206"><span class="lineNum">     206</span>                 :<span class="tlaGNC">          10 :   wire [3:0]  vs2EmulSel =</span></span>
<span id="L207"><span class="lineNum">     207</span>                 :             :     {vs2IsMask | vmvSingleInst,</span>
<span id="L208"><span class="lineNum">     208</span>                 :             :      _vs2EmulSel_T_1,</span>
<span id="L209"><span class="lineNum">     209</span>                 :             :      vmvWholeInst,</span>
<span id="L210"><span class="lineNum">     210</span>                 :             :      _GEN_3 == 21'h91D57 | _GEN_3 == 21'h91557 | _GEN_3 == 21'h90D57 | _GEN_3 == 21'h91957</span>
<span id="L211"><span class="lineNum">     211</span>                 :             :        | _GEN_3 == 21'h91157 | _GEN_3 == 21'h90957 | lsIndexInst};</span>
<span id="L212"><span class="lineNum">     212</span>                 :<span class="tlaGNC">          10 :   wire [3:0]  vs2Emul =</span></span>
<span id="L213"><span class="lineNum">     213</span>                 :             :     vs2EmulSel == 4'h1</span>
<span id="L214"><span class="lineNum">     214</span>                 :             :       ? 4'(4'(_GEN_6 + {2'h0, vs2Eew}) - _GEN_8)</span>
<span id="L215"><span class="lineNum">     215</span>                 :             :       : {1'h0,</span>
<span id="L216"><span class="lineNum">     216</span>                 :             :          vs2EmulSel == 4'h2</span>
<span id="L217"><span class="lineNum">     217</span>                 :             :            ? {io_inst[17:15] == 3'h0, 2'h0} | (io_inst[17:15] == 3'h1 ? 3'h5 : 3'h0)</span>
<span id="L218"><span class="lineNum">     218</span>                 :             :              | (io_inst[17:15] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[17:15])}}</span>
<span id="L219"><span class="lineNum">     219</span>                 :             :            : vs2EmulSel == 4'h4 ? _vdEmul_T[2:0] : vs2EmulSel == 4'h8 ? 3'h4 : LMUL};</span>
<span id="L220"><span class="lineNum">     220</span>                 :<span class="tlaGNC">          16 :   wire        vdIsMask =</span></span>
<span id="L221"><span class="lineNum">     221</span>                 :             :     _GEN_1 == 22'hAC07 | _GEN_1 == 22'hAC27 | _GEN_4 == 17'h8DD7 | _GEN_4 == 17'h89D7</span>
<span id="L222"><span class="lineNum">     222</span>                 :             :     | _GEN_4 == 17'h8C57 | _GEN_4 == 17'h8857 | _GEN_4 == 17'h8E57 | _GEN_4 == 17'h8A57</span>
<span id="L223"><span class="lineNum">     223</span>                 :             :     | _GEN_4 == 17'h9C57 | _GEN_4 == 17'h9857 | _GEN_4 == 17'h9E57 | _GEN_4 == 17'h9A57</span>
<span id="L224"><span class="lineNum">     224</span>                 :             :     | _GEN_2 == 16'h61D7 | _GEN_2 == 16'h6057 | _GEN_2 == 16'h6257 | _GEN_2 == 16'h7DD7</span>
<span id="L225"><span class="lineNum">     225</span>                 :             :     | _GEN_2 == 16'h7E57 | _GEN_2 == 16'h79D7 | _GEN_2 == 16'h7A57 | _GEN_2 == 16'h75D7</span>
<span id="L226"><span class="lineNum">     226</span>                 :             :     | _GEN_2 == 16'h7457 | _GEN_2 == 16'h7657 | _GEN_2 == 16'h71D7 | _GEN_2 == 16'h7057</span>
<span id="L227"><span class="lineNum">     227</span>                 :             :     | _GEN_2 == 16'h7257 | _GEN_2 == 16'h6C57 | _GEN_2 == 16'h6E57 | _GEN_2 == 16'h6857</span>
<span id="L228"><span class="lineNum">     228</span>                 :             :     | _GEN_2 == 16'h6A57 | _GEN_2 == 16'h65D7 | _GEN_2 == 16'h6457 | _GEN_2 == 16'h6657</span>
<span id="L229"><span class="lineNum">     229</span>                 :             :     | _GEN_2 == 16'h62D7 | _GEN_2 == 16'h60D7 | _GEN_2 == 16'h72D7 | _GEN_2 == 16'h70D7</span>
<span id="L230"><span class="lineNum">     230</span>                 :             :     | _GEN_2 == 16'h7ED7 | _GEN_2 == 16'h76D7 | _GEN_2 == 16'h66D7 | _GEN_2 == 16'h64D7</span>
<span id="L231"><span class="lineNum">     231</span>                 :             :     | _GEN_2 == 16'h6ED7 | _GEN_2 == 16'h6CD7 | maskArithmeticInst;</span>
<span id="L232"><span class="lineNum">     232</span>                 :<span class="tlaGNC">          11 :   wire        vdIsSingleElem = vs1IsSingleElem | vmvSingleInst;</span></span>
<span id="L233"><span class="lineNum">     233</span>                 :<span class="tlaGNC">          20 :   wire [1:0]  vdEew =</span></span>
<span id="L234"><span class="lineNum">     234</span>                 :             :     lsStrideInst</span>
<span id="L235"><span class="lineNum">     235</span>                 :             :       ? io_inst[13:12]</span>
<span id="L236"><span class="lineNum">     236</span>                 :             :       : vdWideningInst | redWideningInst ? _vdEew_T_3[1:0] : io_vtype_vsew;</span>
<span id="L237"><span class="lineNum">     237</span>                 :             :   wire        _v0AllowOverlap_T = vdIsMask | vdIsSingleElem;</span>
<span id="L238"><span class="lineNum">     238</span>                 :<span class="tlaGNC">          24 :   wire [4:0]  vdEmulSel =</span></span>
<span id="L239"><span class="lineNum">     239</span>                 :             :     {_v0AllowOverlap_T, vdWideningInst, vmvWholeInst, lsWholeInst, lsStrideInst};</span>
<span id="L240"><span class="lineNum">     240</span>                 :<span class="tlaGNC">          18 :   wire [3:0]  vdEmul =</span></span>
<span id="L241"><span class="lineNum">     241</span>                 :             :     vdEmulSel == 5'h1</span>
<span id="L242"><span class="lineNum">     242</span>                 :             :       ? 4'(4'(_GEN_6 + {2'h0, vdEew}) - _GEN_8)</span>
<span id="L243"><span class="lineNum">     243</span>                 :             :       : {1'h0,</span>
<span id="L244"><span class="lineNum">     244</span>                 :             :          vdEmulSel == 5'h2</span>
<span id="L245"><span class="lineNum">     245</span>                 :             :            ? {io_inst[31:29] == 3'h0, 2'h0} | (io_inst[31:29] == 3'h1 ? 3'h5 : 3'h0)</span>
<span id="L246"><span class="lineNum">     246</span>                 :             :              | (io_inst[31:29] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[31:29])}}</span>
<span id="L247"><span class="lineNum">     247</span>                 :             :            : vdEmulSel == 5'h4</span>
<span id="L248"><span class="lineNum">     248</span>                 :             :                ? {io_inst[17:15] == 3'h0, 2'h0} | (io_inst[17:15] == 3'h1 ? 3'h5 : 3'h0)</span>
<span id="L249"><span class="lineNum">     249</span>                 :             :                  | (io_inst[17:15] == 3'h3 ? 3'h6 : 3'h0) | {3{&amp;(io_inst[17:15])}}</span>
<span id="L250"><span class="lineNum">     250</span>                 :             :                : vdEmulSel == 5'h8 ? _vdEmul_T[2:0] : vdEmulSel == 5'h10 ? 3'h4 : LMUL};</span>
<span id="L251"><span class="lineNum">     251</span>                 :<span class="tlaGNC">          19 :   wire        regNumIllegal =</span></span>
<span id="L252"><span class="lineNum">     252</span>                 :             :     isVArithMem</span>
<span id="L253"><span class="lineNum">     253</span>                 :             :     &amp; (io_decodedInst_srcType_0[2]</span>
<span id="L254"><span class="lineNum">     254</span>                 :             :        &amp; (vs1Emul == 4'h5 &amp; io_inst[15] | vs1Emul == 4'h6 &amp; (|(io_inst[16:15]))</span>
<span id="L255"><span class="lineNum">     255</span>                 :             :           | vs1Emul == 4'h7 &amp; (|(io_inst[17:15]))) | io_decodedInst_srcType_1[2]</span>
<span id="L256"><span class="lineNum">     256</span>                 :             :        &amp; (vs2Emul == 4'h5 &amp; io_inst[20] | vs2Emul == 4'h6 &amp; (|(io_inst[21:20]))</span>
<span id="L257"><span class="lineNum">     257</span>                 :             :           | vs2Emul == 4'h7 &amp; (|(io_inst[22:20])))</span>
<span id="L258"><span class="lineNum">     258</span>                 :             :        | (io_decodedInst_srcType_2[2] | io_decodedInst_vecWen)</span>
<span id="L259"><span class="lineNum">     259</span>                 :             :        &amp; (vdEmul == 4'h5 &amp; io_inst[7] | vdEmul == 4'h6 &amp; (|(io_inst[8:7]))</span>
<span id="L260"><span class="lineNum">     260</span>                 :             :           | vdEmul == 4'h7 &amp; (|(io_inst[9:7]))));</span>
<span id="L261"><span class="lineNum">     261</span>                 :             :   wire [5:0]  _vs1RegHi_T_2 =</span>
<span id="L262"><span class="lineNum">     262</span>                 :             :     6'({1'h0, io_inst[19:15]}</span>
<span id="L263"><span class="lineNum">     263</span>                 :             :        + 6'({2'h0, 4'h1 &lt;&lt; (vs1Emul[2] ? vs1Emul[1:0] : 2'h0)} - 6'h1));</span>
<span id="L264"><span class="lineNum">     264</span>                 :             :   wire [5:0]  _vs2RegHi_T_2 =</span>
<span id="L265"><span class="lineNum">     265</span>                 :             :     6'({1'h0, io_inst[24:20]}</span>
<span id="L266"><span class="lineNum">     266</span>                 :             :        + 6'({2'h0, 4'h1 &lt;&lt; (vs2Emul[2] ? vs2Emul[1:0] : 2'h0)} - 6'h1));</span>
<span id="L267"><span class="lineNum">     267</span>                 :             :   wire [5:0]  _GEN_10 = {1'h0, io_inst[11:7]};</span>
<span id="L268"><span class="lineNum">     268</span>                 :<span class="tlaGNC">          54 :   wire [7:0]  vdRegHi =</span></span>
<span id="L269"><span class="lineNum">     269</span>                 :             :     _vdRegHi_T</span>
<span id="L270"><span class="lineNum">     270</span>                 :             :       ? 8'(segRegMax - 8'h1)</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :       : {3'h0,</span>
<span id="L272"><span class="lineNum">     272</span>                 :             :          5'(io_inst[11:7] + 5'({1'h0, 4'h1 &lt;&lt; (vdEmul[2] ? vdEmul[1:0] : 2'h0)} - 5'h1))};</span>
<span id="L273"><span class="lineNum">     273</span>                 :<span class="tlaGNC">           1 :   wire        notAllowOverlapInst =</span></span>
<span id="L274"><span class="lineNum">     274</span>                 :             :     lsIndexInst &amp; (|(io_inst[31:29])) | _GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57</span>
<span id="L275"><span class="lineNum">     275</span>                 :             :     | _GEN_3 == 21'hA0957 | _GEN_3 == 21'hA4157 | _GEN_2 == 16'h3A57 | _GEN_2 == 16'h39D7</span>
<span id="L276"><span class="lineNum">     276</span>                 :             :     | _GEN_2 == 16'h3B57 | _GEN_2 == 16'h3AD7 | _GEN_2 == 16'h3057 | _GEN_2 == 16'h3857</span>
<span id="L277"><span class="lineNum">     277</span>                 :             :     | _GEN_2 == 16'h3257 | _GEN_2 == 16'h31D7 | _GEN_4 == 17'hBD57;</span>
<span id="L278"><span class="lineNum">     278</span>                 :<span class="tlaGNC">           2 :   wire        vstartIllegal =</span></span>
<span id="L279"><span class="lineNum">     279</span>                 :             :     (io_decodedInst_fuType[18] | io_decodedInst_fuType[19] | io_decodedInst_fuType[20]</span>
<span id="L280"><span class="lineNum">     280</span>                 :             :      | io_decodedInst_fuType[21] | io_decodedInst_fuType[22] | io_decodedInst_fuType[23]</span>
<span id="L281"><span class="lineNum">     281</span>                 :             :      | io_decodedInst_fuType[24] | io_decodedInst_fuType[25] | io_decodedInst_fuType[26]</span>
<span id="L282"><span class="lineNum">     282</span>                 :             :      | io_decodedInst_fuType[27]) &amp; (|io_vstart);</span>
<span id="L283"><span class="lineNum">     283</span>                 :             :   wire [7:0]  _GEN_11 = {2'h0, _vs1RegHi_T_2};</span>
<span id="L284"><span class="lineNum">     284</span>                 :             :   wire [7:0]  _GEN_12 = {2'h0, _vs2RegHi_T_2};</span>
<span id="L285"><span class="lineNum">     285</span>                 :<span class="tlaGNC">           4 :   wire        regOverlapIllegal =</span></span>
<span id="L286"><span class="lineNum">     286</span>                 :             :     isVArithMem &amp; io_decodedInst_vecWen &amp; ~(io_inst[25]) &amp; io_inst[11:7] == 5'h0</span>
<span id="L287"><span class="lineNum">     287</span>                 :             :     &amp; ~(_v0AllowOverlap_T</span>
<span id="L288"><span class="lineNum">     288</span>                 :             :         &amp; ~(_GEN_3 == 21'hA0557 | _GEN_3 == 21'hA0D57 | _GEN_3 == 21'hA0957))</span>
<span id="L289"><span class="lineNum">     289</span>                 :             :     | io_decodedInst_srcType_0[2] &amp; io_decodedInst_vecWen</span>
<span id="L290"><span class="lineNum">     290</span>                 :             :     &amp; ~(_vs1RegHi_T_2 &lt; _GEN_10 | vdRegHi &lt; {3'h0, io_inst[19:15]})</span>
<span id="L291"><span class="lineNum">     291</span>                 :             :     &amp; ~((vs1IsMask &amp; vdIsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew == vdEew</span>
<span id="L292"><span class="lineNum">     292</span>                 :             :          | (vdIsMask &amp; ~vs1IsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew &gt; vdEew)</span>
<span id="L293"><span class="lineNum">     293</span>                 :             :          &amp; io_inst[11:7] == io_inst[19:15] &amp; vdRegHi &lt;= _GEN_11</span>
<span id="L294"><span class="lineNum">     294</span>                 :             :          | (~vdIsMask &amp; vs1IsMask | ~vs1IsMask &amp; ~vdIsMask &amp; vs1Eew &lt; vdEew)</span>
<span id="L295"><span class="lineNum">     295</span>                 :             :          &amp; (|(vs1Emul[3:2])) &amp; vdRegHi == _GEN_11 &amp; io_inst[11:7] &lt;= io_inst[19:15]</span>
<span id="L296"><span class="lineNum">     296</span>                 :             :          | vdIsSingleElem) &amp; ~notAllowOverlapInst) | io_decodedInst_srcType_1[2]</span>
<span id="L297"><span class="lineNum">     297</span>                 :             :     &amp; io_decodedInst_vecWen</span>
<span id="L298"><span class="lineNum">     298</span>                 :             :     &amp; ~(_vs2RegHi_T_2 &lt; _GEN_10 | vdRegHi &lt; {3'h0, io_inst[24:20]})</span>
<span id="L299"><span class="lineNum">     299</span>                 :             :     &amp; ~((vs2IsMask &amp; vdIsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew == vdEew</span>
<span id="L300"><span class="lineNum">     300</span>                 :             :          | (vdIsMask &amp; ~vs2IsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew &gt; vdEew)</span>
<span id="L301"><span class="lineNum">     301</span>                 :             :          &amp; io_inst[11:7] == io_inst[24:20] &amp; vdRegHi &lt;= _GEN_12</span>
<span id="L302"><span class="lineNum">     302</span>                 :             :          | (~vdIsMask &amp; vs2IsMask | ~vs2IsMask &amp; ~vdIsMask &amp; vs2Eew &lt; vdEew)</span>
<span id="L303"><span class="lineNum">     303</span>                 :             :          &amp; (|(vs2Emul[3:2])) &amp; vdRegHi == _GEN_12 &amp; io_inst[11:7] &lt;= io_inst[24:20]</span>
<span id="L304"><span class="lineNum">     304</span>                 :             :          | vdIsSingleElem) &amp; ~notAllowOverlapInst);</span>
<span id="L305"><span class="lineNum">     305</span>                 :             :   assign io_illegalInst =</span>
<span id="L306"><span class="lineNum">     306</span>                 :             :     instIllegal | villIllegal | eewIllegal | emulIllegal | regNumIllegal</span>
<span id="L307"><span class="lineNum">     307</span>                 :             :     | regOverlapIllegal | vstartIllegal;</span>
<span id="L308"><span class="lineNum">     308</span>                 :             : endmodule</span>
<span id="L309"><span class="lineNum">     309</span>                 :             : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
