Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/ComputerOrganazationHomework/homework10_final/cputest_isim_beh.exe -prj C:/ComputerOrganazationHomework/homework10_final/cputest_beh.prj work.cputest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/ipcore_dir/ROM.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/translate.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/register.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/RAM.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/Ins.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/ALU.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/cpu.v" into library work
Analyzing Verilog file "C:/ComputerOrganazationHomework/homework10_final/cputest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 139444 KB
Fuse CPU Usage: 280 ms
Compiling module register
Compiling module InsTrans
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM
Compiling module Instruct
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM
Compiling module Mem
Compiling module cpu
Compiling module cputest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/ComputerOrganazationHomework/homework10_final/cputest_isim_beh.exe
Fuse Memory Usage: 148688 KB
Fuse CPU Usage: 359 ms
