#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14260be20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142609b40 .scope module, "test_qspi_serializer" "test_qspi_serializer" 3 6;
 .timescale -9 -12;
P_0x600001f41f80 .param/real "CLK_PERIOD" 0 3 18, Cr<m4a00000000000000gfc6>; value=18.5000
L_0x60000214c540 .functor AND 1, v0x60000384a2e0_0, L_0x600003b4c280, C4<1>, C4<1>;
L_0x60000214c5b0 .functor AND 1, L_0x600003b4c320, L_0x60000214c4d0, C4<1>, C4<1>;
L_0x60000214c000 .functor AND 1, L_0x600003b4c780, L_0x600003b4c140, C4<1>, C4<1>;
L_0x60000214c150 .functor AND 1, v0x60000384a130_0, L_0x600003b4c820, C4<1>, C4<1>;
v0x6000038497a0_0 .net *"_ivl_1", 0 0, L_0x600003b4c280;  1 drivers
v0x600003849830_0 .net *"_ivl_13", 0 0, L_0x600003b4c820;  1 drivers
v0x6000038498c0_0 .net *"_ivl_5", 0 0, L_0x600003b4c320;  1 drivers
v0x600003849950_0 .net *"_ivl_9", 0 0, L_0x600003b4c780;  1 drivers
v0x6000038499e0 .array "captured_nibbles", 15 0, 3 0;
v0x600003849a70_0 .var "captured_packet", 31 0;
v0x600003849b00_0 .var "clk", 0 0;
v0x600003849b90_0 .net "cs_falling", 0 0, L_0x60000214c540;  1 drivers
v0x600003849c20_0 .net "cs_rising", 0 0, L_0x60000214c5b0;  1 drivers
v0x600003849cb0_0 .var "current_qspi_clk_rising", 63 0;
v0x600003849d40_0 .var "data", 31 0;
v0x600003849dd0_0 .var "last_qspi_clk_rising", 63 0;
v0x600003849e60_0 .var/i "nibble_count", 31 0;
v0x600003849ef0_0 .net "qspi_clk", 0 0, L_0x600003b4c140;  1 drivers
v0x600003849f80_0 .net "qspi_clk_falling", 0 0, L_0x60000214c150;  1 drivers
v0x60000384a010_0 .var/real "qspi_clk_freq", 0 0;
v0x60000384a0a0_0 .var/real "qspi_clk_period", 0 0;
v0x60000384a130_0 .var "qspi_clk_prev", 0 0;
v0x60000384a1c0_0 .net "qspi_clk_rising", 0 0, L_0x60000214c000;  1 drivers
v0x60000384a250_0 .net "qspi_cs", 0 0, L_0x60000214c4d0;  1 drivers
v0x60000384a2e0_0 .var "qspi_cs_prev", 0 0;
v0x60000384a370_0 .net "qspi_data", 3 0, L_0x600003b4c1e0;  1 drivers
v0x60000384a400_0 .var "rst_n", 0 0;
v0x60000384a490_0 .var/i "transaction_count", 31 0;
v0x60000384a520_0 .var "wr", 0 0;
E_0x600001f42000 .event posedge, v0x600003849290_0;
L_0x600003b4c280 .reduce/nor L_0x60000214c4d0;
L_0x600003b4c320 .reduce/nor v0x60000384a2e0_0;
L_0x600003b4c780 .reduce/nor v0x60000384a130_0;
L_0x600003b4c820 .reduce/nor L_0x600003b4c140;
S_0x142604ae0 .scope module, "dut" "qspi_serializer_fixed" 3 22, 4 4 0, S_0x142609b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_i";
    .port_info 3 /INPUT 32 "data_i";
    .port_info 4 /OUTPUT 1 "qspi_clk";
    .port_info 5 /OUTPUT 1 "qspi_cs";
    .port_info 6 /OUTPUT 4 "qspi_data";
P_0x600001f42040 .param/l "COUNT_WIDTH" 0 4 5, +C4<00000000000000000000000000000100>;
L_0x60000214c4d0 .functor NOT 1, v0x600003849050_0, C4<0>, C4<0>, C4<0>;
L_0x1480780a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003848b40_0 .net/2u *"_ivl_10", 3 0, L_0x1480780a0;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003848bd0_0 .net/2u *"_ivl_14", 0 0, L_0x1480780e8;  1 drivers
v0x600003848c60_0 .net *"_ivl_2", 31 0, L_0x600003b4c5a0;  1 drivers
L_0x148078010 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003848cf0_0 .net *"_ivl_5", 27 0, L_0x148078010;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003848d80_0 .net/2u *"_ivl_6", 31 0, L_0x148078058;  1 drivers
v0x600003848e10_0 .var "clk_count_r", 3 0;
v0x600003848ea0_0 .net "clk_i", 0 0, v0x600003849b00_0;  1 drivers
v0x600003848f30_0 .net "data_i", 31 0, v0x600003849d40_0;  1 drivers
v0x600003848fc0_0 .var "nibble_count_r", 2 0;
v0x600003849050_0 .var "packet_active_r", 0 0;
v0x6000038490e0_0 .var "packet_data_r", 31 0;
v0x600003849170_0 .var "packet_pending_r", 0 0;
v0x600003849200_0 .var "pending_data_r", 31 0;
v0x600003849290_0 .net "qspi_clk", 0 0, L_0x600003b4c140;  alias, 1 drivers
v0x600003849320_0 .net "qspi_clk_falling_w", 0 0, L_0x600003b4c000;  1 drivers
v0x6000038493b0_0 .net "qspi_clk_rising_w", 0 0, L_0x600003b4c640;  1 drivers
v0x600003849440_0 .net "qspi_clk_w", 0 0, L_0x600003b4c500;  1 drivers
v0x6000038494d0_0 .net "qspi_cs", 0 0, L_0x60000214c4d0;  alias, 1 drivers
v0x600003849560_0 .net "qspi_data", 3 0, L_0x600003b4c1e0;  alias, 1 drivers
v0x6000038495f0_0 .net "rst_n", 0 0, v0x60000384a400_0;  1 drivers
v0x600003849680_0 .net "wr_i", 0 0, v0x60000384a520_0;  1 drivers
E_0x600001f42100/0 .event negedge, v0x6000038495f0_0;
E_0x600001f42100/1 .event posedge, v0x600003848ea0_0;
E_0x600001f42100 .event/or E_0x600001f42100/0, E_0x600001f42100/1;
L_0x600003b4c500 .part v0x600003848e10_0, 3, 1;
L_0x600003b4c5a0 .concat [ 4 28 0 0], v0x600003848e10_0, L_0x148078010;
L_0x600003b4c640 .cmp/eq 32, L_0x600003b4c5a0, L_0x148078058;
L_0x600003b4c000 .cmp/eq 4, v0x600003848e10_0, L_0x1480780a0;
L_0x600003b4c140 .functor MUXZ 1, L_0x1480780e8, L_0x600003b4c500, v0x600003849050_0, C4<>;
L_0x600003b4c1e0 .part v0x6000038490e0_0, 0, 4;
S_0x142604c50 .scope task, "send_data" "send_data" 3 124, 3 124 0, S_0x142609b40;
 .timescale -9 -12;
v0x600003849710_0 .var "test_data", 31 0;
E_0x600001f420c0 .event posedge, v0x600003848ea0_0;
TD_test_qspi_serializer.send_data ;
    %load/vec4 v0x600003849710_0;
    %store/vec4 v0x600003849d40_0, 0, 32;
    %wait E_0x600001f420c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000384a520_0, 0, 1;
    %wait E_0x600001f420c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a520_0, 0, 1;
    %vpi_call/w 3 131 "$display", "Sent write command with data: 0x%08X at time %0t", v0x600003849710_0, $time {0 0 0};
    %end;
    .scope S_0x142604ae0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003848e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003849050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003849170_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003848fc0_0, 0, 3;
    %end;
    .thread T_1, $init;
    .scope S_0x142604ae0;
T_2 ;
    %wait E_0x600001f42100;
    %load/vec4 v0x6000038495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003849200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003849680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600003848f30_0;
    %assign/vec4 v0x600003849200_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142604ae0;
T_3 ;
    %wait E_0x600001f42100;
    %load/vec4 v0x6000038495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003848e10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003848e10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600003848e10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142604ae0;
T_4 ;
    %wait E_0x600001f42100;
    %load/vec4 v0x6000038495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003848fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003849050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003849170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000038490e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003849680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003849170_0, 0;
T_4.2 ;
    %load/vec4 v0x600003849320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600003849050_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0x600003849170_0;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x600003849200_0;
    %assign/vec4 v0x6000038490e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003849050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003848fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003849170_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x600003849050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x6000038490e0_0;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000038490e0_0, 0;
    %load/vec4 v0x600003848fc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600003848fc0_0, 0;
    %load/vec4 v0x600003848fc0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003849050_0, 0;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142609b40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003849b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003849d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003849e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000384a490_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000384a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a130_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x60000384a0a0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x60000384a010_0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003849dd0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600003849cb0_0, 0, 64;
    %end;
    .thread T_5, $init;
    .scope S_0x142609b40;
T_6 ;
    %delay 9250, 0;
    %load/vec4 v0x600003849b00_0;
    %inv;
    %store/vec4 v0x600003849b00_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142609b40;
T_7 ;
    %wait E_0x600001f420c0;
    %load/vec4 v0x60000384a250_0;
    %assign/vec4 v0x60000384a2e0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x142609b40;
T_8 ;
    %wait E_0x600001f420c0;
    %load/vec4 v0x600003849ef0_0;
    %assign/vec4 v0x60000384a130_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x142609b40;
T_9 ;
    %wait E_0x600001f420c0;
    %load/vec4 v0x600003849b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x60000384a490_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 60 "$display", "=== TRANSACTION %0d STARTED at time %0t ===", S<0,vec4,s32>, $time {1 0 0};
    %vpi_call/w 3 61 "$display", "  Expected data: 0x%08X", v0x600003849d40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003849e60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x60000384a250_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x60000384a1c0_0;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000384a370_0;
    %ix/getv/s 4, v0x600003849e60_0;
    %store/vec4a v0x6000038499e0, 4, 0;
    %vpi_call/w 3 68 "$display", "  Clock %0d: Data=0x%X (CS=%b, CLK=%b) at %0t", v0x600003849e60_0, v0x60000384a370_0, v0x60000384a250_0, v0x600003849ef0_0, $time {0 0 0};
    %load/vec4 v0x600003849e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003849e60_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600003849c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x600003849e60_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.7, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000038499e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600003849a70_0, 0, 32;
    %load/vec4 v0x60000384a490_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 84 "$display", "=== TRANSACTION %0d COMPLETE ===", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 85 "$display", "  Nibbles captured: %0d", v0x600003849e60_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "  Raw sequence: %X%X%X%X%X%X%X%X", &A<v0x6000038499e0, 0>, &A<v0x6000038499e0, 1>, &A<v0x6000038499e0, 2>, &A<v0x6000038499e0, 3>, &A<v0x6000038499e0, 4>, &A<v0x6000038499e0, 5>, &A<v0x6000038499e0, 6>, &A<v0x6000038499e0, 7> {0 0 0};
    %vpi_call/w 3 89 "$display", "  Reconstructed packet: 0x%08X", v0x600003849a70_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "  Expected packet:      0x%08X", v0x600003849d40_0 {0 0 0};
    %load/vec4 v0x600003849a70_0;
    %load/vec4 v0x600003849d40_0;
    %cmp/e;
    %jmp/0xz  T_9.9, 4;
    %vpi_call/w 3 94 "$display", "  \342\234\223 CORRECT PATTERN MATCH" {0 0 0};
    %jmp T_9.10;
T_9.9 ;
    %vpi_call/w 3 96 "$display", "  \342\234\227 PATTERN ERROR: Expected 0x%08X, got 0x%08X", v0x600003849d40_0, v0x600003849a70_0 {0 0 0};
T_9.10 ;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x60000384a490_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 99 "$display", "=== TRANSACTION %0d INCOMPLETE ===", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 100 "$display", "  Only %0d nibbles captured (expected 8)", v0x600003849e60_0 {0 0 0};
T_9.8 ;
    %load/vec4 v0x60000384a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000384a490_0, 0, 32;
    %vpi_call/w 3 104 "$display", "\000" {0 0 0};
T_9.5 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142609b40;
T_10 ;
    %wait E_0x600001f42000;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %store/vec4 v0x600003849cb0_0, 0, 64;
    %load/vec4 v0x600003849dd0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x600003849cb0_0;
    %load/vec4 v0x600003849dd0_0;
    %sub;
    %cvt/rv;
    %store/real v0x60000384a0a0_0;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %load/real v0x60000384a0a0_0;
    %div/wr;
    %store/real v0x60000384a010_0;
T_10.0 ;
    %load/vec4 v0x600003849cb0_0;
    %store/vec4 v0x600003849dd0_0, 0, 64;
    %jmp T_10;
    .thread T_10;
    .scope S_0x142609b40;
T_11 ;
    %vpi_call/w 3 137 "$display", "Starting QSPI Serializer Test" {0 0 0};
    %vpi_call/w 3 138 "$display", "Testing write-triggered QSPI implementation" {0 0 0};
    %vpi_call/w 3 139 "$display", "Expected behavior:" {0 0 0};
    %vpi_call/w 3 140 "$display", "  - Write pulse triggers transaction" {0 0 0};
    %vpi_call/w 3 141 "$display", "  - CS goes LOW during transaction" {0 0 0};
    %vpi_call/w 3 142 "$display", "  - Data sent LSB nibble first" {0 0 0};
    %vpi_call/w 3 143 "$display", "  - 8 nibbles per 32-bit word" {0 0 0};
    %vpi_call/w 3 144 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000384a520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003849d40_0, 0, 32;
    %delay 185000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000384a400_0, 0, 1;
    %vpi_call/w 3 152 "$display", "Reset released at time %0t", $time {0 0 0};
    %vpi_call/w 3 153 "$display", "\000" {0 0 0};
    %delay 370000, 0;
    %vpi_call/w 3 159 "$display", "=== TEST 1: Sending 0xAABBCCDD ===" {0 0 0};
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 1850000, 0;
    %vpi_call/w 3 164 "$display", "=== TEST 2: Sending 0x12345678 ===" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 1850000, 0;
    %vpi_call/w 3 169 "$display", "=== TEST 3: Sending 0xDEADBEEF ===" {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 1850000, 0;
    %vpi_call/w 3 174 "$display", "=== TEST 4: Back-to-back transactions ===" {0 0 0};
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 185000, 0;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 3700000, 0;
    %vpi_call/w 3 181 "$display", "=== TEST 5: Rapid write sequence ===" {0 0 0};
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 92500, 0;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 92500, 0;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v0x600003849710_0, 0, 32;
    %fork TD_test_qspi_serializer.send_data, S_0x142604c50;
    %join;
    %delay 5550000, 0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x60000384a0a0_0;
    %cmp/wr;
    %jmp/0xz  T_11.0, 5;
    %vpi_call/w 3 191 "$display", "QSPI Clock Analysis:" {0 0 0};
    %vpi_call/w 3 192 "$display", "  Period: %.2f ns", v0x60000384a0a0_0 {0 0 0};
    %load/real v0x60000384a010_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %div/wr;
    %vpi_call/w 3 193 "$display", "  Frequency: %.0f Hz (%.2f MHz)", v0x60000384a010_0, W<0,r> {0 1 0};
    %vpi_call/w 3 194 "$display", "  Base clock: 54 MHz, Divider: /4 = 13.5 MHz expected" {0 0 0};
T_11.0 ;
    %vpi_call/w 3 197 "$display", "\000" {0 0 0};
    %vpi_call/w 3 198 "$display", "Test completed - sent %0d transactions", v0x60000384a490_0 {0 0 0};
    %vpi_call/w 3 199 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x142609b40;
T_12 ;
    %vpi_call/w 3 204 "$dumpfile", "qspi_serializer.vcd" {0 0 0};
    %vpi_call/w 3 205 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x142609b40 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x142609b40;
T_13 ;
    %delay 37000000, 0;
    %vpi_call/w 3 211 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 212 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_qspi_serializer.sv";
    "qspi_serializer_fixed.sv";
