{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615465234145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615465234145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 11 17:50:34 2021 " "Processing started: Thu Mar 11 17:50:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615465234145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465234145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Div_4Bit -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Div_4Bit -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465234145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615465234697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615465234697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_4Bit-beh " "Found design unit 1: Div_4Bit-beh" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div_4Bit " "Found entity 1: Div_4Bit" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242345 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615465242346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615465242595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_4Bit Div_4Bit:add_instance " "Elaborating entity \"Div_4Bit\" for hierarchy \"Div_4Bit:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615465242616 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W Div_4Bit.vhd(17) " "VHDL Variable Declaration warning at Div_4Bit.vhd(17): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615465242623 "|DUT|Div_4Bit:add_instance"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Div_4Bit.vhd(49) " "VHDL Subtype or Type Declaration warning at Div_4Bit.vhd(49): subtype or type has null range" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 49 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1615465242623 "|DUT|Div_4Bit:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pr Div_4Bit.vhd(32) " "VHDL Process Statement warning at Div_4Bit.vhd(32): inferring latch(es) for signal or variable \"pr\", which holds its previous value in one or more paths through the process" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615465242624 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[4\]\[4\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[4\]\[4\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242624 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[4\]\[5\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[4\]\[5\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242624 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[4\]\[6\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[4\]\[6\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[4\]\[7\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[4\]\[7\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[3\]\[4\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[3\]\[4\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[3\]\[5\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[3\]\[5\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[3\]\[6\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[3\]\[6\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[2\]\[4\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[2\]\[4\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[2\]\[5\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[2\]\[5\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[2\]\[6\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[2\]\[6\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[1\]\[4\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[1\]\[4\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[1\]\[5\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[1\]\[5\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "division:pr\[1\]\[6\] Div_4Bit.vhd(54) " "Inferred latch for \"division:pr\[1\]\[6\]\" at Div_4Bit.vhd(54)" {  } { { "Div_4Bit.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/Div_4Bit.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465242625 "|DUT|Div_4Bit:add_instance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[3\]\[6\] " "Latch Div_4Bit:add_instance\|\\division:pr\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[2\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[2\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242977 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[3\]\[5\] " "Latch Div_4Bit:add_instance\|\\division:pr\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[3\]\[4\] " "Latch Div_4Bit:add_instance\|\\division:pr\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[4\]\[4\] " "Latch Div_4Bit:add_instance\|\\division:pr\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[4\]\[5\] " "Latch Div_4Bit:add_instance\|\\division:pr\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[4\]\[6\] " "Latch Div_4Bit:add_instance\|\\division:pr\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[2\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[2\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[4\]\[7\] " "Latch Div_4Bit:add_instance\|\\division:pr\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[3\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[3\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[2\]\[4\] " "Latch Div_4Bit:add_instance\|\\division:pr\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[2\]\[5\] " "Latch Div_4Bit:add_instance\|\\division:pr\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242978 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[2\]\[6\] " "Latch Div_4Bit:add_instance\|\\division:pr\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[2\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[2\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242979 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Div_4Bit:add_instance\|\\division:pr\[1\]\[4\] " "Latch Div_4Bit:add_instance\|\\division:pr\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[0\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[0\]" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615465242979 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615465242979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] GND " "Pin \"output_vector\[1\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615465242993 "|DUT|output_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[2\] GND " "Pin \"output_vector\[2\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615465242993 "|DUT|output_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[3\] GND " "Pin \"output_vector\[3\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615465242993 "|DUT|output_vector[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615465242993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615465243068 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615465243068 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 2/Div_4Bit/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615465243068 "|DUT|input_vector[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615465243068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615465243069 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615465243069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615465243069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615465243069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615465243279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 11 17:50:43 2021 " "Processing ended: Thu Mar 11 17:50:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615465243279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615465243279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615465243279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615465243279 ""}
