

================================================================
== Vitis HLS Report for 'mp_mul_141_1_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:36:59 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1247|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1416|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_436_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_366_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_196_fu_422_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_203_fu_408_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_412_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_486_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_213_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln145_fu_243_p2      |         +|   0|  0|   7|           4|           4|
    |tempReg_fu_557_p2        |         +|   0|  0|  71|          64|          64|
    |temp_86_fu_442_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_376_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_653_p2              |         +|   0|  0|  13|           4|           4|
    |v_199_fu_498_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_572_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_239_p2      |         -|   0|  0|   7|           4|           4|
    |and_ln147_fu_625_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_207_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_516_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_25_fu_595_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_635_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_61_fu_510_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_62_fu_522_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_504_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_37_fu_591_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_39_fu_630_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_51_fu_608_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_587_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1247|        1149|        1148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_45    |   9|          2|    4|          8|
    |j_fu_86                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_95_out_o               |  14|          3|   64|        192|
    |v_114_fu_82              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_816                      |  32|   0|   32|          0|
    |add_ln133_reg_826                      |  32|   0|   64|         32|
    |add_ln133_reg_826_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_729                             |  32|   0|   32|          0|
    |al_reg_719                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_734                             |  32|   0|   32|          0|
    |bl_reg_724                             |  32|   0|   32|          0|
    |i_cast_reg_694                         |   3|   0|    4|          1|
    |icmp_ln144_reg_705                     |   1|   0|    1|          0|
    |j_45_reg_699                           |   4|   0|    4|          0|
    |j_fu_86                                |   4|   0|    4|          0|
    |tempReg_reg_831                        |  64|   0|   64|          0|
    |tempReg_reg_831_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_480_reg_784                        |  32|   0|   32|          0|
    |tmp_481_reg_805                        |   2|   0|    2|          0|
    |tmp_482_reg_789                        |  32|   0|   32|          0|
    |tmp_482_reg_789_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_483_reg_795                        |  32|   0|   32|          0|
    |tmp_483_reg_795_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_484_reg_800                        |  32|   0|   32|          0|
    |tmp_485_reg_821                        |   2|   0|    2|          0|
    |trunc_ln106_261_reg_768                |  32|   0|   32|          0|
    |trunc_ln106_262_reg_773                |  32|   0|   32|          0|
    |trunc_ln106_263_reg_778                |  32|   0|   32|          0|
    |trunc_ln106_263_reg_778_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_763                    |  32|   0|   32|          0|
    |trunc_ln125_reg_810                    |  32|   0|   32|          0|
    |trunc_ln125_reg_810_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_95_out_load_reg_840                  |  64|   0|   64|          0|
    |v_114_fu_82                            |  64|   0|   64|          0|
    |v_reg_845                              |  64|   0|   64|          0|
    |icmp_ln144_reg_705                     |  64|  32|    1|          0|
    |tmp_484_reg_800                        |  64|  32|   32|          0|
    |trunc_ln106_reg_763                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1125|         65|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_452_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_452_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_452_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_452_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_456_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_456_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_456_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_456_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_460_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_460_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_460_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_460_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_464_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_464_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_464_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_464_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.141.1_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|b_offset            |   in|    1|     ap_none|                                b_offset|        scalar|
|b_address0          |  out|    4|   ap_memory|                                       b|         array|
|b_ce0               |  out|    1|   ap_memory|                                       b|         array|
|b_q0                |   in|   64|   ap_memory|                                       b|         array|
|b_address1          |  out|    4|   ap_memory|                                       b|         array|
|b_ce1               |  out|    1|   ap_memory|                                       b|         array|
|b_q1                |   in|   64|   ap_memory|                                       b|         array|
|i                   |   in|    3|     ap_none|                                       i|        scalar|
|zext_ln145          |   in|    4|     ap_none|                              zext_ln145|        scalar|
|v_114_out           |  out|   64|      ap_vld|                               v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                               v_114_out|       pointer|
|u_95_out_i          |   in|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o          |  out|   64|     ap_ovld|                                u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_95_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 15 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset"   --->   Operation 17 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 18 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 19 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 20 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 21 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 22 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 23 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_45 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 28 'load' 'j_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_45, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 29 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_45, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 30 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 31 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 32 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_45" [src/generic/fp_generic.c:145]   --->   Operation 33 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_479 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %b_offset_read, i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'bitconcatenate' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln145_32 = zext i4 %tmp_479" [src/generic/fp_generic.c:145]   --->   Operation 35 'zext' 'zext_ln145_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_32" [src/generic/fp_generic.c:145]   --->   Operation 36 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 37 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_45" [src/generic/fp_generic.c:145]   --->   Operation 38 'sub' 'sub_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln145 = add i4 %zext_ln145_read, i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 39 'add' 'add_ln145' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln145_33 = zext i4 %add_ln145" [src/generic/fp_generic.c:145]   --->   Operation 40 'zext' 'zext_ln145_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i64 %b, i32 0, i32 %zext_ln145_33" [src/generic/fp_generic.c:145]   --->   Operation 41 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%b_load_4 = load i4 %b_addr_4" [src/generic/fp_generic.c:145]   --->   Operation 42 'load' 'b_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %b_load" [src/generic/fp_generic.c:145]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load_4 = load i4 %b_addr_4" [src/generic/fp_generic.c:145]   --->   Operation 45 'load' 'b_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load_4" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load_4, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_175 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln105_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_175, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_175, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_175, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_261 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_175, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_262 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_263 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_480" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_262" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_165 = zext i32 %trunc_ln106_261" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln123_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_165" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_166 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln123_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_166, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_226 = zext i2 %tmp_481" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln106_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_227 = zext i32 %tmp_482" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln106_227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_228 = zext i32 %tmp_483" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_263" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_203 = add i32 %trunc_ln106_263, i32 %tmp_482" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'add' 'add_ln130_203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_227" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_165 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'zext' 'zext_ln130_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130_196 = add i33 %zext_ln106_228, i33 %zext_ln106_226" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'add_ln130_196' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_196" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_166 = zext i33 %add_ln130_196" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'zext' 'zext_ln130_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_203" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 87 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (2.59ns)   --->   "%temp_86 = add i34 %zext_ln130_166, i34 %zext_ln130_165" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'temp_86' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_86, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 90 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_484, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 92 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_485, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%v_199 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 97 'add' 'v_199' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_199, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'xor' 'xor_ln105_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_62 = xor i64 %or_ln105, i64 %v_199" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'xor' 'xor_ln105_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_176 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'zext' 'zext_ln105_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 104 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 105 'bitconcatenate' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln54, i64 %zext_ln105_176" [src/generic/fp_generic.c:147]   --->   Operation 106 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_199, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 107 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 108 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 109 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 110 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%v_114_load25 = load i64 %v_114"   --->   Operation 130 'load' 'v_114_load25' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load25"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 111 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 112 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 114 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147_37 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 116 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%or_ln147_25 = or i64 %xor_ln147, i64 %xor_ln147_37" [src/generic/fp_generic.c:147]   --->   Operation 117 'or' 'or_ln147_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 118 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_51 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 120 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_51, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 121 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 122 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_39 = xor i64 %or_ln147_25, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147 = or i64 %xor_ln147_39, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 124 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 125 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 126 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 127 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 128 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 129 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
zext_ln145_read         (read             ) [ 01100000000]
i_read                  (read             ) [ 00000000000]
b_offset_read           (read             ) [ 01100000000]
indvars_iv31_read       (read             ) [ 00000000000]
zext_ln143_read         (read             ) [ 00000000000]
v_017_read              (read             ) [ 00000000000]
i_cast                  (zext             ) [ 01100000000]
zext_ln143_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_45                    (load             ) [ 01100000000]
icmp_ln144              (icmp             ) [ 01111111110]
add_ln144               (add              ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
trunc_ln145             (trunc            ) [ 00000000000]
tmp_479                 (bitconcatenate   ) [ 00000000000]
zext_ln145_32           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
sub_ln145               (sub              ) [ 00000000000]
add_ln145               (add              ) [ 00000000000]
zext_ln145_33           (zext             ) [ 00000000000]
b_addr_4                (getelementptr    ) [ 01010000000]
b_load                  (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load_4                (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_175          (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_261         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_262         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_263         (trunc            ) [ 01000011000]
tmp_480                 (partselect       ) [ 01000010000]
tmp_482                 (partselect       ) [ 01000011000]
tmp_483                 (partselect       ) [ 01000011000]
tmp_484                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_165          (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_166          (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_481                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_226          (zext             ) [ 00000000000]
zext_ln106_227          (zext             ) [ 00000000000]
zext_ln106_228          (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130_203           (add              ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
zext_ln130_165          (zext             ) [ 00000000000]
add_ln130_196           (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_166          (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_86                 (add              ) [ 00000000000]
tmp_485                 (partselect       ) [ 01000000100]
v_114_load              (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_199                   (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_61            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_62            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_176          (zext             ) [ 00000000000]
tmp_s                   (partselect       ) [ 00000000000]
or_ln54                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_95_out_load           (load             ) [ 01000000001]
v                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_out_load              (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln144      (specloopname     ) [ 00000000000]
xor_ln147               (xor              ) [ 00000000000]
xor_ln147_37            (xor              ) [ 00000000000]
or_ln147_25             (or               ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln147_51            (xor              ) [ 00000000000]
trunc_ln147             (trunc            ) [ 00000000000]
xor_ln147_s             (bitconcatenate   ) [ 00000000000]
and_ln147               (and              ) [ 00000000000]
xor_ln147_39            (xor              ) [ 00000000000]
or_ln147                (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln148              (zext             ) [ 00000000000]
u                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
v_114_load25            (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_114_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_95_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v_114_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln145_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvars_iv31_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln143_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v_017_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="b_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="0"/>
<pin id="148" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_addr_4_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln143_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln139_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln140_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln140_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln140_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_45_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_45/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln144_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln144_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln139_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln145_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_479_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="1"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_479/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln145_32_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_32/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln145_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="0" index="1" bw="4" slack="1"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln145_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln145_33_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_33/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="al_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bl_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ah_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bh_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln105_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln110_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln105_175_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_175/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln112_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln106_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln106_261_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_261/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_262_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_262/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln106_263_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_263/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_480_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_480/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_482_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_482/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_483_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_483/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_484_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_484/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln106_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln123_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln123_165_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_165/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln123_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln123_166_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="0"/>
<pin id="374" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_166/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="temp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="33" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_481_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="34" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_481/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln125_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="34" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln106_226_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_226/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln106_227_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_227/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln106_228_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2"/>
<pin id="404" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_228/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln130_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2"/>
<pin id="407" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln130_203_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="0" index="1" bw="32" slack="2"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_203/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln130_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln130_165_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_165/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln130_196_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_196/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln130_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="33" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln130_166_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="33" slack="0"/>
<pin id="434" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_166/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln105_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="temp_86_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="33" slack="0"/>
<pin id="444" dir="0" index="1" bw="33" slack="0"/>
<pin id="445" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_86/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_485_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="34" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_485/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="v_114_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="7"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="3"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln133_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="34" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="1"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln133_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln133_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="34" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2"/>
<pin id="495" dir="0" index="2" bw="32" slack="3"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="v_199_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_199/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln105_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln105_61_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln105_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln105_62_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="carry_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln105_176_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_176/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="0" index="3" bw="7" slack="0"/>
<pin id="545" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln54_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="1"/>
<pin id="554" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln54/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tempReg_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln140_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="64" slack="7"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="u_95_out_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="v_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln140_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="t_out_load_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln147_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="0" index="1" bw="64" slack="2"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln147_37_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="2"/>
<pin id="593" dir="0" index="1" bw="64" slack="1"/>
<pin id="594" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln147_25_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_25/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bit_sel_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="2"/>
<pin id="604" dir="0" index="2" bw="7" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln147_51_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_51/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln147_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="2"/>
<pin id="616" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="xor_ln147_s_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="63" slack="0"/>
<pin id="621" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln147_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="2"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln147_39_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="1"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_39/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln147_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln148_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="u_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln140_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="v_114_load25_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="8"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load25/9 "/>
</bind>
</comp>

<comp id="669" class="1005" name="v_114_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="677" class="1005" name="j_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln145_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="1"/>
<pin id="686" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="b_offset_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_cast_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="699" class="1005" name="j_45_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="1"/>
<pin id="701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_45 "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln144_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="8"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="709" class="1005" name="b_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="b_addr_4_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="1"/>
<pin id="716" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="719" class="1005" name="al_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="724" class="1005" name="bl_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="729" class="1005" name="ah_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="734" class="1005" name="bh_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="739" class="1005" name="zext_ln105_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln110_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln105_175_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_175 "/>
</bind>
</comp>

<comp id="757" class="1005" name="zext_ln112_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="1"/>
<pin id="759" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="763" class="1005" name="trunc_ln106_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="3"/>
<pin id="765" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="768" class="1005" name="trunc_ln106_261_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_261 "/>
</bind>
</comp>

<comp id="773" class="1005" name="trunc_ln106_262_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_262 "/>
</bind>
</comp>

<comp id="778" class="1005" name="trunc_ln106_263_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="2"/>
<pin id="780" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_263 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_480_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_480 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_482_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="2"/>
<pin id="791" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_482 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_483_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="2"/>
<pin id="797" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_483 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_484_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="3"/>
<pin id="802" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_484 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_481_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_481 "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln125_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln105_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_485_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="1"/>
<pin id="823" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_485 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln133_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="2"/>
<pin id="828" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tempReg_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="840" class="1005" name="u_95_out_load_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="845" class="1005" name="v_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="114" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="120" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="256"><net_src comp="140" pin="7"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="140" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="140" pin="7"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="140" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="304"><net_src comp="158" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="162" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="166" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="170" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="158" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="166" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="162" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="170" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="357" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="399" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="402" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="396" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="408" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="418" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="48" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="36" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="468" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="458" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="461" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="461" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="458" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="504" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="498" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="52" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="38" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="486" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="40" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="540" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="536" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="498" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="16" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="16" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="18" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="599"><net_src comp="587" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="72" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="74" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="595" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="625" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="583" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="18" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="672"><net_src comp="82" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="680"><net_src comp="86" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="687"><net_src comp="90" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="692"><net_src comp="102" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="697"><net_src comp="174" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="702"><net_src comp="204" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="708"><net_src comp="207" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="133" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="717"><net_src comp="150" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="722"><net_src comp="253" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="727"><net_src comp="257" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="732"><net_src comp="261" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="737"><net_src comp="271" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="742"><net_src comp="281" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="748"><net_src comp="286" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="754"><net_src comp="291" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="760"><net_src comp="296" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="766"><net_src comp="301" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="771"><net_src comp="305" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="776"><net_src comp="309" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="781"><net_src comp="313" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="787"><net_src comp="317" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="792"><net_src comp="327" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="798"><net_src comp="337" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="803"><net_src comp="347" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="808"><net_src comp="382" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="813"><net_src comp="392" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="819"><net_src comp="436" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="824"><net_src comp="448" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="829"><net_src comp="486" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="834"><net_src comp="557" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="838"><net_src comp="831" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="843"><net_src comp="568" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="848"><net_src comp="572" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="630" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: v_114_out | {9 }
	Port: u_95_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : b_offset | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : b | {2 3 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : zext_ln145 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : u_95_out | {9 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_45 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		tmp_479 : 1
		zext_ln145_32 : 2
		b_addr : 3
		b_load : 4
		add_ln145 : 1
		zext_ln145_33 : 2
		b_addr_4 : 3
		b_load_4 : 4
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_261 : 1
		trunc_ln106_262 : 1
		trunc_ln106_263 : 1
		tmp_480 : 1
		tmp_482 : 1
		tmp_483 : 1
		tmp_484 : 1
	State 6
		add_ln123 : 1
		zext_ln123_166 : 2
		temp : 3
		tmp_481 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_165 : 2
		add_ln130_196 : 1
		trunc_ln130 : 2
		zext_ln130_166 : 2
		add_ln105 : 3
		temp_86 : 3
		tmp_485 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_199 : 1
		xor_ln105 : 2
		xor_ln105_61 : 1
		or_ln105 : 2
		xor_ln105_62 : 2
		carry : 2
		zext_ln105_176 : 3
		tmp_s : 3
		or_ln54 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_51 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_158          |    4    |   165   |    50   |
|    mul   |           grp_fu_162          |    4    |   165   |    50   |
|          |           grp_fu_166          |    4    |   165   |    50   |
|          |           grp_fu_170          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_213       |    0    |    0    |    13   |
|          |        add_ln145_fu_243       |    0    |    0    |    7    |
|          |        add_ln123_fu_366       |    0    |    0    |    39   |
|          |          temp_fu_376          |    0    |    0    |    40   |
|          |      add_ln130_203_fu_408     |    0    |    0    |    32   |
|          |        add_ln130_fu_412       |    0    |    0    |    39   |
|    add   |      add_ln130_196_fu_422     |    0    |    0    |    39   |
|          |        add_ln105_fu_436       |    0    |    0    |    32   |
|          |         temp_86_fu_442        |    0    |    0    |    40   |
|          |        add_ln133_fu_486       |    0    |    0    |    71   |
|          |          v_199_fu_498         |    0    |    0    |    71   |
|          |         tempReg_fu_557        |    0    |    0    |    71   |
|          |            v_fu_572           |    0    |    0    |    71   |
|          |            u_fu_653           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_504       |    0    |    0    |    64   |
|          |      xor_ln105_61_fu_510      |    0    |    0    |    64   |
|          |      xor_ln105_62_fu_522      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_587       |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_591      |    0    |    0    |    64   |
|          |      xor_ln147_51_fu_608      |    0    |    0    |    2    |
|          |      xor_ln147_39_fu_630      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_516        |    0    |    0    |    64   |
|    or    |       or_ln147_25_fu_595      |    0    |    0    |    64   |
|          |        or_ln147_fu_635        |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_625       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_207       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_239       |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          |   zext_ln145_read_read_fu_90  |    0    |    0    |    0    |
|          |       i_read_read_fu_96       |    0    |    0    |    0    |
|   read   |   b_offset_read_read_fu_102   |    0    |    0    |    0    |
|          | indvars_iv31_read_read_fu_108 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_114  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_120    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_126    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_174         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_178    |    0    |    0    |    0    |
|          |      zext_ln145_32_fu_234     |    0    |    0    |    0    |
|          |      zext_ln145_33_fu_248     |    0    |    0    |    0    |
|          |       zext_ln105_fu_281       |    0    |    0    |    0    |
|          |       zext_ln110_fu_286       |    0    |    0    |    0    |
|          |     zext_ln105_175_fu_291     |    0    |    0    |    0    |
|          |       zext_ln112_fu_296       |    0    |    0    |    0    |
|          |       zext_ln106_fu_357       |    0    |    0    |    0    |
|          |       zext_ln123_fu_360       |    0    |    0    |    0    |
|   zext   |     zext_ln123_165_fu_363     |    0    |    0    |    0    |
|          |     zext_ln123_166_fu_372     |    0    |    0    |    0    |
|          |     zext_ln106_226_fu_396     |    0    |    0    |    0    |
|          |     zext_ln106_227_fu_399     |    0    |    0    |    0    |
|          |     zext_ln106_228_fu_402     |    0    |    0    |    0    |
|          |       zext_ln130_fu_405       |    0    |    0    |    0    |
|          |     zext_ln130_165_fu_418     |    0    |    0    |    0    |
|          |     zext_ln130_166_fu_432     |    0    |    0    |    0    |
|          |       zext_ln133_fu_482       |    0    |    0    |    0    |
|          |     zext_ln105_176_fu_536     |    0    |    0    |    0    |
|          |       zext_ln148_fu_649       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_224      |    0    |    0    |    0    |
|          |           al_fu_253           |    0    |    0    |    0    |
|          |           bl_fu_257           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_301      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_261_fu_305    |    0    |    0    |    0    |
|          |     trunc_ln106_262_fu_309    |    0    |    0    |    0    |
|          |     trunc_ln106_263_fu_313    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_392      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_428      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_614      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_479_fu_227        |    0    |    0    |    0    |
|          |         shl_ln_fu_461         |    0    |    0    |    0    |
|          |         and_ln_fu_468         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_475      |    0    |    0    |    0    |
|          |          or_ln_fu_492         |    0    |    0    |    0    |
|          |         or_ln54_fu_550        |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_617      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           ah_fu_261           |    0    |    0    |    0    |
|          |           bh_fu_271           |    0    |    0    |    0    |
|          |         tmp_480_fu_317        |    0    |    0    |    0    |
|          |         tmp_482_fu_327        |    0    |    0    |    0    |
|partselect|         tmp_483_fu_337        |    0    |    0    |    0    |
|          |         tmp_484_fu_347        |    0    |    0    |    0    |
|          |         tmp_481_fu_382        |    0    |    0    |    0    |
|          |         tmp_485_fu_448        |    0    |    0    |    0    |
|          |          tmp_s_fu_540         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_528         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_601        |    0    |    0    |    0    |
|          |           tmp_fu_641          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1440  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln105_reg_816   |   32   |
|   add_ln133_reg_826   |   64   |
|       ah_reg_729      |   32   |
|       al_reg_719      |   32   |
|    b_addr_4_reg_714   |    4   |
|     b_addr_reg_709    |    4   |
| b_offset_read_reg_689 |    1   |
|       bh_reg_734      |   32   |
|       bl_reg_724      |   32   |
|     i_cast_reg_694    |    4   |
|   icmp_ln144_reg_705  |    1   |
|      j_45_reg_699     |    4   |
|       j_reg_677       |    4   |
|    tempReg_reg_831    |   64   |
|    tmp_480_reg_784    |   32   |
|    tmp_481_reg_805    |    2   |
|    tmp_482_reg_789    |   32   |
|    tmp_483_reg_795    |   32   |
|    tmp_484_reg_800    |   32   |
|    tmp_485_reg_821    |    2   |
|trunc_ln106_261_reg_768|   32   |
|trunc_ln106_262_reg_773|   32   |
|trunc_ln106_263_reg_778|   32   |
|  trunc_ln106_reg_763  |   32   |
|  trunc_ln125_reg_810  |   32   |
| u_95_out_load_reg_840 |   64   |
|     v_114_reg_669     |   64   |
|       v_reg_845       |   64   |
| zext_ln105_175_reg_751|   64   |
|   zext_ln105_reg_739  |   64   |
|   zext_ln110_reg_745  |   64   |
|   zext_ln112_reg_757  |   64   |
|zext_ln145_read_reg_684|    4   |
+-----------------------+--------+
|         Total         |  1054  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_158    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   520  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1054  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1714  |  1530  |
+-----------+--------+--------+--------+--------+
