#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 15 11:48:45 2021
# Process ID: 12784
# Current directory: H:/GitRepositories/hw-sw-codesign-projects/lab3_exerciseLCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4392 H:\GitRepositories\hw-sw-codesign-projects\lab3_exerciseLCD\lab3_exerciseLCD.xpr
# Log file: H:/GitRepositories/hw-sw-codesign-projects/lab3_exerciseLCD/vivado.log
# Journal file: H:/GitRepositories/hw-sw-codesign-projects/lab3_exerciseLCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/GitRepositories/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/GitRepositories/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.srcs/sources_1/bd/system/system.bd}
save_project_as xadc_lcd H:/GitRepositories/hw-sw-codesign-projects/xadc_lcd -force
set_property location {3 883 75} [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
launch_sdk -workspace H:/GitRepositories/hw-sw-codesign-projects/xadc_lcd/xadc_lcd.sdk -hwspec H:/GitRepositories/hw-sw-codesign-projects/xadc_lcd/xadc_lcd.sdk/system_wrapper.hdf
set_property location {4 1093 -158} [get_bd_cells xadc_wiz_0]
regenerate_bd_layout
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VREFP {true} CONFIG.CHANNEL_ENABLE_VREFN {true} CONFIG.CHANNEL_ENABLE_VBRAM {true} CONFIG.CHANNEL_ENABLE_VCCPINT {true} CONFIG.CHANNEL_ENABLE_VCCPAUX {true} CONFIG.CHANNEL_ENABLE_VCCDDRO {true} CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_bd_cells xadc_wiz_0]
set_property location {1 224 548} [get_bd_cells xadc_wiz_0]
set_property location {1 213 528} [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.INTERFACE_SELECTION {Enable_AXI} CONFIG.ENABLE_TEMP_BUS {false} CONFIG.ENABLE_RESET {false}] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
regenerate_bd_layout
set_property name Vaux0 [get_bd_intf_ports Vaux0_0]
set_property name Vaux8 [get_bd_intf_ports Vaux8_0]
set_property location {-39 745} [get_bd_intf_ports Vp_Vn_0]
set_property name Vp_Vn [get_bd_intf_ports Vp_Vn_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
endgroup
