.title kicad schematic

* u4 net-_u2-pad3_ net-_u3-pad3_ net-_u4-pad3_ d_and
* u1 net-_u1-pad1_ net-_u1-pad2_ unconnected-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ unconnected-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ unconnected-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ unconnected-_u1-pad14_ port
* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and
* u3 net-_u1-pad4_ net-_u1-pad5_ net-_u3-pad3_ d_and
* u5 net-_u4-pad3_ net-_u1-pad6_ d_inverter
* u9 net-_u8-pad3_ net-_u1-pad8_ d_inverter
* u8 net-_u6-pad3_ net-_u7-pad3_ net-_u8-pad3_ d_and
* u6 net-_u1-pad9_ net-_u1-pad10_ net-_u6-pad3_ d_and
* u7 net-_u1-pad12_ net-_u1-pad13_ net-_u7-pad3_ d_and
a1 [net-_u2-pad3_ net-_u3-pad3_ ] net-_u4-pad3_ u4
a2 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
a3 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u3-pad3_ u3
a4 net-_u4-pad3_ net-_u1-pad6_ u5
a5 net-_u8-pad3_ net-_u1-pad8_ u9
a6 [net-_u6-pad3_ net-_u7-pad3_ ] net-_u8-pad3_ u8
a7 [net-_u1-pad9_ net-_u1-pad10_ ] net-_u6-pad3_ u6
a8 [net-_u1-pad12_ net-_u1-pad13_ ] net-_u7-pad3_ u7
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u2 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
