#if !defined(_greenland_TYPEDEF_HEADER)
#define _greenland_TYPEDEF_HEADER
/*
*	gfx9_typedef.h
*
*	Register Spec Release:  <unknown>
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.  This notice is intended as a precaution against
*	 inadvertent publication and does not imply publication or any waiver
*	 of confidentiality.  The year included in the foregoing notice is the
*	 year of creation of the work.
*
*/

#include "gfx9_registers.h"

namespace pm4_profile {
namespace gfx9 {

typedef union ATC_ATS_CNTL regATC_ATS_CNTL;
typedef union ATC_ATS_DEBUG regATC_ATS_DEBUG;
typedef union ATC_ATS_FAULT_DEBUG regATC_ATS_FAULT_DEBUG;
typedef union ATC_ATS_STATUS regATC_ATS_STATUS;
typedef union ATC_ATS_FAULT_CNTL regATC_ATS_FAULT_CNTL;
typedef union ATC_ATS_FAULT_STATUS_INFO regATC_ATS_FAULT_STATUS_INFO;
typedef union ATC_ATS_FAULT_STATUS_ADDR regATC_ATS_FAULT_STATUS_ADDR;
typedef union ATC_ATS_DEFAULT_PAGE_LOW regATC_ATS_DEFAULT_PAGE_LOW;
typedef union ATC_TRANS_FAULT_RSPCNTRL regATC_TRANS_FAULT_RSPCNTRL;
typedef union ATC_ATS_FAULT_STATUS_INFO2 regATC_ATS_FAULT_STATUS_INFO2;
typedef union ATHUB_MISC_CNTL regATHUB_MISC_CNTL;
typedef union ATC_VMID_PASID_MAPPING_UPDATE_STATUS regATC_VMID_PASID_MAPPING_UPDATE_STATUS;
typedef union ATC_VMID0_PASID_MAPPING regATC_VMID0_PASID_MAPPING;
typedef union ATC_VMID1_PASID_MAPPING regATC_VMID1_PASID_MAPPING;
typedef union ATC_VMID2_PASID_MAPPING regATC_VMID2_PASID_MAPPING;
typedef union ATC_VMID3_PASID_MAPPING regATC_VMID3_PASID_MAPPING;
typedef union ATC_VMID4_PASID_MAPPING regATC_VMID4_PASID_MAPPING;
typedef union ATC_VMID5_PASID_MAPPING regATC_VMID5_PASID_MAPPING;
typedef union ATC_VMID6_PASID_MAPPING regATC_VMID6_PASID_MAPPING;
typedef union ATC_VMID7_PASID_MAPPING regATC_VMID7_PASID_MAPPING;
typedef union ATC_VMID8_PASID_MAPPING regATC_VMID8_PASID_MAPPING;
typedef union ATC_VMID9_PASID_MAPPING regATC_VMID9_PASID_MAPPING;
typedef union ATC_VMID10_PASID_MAPPING regATC_VMID10_PASID_MAPPING;
typedef union ATC_VMID11_PASID_MAPPING regATC_VMID11_PASID_MAPPING;
typedef union ATC_VMID12_PASID_MAPPING regATC_VMID12_PASID_MAPPING;
typedef union ATC_VMID13_PASID_MAPPING regATC_VMID13_PASID_MAPPING;
typedef union ATC_VMID14_PASID_MAPPING regATC_VMID14_PASID_MAPPING;
typedef union ATC_VMID15_PASID_MAPPING regATC_VMID15_PASID_MAPPING;
typedef union ATC_ATS_VMID_STATUS regATC_ATS_VMID_STATUS;
typedef union ATC_ATS_GFX_ATCL2_STATUS regATC_ATS_GFX_ATCL2_STATUS;
typedef union ATC_PERFCOUNTER0_CFG regATC_PERFCOUNTER0_CFG;
typedef union ATC_PERFCOUNTER1_CFG regATC_PERFCOUNTER1_CFG;
typedef union ATC_PERFCOUNTER2_CFG regATC_PERFCOUNTER2_CFG;
typedef union ATC_PERFCOUNTER3_CFG regATC_PERFCOUNTER3_CFG;
typedef union ATC_PERFCOUNTER_RSLT_CNTL regATC_PERFCOUNTER_RSLT_CNTL;
typedef union ATC_PERFCOUNTER_LO regATC_PERFCOUNTER_LO;
typedef union ATC_PERFCOUNTER_HI regATC_PERFCOUNTER_HI;
typedef union ATHUB_PCIE_ATS_CNTL regATHUB_PCIE_ATS_CNTL;
typedef union ATHUB_PCIE_PASID_CNTL regATHUB_PCIE_PASID_CNTL;
typedef union ATHUB_PCIE_PAGE_REQ_CNTL regATHUB_PCIE_PAGE_REQ_CNTL;
typedef union ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC regATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC;
typedef union ATHUB_COMMAND regATHUB_COMMAND;
typedef union ATHUB_PCIE_ATS_CNTL_VF_0 regATHUB_PCIE_ATS_CNTL_VF_0;
typedef union ATHUB_PCIE_ATS_CNTL_VF_1 regATHUB_PCIE_ATS_CNTL_VF_1;
typedef union ATHUB_PCIE_ATS_CNTL_VF_2 regATHUB_PCIE_ATS_CNTL_VF_2;
typedef union ATHUB_PCIE_ATS_CNTL_VF_3 regATHUB_PCIE_ATS_CNTL_VF_3;
typedef union ATHUB_PCIE_ATS_CNTL_VF_4 regATHUB_PCIE_ATS_CNTL_VF_4;
typedef union ATHUB_PCIE_ATS_CNTL_VF_5 regATHUB_PCIE_ATS_CNTL_VF_5;
typedef union ATHUB_PCIE_ATS_CNTL_VF_6 regATHUB_PCIE_ATS_CNTL_VF_6;
typedef union ATHUB_PCIE_ATS_CNTL_VF_7 regATHUB_PCIE_ATS_CNTL_VF_7;
typedef union ATHUB_PCIE_ATS_CNTL_VF_8 regATHUB_PCIE_ATS_CNTL_VF_8;
typedef union ATHUB_PCIE_ATS_CNTL_VF_9 regATHUB_PCIE_ATS_CNTL_VF_9;
typedef union ATHUB_PCIE_ATS_CNTL_VF_10 regATHUB_PCIE_ATS_CNTL_VF_10;
typedef union ATHUB_PCIE_ATS_CNTL_VF_11 regATHUB_PCIE_ATS_CNTL_VF_11;
typedef union ATHUB_PCIE_ATS_CNTL_VF_12 regATHUB_PCIE_ATS_CNTL_VF_12;
typedef union ATHUB_PCIE_ATS_CNTL_VF_13 regATHUB_PCIE_ATS_CNTL_VF_13;
typedef union ATHUB_PCIE_ATS_CNTL_VF_14 regATHUB_PCIE_ATS_CNTL_VF_14;
typedef union ATHUB_PCIE_ATS_CNTL_VF_15 regATHUB_PCIE_ATS_CNTL_VF_15;
typedef union ATHUB_MEM_POWER_LS regATHUB_MEM_POWER_LS;
typedef union ATS_IH_CREDIT regATS_IH_CREDIT;
typedef union ATHUB_IH_CREDIT regATHUB_IH_CREDIT;
typedef union ATC_VMID16_PASID_MAPPING regATC_VMID16_PASID_MAPPING;
typedef union ATC_VMID17_PASID_MAPPING regATC_VMID17_PASID_MAPPING;
typedef union ATC_VMID18_PASID_MAPPING regATC_VMID18_PASID_MAPPING;
typedef union ATC_VMID19_PASID_MAPPING regATC_VMID19_PASID_MAPPING;
typedef union ATC_VMID20_PASID_MAPPING regATC_VMID20_PASID_MAPPING;
typedef union ATC_VMID21_PASID_MAPPING regATC_VMID21_PASID_MAPPING;
typedef union ATC_VMID22_PASID_MAPPING regATC_VMID22_PASID_MAPPING;
typedef union ATC_VMID23_PASID_MAPPING regATC_VMID23_PASID_MAPPING;
typedef union ATC_VMID24_PASID_MAPPING regATC_VMID24_PASID_MAPPING;
typedef union ATC_VMID25_PASID_MAPPING regATC_VMID25_PASID_MAPPING;
typedef union ATC_VMID26_PASID_MAPPING regATC_VMID26_PASID_MAPPING;
typedef union ATC_VMID27_PASID_MAPPING regATC_VMID27_PASID_MAPPING;
typedef union ATC_VMID28_PASID_MAPPING regATC_VMID28_PASID_MAPPING;
typedef union ATC_VMID29_PASID_MAPPING regATC_VMID29_PASID_MAPPING;
typedef union ATC_VMID30_PASID_MAPPING regATC_VMID30_PASID_MAPPING;
typedef union ATC_VMID31_PASID_MAPPING regATC_VMID31_PASID_MAPPING;
typedef union ATC_ATS_MMHUB_ATCL2_STATUS regATC_ATS_MMHUB_ATCL2_STATUS;
typedef union ATHUB_SHARED_VIRT_RESET_REQ regATHUB_SHARED_VIRT_RESET_REQ;
typedef union ATHUB_SHARED_ACTIVE_FCN_ID regATHUB_SHARED_ACTIVE_FCN_ID;
typedef union ATC_ATS_SDPPORT_CNTL regATC_ATS_SDPPORT_CNTL;
typedef union ATC_ATS_DEBUG2 regATC_ATS_DEBUG2;
typedef union ATC_ATS_VMID_SNAPSHOT_GFX_STAT regATC_ATS_VMID_SNAPSHOT_GFX_STAT;
typedef union ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT regATC_ATS_VMID_SNAPSHOT_MMHUB_STAT;
typedef union XPB_RTR_SRC_APRTR0 regXPB_RTR_SRC_APRTR0;
typedef union XPB_RTR_SRC_APRTR1 regXPB_RTR_SRC_APRTR1;
typedef union XPB_RTR_SRC_APRTR2 regXPB_RTR_SRC_APRTR2;
typedef union XPB_RTR_SRC_APRTR3 regXPB_RTR_SRC_APRTR3;
typedef union XPB_RTR_SRC_APRTR4 regXPB_RTR_SRC_APRTR4;
typedef union XPB_RTR_SRC_APRTR5 regXPB_RTR_SRC_APRTR5;
typedef union XPB_RTR_SRC_APRTR6 regXPB_RTR_SRC_APRTR6;
typedef union XPB_RTR_SRC_APRTR7 regXPB_RTR_SRC_APRTR7;
typedef union XPB_RTR_SRC_APRTR8 regXPB_RTR_SRC_APRTR8;
typedef union XPB_RTR_SRC_APRTR9 regXPB_RTR_SRC_APRTR9;
typedef union XPB_XDMA_RTR_SRC_APRTR0 regXPB_XDMA_RTR_SRC_APRTR0;
typedef union XPB_XDMA_RTR_SRC_APRTR1 regXPB_XDMA_RTR_SRC_APRTR1;
typedef union XPB_XDMA_RTR_SRC_APRTR2 regXPB_XDMA_RTR_SRC_APRTR2;
typedef union XPB_XDMA_RTR_SRC_APRTR3 regXPB_XDMA_RTR_SRC_APRTR3;
typedef union XPB_RTR_DEST_MAP0 regXPB_RTR_DEST_MAP0;
typedef union XPB_RTR_DEST_MAP1 regXPB_RTR_DEST_MAP1;
typedef union XPB_RTR_DEST_MAP2 regXPB_RTR_DEST_MAP2;
typedef union XPB_RTR_DEST_MAP3 regXPB_RTR_DEST_MAP3;
typedef union XPB_RTR_DEST_MAP4 regXPB_RTR_DEST_MAP4;
typedef union XPB_RTR_DEST_MAP5 regXPB_RTR_DEST_MAP5;
typedef union XPB_RTR_DEST_MAP6 regXPB_RTR_DEST_MAP6;
typedef union XPB_RTR_DEST_MAP7 regXPB_RTR_DEST_MAP7;
typedef union XPB_RTR_DEST_MAP8 regXPB_RTR_DEST_MAP8;
typedef union XPB_RTR_DEST_MAP9 regXPB_RTR_DEST_MAP9;
typedef union XPB_XDMA_RTR_DEST_MAP0 regXPB_XDMA_RTR_DEST_MAP0;
typedef union XPB_XDMA_RTR_DEST_MAP1 regXPB_XDMA_RTR_DEST_MAP1;
typedef union XPB_XDMA_RTR_DEST_MAP2 regXPB_XDMA_RTR_DEST_MAP2;
typedef union XPB_XDMA_RTR_DEST_MAP3 regXPB_XDMA_RTR_DEST_MAP3;
typedef union XPB_CLG_CFG0 regXPB_CLG_CFG0;
typedef union XPB_CLG_CFG1 regXPB_CLG_CFG1;
typedef union XPB_CLG_CFG2 regXPB_CLG_CFG2;
typedef union XPB_CLG_CFG3 regXPB_CLG_CFG3;
typedef union XPB_CLG_CFG4 regXPB_CLG_CFG4;
typedef union XPB_CLG_CFG5 regXPB_CLG_CFG5;
typedef union XPB_CLG_CFG6 regXPB_CLG_CFG6;
typedef union XPB_CLG_CFG7 regXPB_CLG_CFG7;
typedef union XPB_CLG_EXTRA regXPB_CLG_EXTRA;
typedef union XPB_CLG_EXTRA_MSK regXPB_CLG_EXTRA_MSK;
typedef union XPB_LB_ADDR regXPB_LB_ADDR;
typedef union XPB_WCB_STS regXPB_WCB_STS;
typedef union XPB_HST_CFG regXPB_HST_CFG;
typedef union XPB_P2P_BAR_CFG regXPB_P2P_BAR_CFG;
typedef union XPB_P2P_BAR0 regXPB_P2P_BAR0;
typedef union XPB_P2P_BAR1 regXPB_P2P_BAR1;
typedef union XPB_P2P_BAR2 regXPB_P2P_BAR2;
typedef union XPB_P2P_BAR3 regXPB_P2P_BAR3;
typedef union XPB_P2P_BAR4 regXPB_P2P_BAR4;
typedef union XPB_P2P_BAR5 regXPB_P2P_BAR5;
typedef union XPB_P2P_BAR6 regXPB_P2P_BAR6;
typedef union XPB_P2P_BAR7 regXPB_P2P_BAR7;
typedef union XPB_P2P_BAR_SETUP regXPB_P2P_BAR_SETUP;
typedef union XPB_P2P_BAR_DEBUG regXPB_P2P_BAR_DEBUG;
typedef union XPB_P2P_BAR_DELTA_ABOVE regXPB_P2P_BAR_DELTA_ABOVE;
typedef union XPB_P2P_BAR_DELTA_BELOW regXPB_P2P_BAR_DELTA_BELOW;
typedef union XPB_PEER_SYS_BAR0 regXPB_PEER_SYS_BAR0;
typedef union XPB_PEER_SYS_BAR1 regXPB_PEER_SYS_BAR1;
typedef union XPB_PEER_SYS_BAR2 regXPB_PEER_SYS_BAR2;
typedef union XPB_PEER_SYS_BAR3 regXPB_PEER_SYS_BAR3;
typedef union XPB_PEER_SYS_BAR4 regXPB_PEER_SYS_BAR4;
typedef union XPB_PEER_SYS_BAR5 regXPB_PEER_SYS_BAR5;
typedef union XPB_PEER_SYS_BAR6 regXPB_PEER_SYS_BAR6;
typedef union XPB_PEER_SYS_BAR7 regXPB_PEER_SYS_BAR7;
typedef union XPB_PEER_SYS_BAR8 regXPB_PEER_SYS_BAR8;
typedef union XPB_PEER_SYS_BAR9 regXPB_PEER_SYS_BAR9;
typedef union XPB_XDMA_PEER_SYS_BAR0 regXPB_XDMA_PEER_SYS_BAR0;
typedef union XPB_XDMA_PEER_SYS_BAR1 regXPB_XDMA_PEER_SYS_BAR1;
typedef union XPB_XDMA_PEER_SYS_BAR2 regXPB_XDMA_PEER_SYS_BAR2;
typedef union XPB_XDMA_PEER_SYS_BAR3 regXPB_XDMA_PEER_SYS_BAR3;
typedef union XPB_CLK_GAT regXPB_CLK_GAT;
typedef union XPB_INTF_CFG regXPB_INTF_CFG;
typedef union XPB_INTF_STS regXPB_INTF_STS;
typedef union XPB_PIPE_STS regXPB_PIPE_STS;
typedef union XPB_SUB_CTRL regXPB_SUB_CTRL;
typedef union XPB_MAP_INVERT_FLUSH_NUM_LSB regXPB_MAP_INVERT_FLUSH_NUM_LSB;
typedef union XPB_PERF_KNOBS regXPB_PERF_KNOBS;
typedef union XPB_STICKY regXPB_STICKY;
typedef union XPB_STICKY_W1C regXPB_STICKY_W1C;
typedef union XPB_MISC_CFG regXPB_MISC_CFG;
typedef union XPB_INTF_CFG2 regXPB_INTF_CFG2;
typedef union XPB_CLG_EXTRA_RD regXPB_CLG_EXTRA_RD;
typedef union XPB_CLG_EXTRA_MSK_RD regXPB_CLG_EXTRA_MSK_RD;
typedef union XPB_CLG_GFX_MATCH regXPB_CLG_GFX_MATCH;
typedef union XPB_CLG_GFX_MATCH_MSK regXPB_CLG_GFX_MATCH_MSK;
typedef union XPB_CLG_MM_MATCH regXPB_CLG_MM_MATCH;
typedef union XPB_CLG_MM_MATCH_MSK regXPB_CLG_MM_MATCH_MSK;
typedef union XPB_CLG_GFX_UNITID_MAPPING0 regXPB_CLG_GFX_UNITID_MAPPING0;
typedef union XPB_CLG_GFX_UNITID_MAPPING1 regXPB_CLG_GFX_UNITID_MAPPING1;
typedef union XPB_CLG_GFX_UNITID_MAPPING2 regXPB_CLG_GFX_UNITID_MAPPING2;
typedef union XPB_CLG_GFX_UNITID_MAPPING3 regXPB_CLG_GFX_UNITID_MAPPING3;
typedef union XPB_CLG_GFX_UNITID_MAPPING4 regXPB_CLG_GFX_UNITID_MAPPING4;
typedef union XPB_CLG_GFX_UNITID_MAPPING5 regXPB_CLG_GFX_UNITID_MAPPING5;
typedef union XPB_CLG_GFX_UNITID_MAPPING6 regXPB_CLG_GFX_UNITID_MAPPING6;
typedef union XPB_CLG_GFX_UNITID_MAPPING7 regXPB_CLG_GFX_UNITID_MAPPING7;
typedef union XPB_CLG_MM_UNITID_MAPPING0 regXPB_CLG_MM_UNITID_MAPPING0;
typedef union XPB_CLG_MM_UNITID_MAPPING1 regXPB_CLG_MM_UNITID_MAPPING1;
typedef union XPB_CLG_MM_UNITID_MAPPING2 regXPB_CLG_MM_UNITID_MAPPING2;
typedef union XPB_CLG_MM_UNITID_MAPPING3 regXPB_CLG_MM_UNITID_MAPPING3;
typedef union RPB_PASSPW_CONF regRPB_PASSPW_CONF;
typedef union RPB_BLOCKLEVEL_CONF regRPB_BLOCKLEVEL_CONF;
typedef union RPB_SECLEVEL_CONF regRPB_SECLEVEL_CONF;
typedef union RPB_TAG_CONF regRPB_TAG_CONF;
typedef union RPB_DBG1 regRPB_DBG1;
typedef union RPB_EFF_CNTL regRPB_EFF_CNTL;
typedef union RPB_ARB_CNTL regRPB_ARB_CNTL;
typedef union RPB_ARB_CNTL2 regRPB_ARB_CNTL2;
typedef union RPB_BIF_CNTL regRPB_BIF_CNTL;
typedef union RPB_WR_SWITCH_CNTL regRPB_WR_SWITCH_CNTL;
typedef union RPB_WR_COMBINE_CNTL regRPB_WR_COMBINE_CNTL;
typedef union RPB_RD_SWITCH_CNTL regRPB_RD_SWITCH_CNTL;
typedef union RPB_CID_QUEUE_WR regRPB_CID_QUEUE_WR;
typedef union RPB_CID_QUEUE_RD regRPB_CID_QUEUE_RD;
typedef union RPB_PERF_COUNTER_CNTL regRPB_PERF_COUNTER_CNTL;
typedef union RPB_PERF_COUNTER_STATUS regRPB_PERF_COUNTER_STATUS;
typedef union RPB_CID_QUEUE_EX regRPB_CID_QUEUE_EX;
typedef union RPB_CID_QUEUE_EX_DATA regRPB_CID_QUEUE_EX_DATA;
typedef union RPB_SWITCH_CNTL2 regRPB_SWITCH_CNTL2;
typedef union RPB_DEINTRLV_COMBINE_CNTL regRPB_DEINTRLV_COMBINE_CNTL;
typedef union RPB_VC_SWITCH_RDWR regRPB_VC_SWITCH_RDWR;
typedef union RPB_PERFCOUNTER_LO regRPB_PERFCOUNTER_LO;
typedef union RPB_PERFCOUNTER_HI regRPB_PERFCOUNTER_HI;
typedef union RPB_PERFCOUNTER0_CFG regRPB_PERFCOUNTER0_CFG;
typedef union RPB_PERFCOUNTER1_CFG regRPB_PERFCOUNTER1_CFG;
typedef union RPB_PERFCOUNTER2_CFG regRPB_PERFCOUNTER2_CFG;
typedef union RPB_PERFCOUNTER3_CFG regRPB_PERFCOUNTER3_CFG;
typedef union RPB_PERFCOUNTER_RSLT_CNTL regRPB_PERFCOUNTER_RSLT_CNTL;
typedef union RPB_MISC_CG regRPB_MISC_CG;
typedef union RPB_RD_QUEUE_CNTL regRPB_RD_QUEUE_CNTL;
typedef union RPB_RD_QUEUE_CNTL2 regRPB_RD_QUEUE_CNTL2;
typedef union RPB_WR_QUEUE_CNTL regRPB_WR_QUEUE_CNTL;
typedef union RPB_WR_QUEUE_CNTL2 regRPB_WR_QUEUE_CNTL2;
typedef union RPB_EA_QUEUE_WR regRPB_EA_QUEUE_WR;
typedef union RPB_ATS_CNTL regRPB_ATS_CNTL;
typedef union RPB_ATS_CNTL2 regRPB_ATS_CNTL2;
typedef union RPB_SDPPORT_CNTL regRPB_SDPPORT_CNTL;
typedef union RSMU_HCID_GENERIC regRSMU_HCID_GENERIC;
typedef union RSMU_SIID_GENERIC regRSMU_SIID_GENERIC;
typedef union RSMU_DBG_MUX_CONTROL_GENERIC regRSMU_DBG_MUX_CONTROL_GENERIC;
typedef union RSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC regRSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC;
typedef union RSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC regRSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC;
typedef union RSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC regRSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC;
typedef union RSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC regRSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC;
typedef union RSMU_SOFT_RESETB_GENERIC regRSMU_SOFT_RESETB_GENERIC;
typedef union RSMU_PGFSM_CONTROL_GENERIC regRSMU_PGFSM_CONTROL_GENERIC;
typedef union RSMU_PGFSM_WR_DATA_GENERIC regRSMU_PGFSM_WR_DATA_GENERIC;
typedef union RSMU_PGFSM_RD_DATA_GENERIC regRSMU_PGFSM_RD_DATA_GENERIC;
typedef union RSMU_IH_CREDIT_GENERIC regRSMU_IH_CREDIT_GENERIC;
typedef union RSMU_IH_RESET_CNTL_GENERIC regRSMU_IH_RESET_CNTL_GENERIC;
typedef union RSMU_SEM_RESP_GENERIC regRSMU_SEM_RESP_GENERIC;
typedef union RSMU_SEM_RESET_CNTL_GENERIC regRSMU_SEM_RESET_CNTL_GENERIC;
typedef union RSMU_VIRTUAL_WIRE_SRC_ID_GENERIC regRSMU_VIRTUAL_WIRE_SRC_ID_GENERIC;
typedef union RSMU_VIRTUAL_WIRE_INDEX_GENERIC regRSMU_VIRTUAL_WIRE_INDEX_GENERIC;
typedef union RSMU_SW_STRAPRX_ADDR_GENERIC regRSMU_SW_STRAPRX_ADDR_GENERIC;
typedef union RSMU_SW_STRAPRX_DATA_GENERIC regRSMU_SW_STRAPRX_DATA_GENERIC;
typedef union RSMU_SW_STRAP_CONTROL_GENERIC regRSMU_SW_STRAP_CONTROL_GENERIC;
typedef union RSMU_TIMEOUT_ERROR_LOG_REG_GENERIC regRSMU_TIMEOUT_ERROR_LOG_REG_GENERIC;
typedef union RSMU_IP_MASTER_STATUS_GENERIC regRSMU_IP_MASTER_STATUS_GENERIC;
typedef union RSMU_GPUREG_SCRATCH_REG_0_GENERIC regRSMU_GPUREG_SCRATCH_REG_0_GENERIC;
typedef union RSMU_GPUREG_SCRATCH_REG_1_GENERIC regRSMU_GPUREG_SCRATCH_REG_1_GENERIC;
typedef union RSMU_COLD_RESETB_GENERIC regRSMU_COLD_RESETB_GENERIC;
typedef union RSMU_HARD_RESETB_GENERIC regRSMU_HARD_RESETB_GENERIC;
typedef union RSMU_PUB_FUSE_ADDR_GENERIC regRSMU_PUB_FUSE_ADDR_GENERIC;
typedef union RSMU_SEC_FUSE_ADDR_GENERIC regRSMU_SEC_FUSE_ADDR_GENERIC;
typedef union RSMU_ROM_ADDR_GENERIC regRSMU_ROM_ADDR_GENERIC;
typedef union RSMU_MEM_POWER_CTRL_GENERIC regRSMU_MEM_POWER_CTRL_GENERIC;
typedef union RSMU_MP0_STRAPRX_ADDR_GENERIC regRSMU_MP0_STRAPRX_ADDR_GENERIC;
typedef union RSMU_MP0_STRAPRX_DATA_GENERIC regRSMU_MP0_STRAPRX_DATA_GENERIC;
typedef union RSMU_SMS_FUSE_CFG_GENERIC regRSMU_SMS_FUSE_CFG_GENERIC;
typedef union RSMU_SMS_FUSE_ADDR_BASE_GENERIC regRSMU_SMS_FUSE_ADDR_BASE_GENERIC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GENERIC regRSMU_SMS_FUSE_ADDR_OFFSET_GENERIC;
typedef union RSMU_STRAP_CONTROL_GENERIC regRSMU_STRAP_CONTROL_GENERIC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC
    regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC
    regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC
    regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC;
typedef union RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC
    regRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC;
typedef union RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC
    regRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC;
typedef union RSMU_CAC_LKG_WEIGHT_0_GENERIC regRSMU_CAC_LKG_WEIGHT_0_GENERIC;
typedef union RSMU_CAC_LKG_WEIGHT_1_GENERIC regRSMU_CAC_LKG_WEIGHT_1_GENERIC;
typedef union RSMU_CAC_LKG_WEIGHT_2_GENERIC regRSMU_CAC_LKG_WEIGHT_2_GENERIC;
typedef union RSMU_CAC_LKG_WEIGHT_3_GENERIC regRSMU_CAC_LKG_WEIGHT_3_GENERIC;
typedef union RSMU_CAC_LKG_ACC_0_GENERIC regRSMU_CAC_LKG_ACC_0_GENERIC;
typedef union RSMU_CAC_LKG_ACC_1_GENERIC regRSMU_CAC_LKG_ACC_1_GENERIC;
typedef union RSMU_CAC_LKG_ACC_2_GENERIC regRSMU_CAC_LKG_ACC_2_GENERIC;
typedef union RSMU_CAC_LKG_ACC_3_GENERIC regRSMU_CAC_LKG_ACC_3_GENERIC;
typedef union RSMU_CAC_LKG_ACC_4_GENERIC regRSMU_CAC_LKG_ACC_4_GENERIC;
typedef union RSMU_CAC_LKG_ACC_5_GENERIC regRSMU_CAC_LKG_ACC_5_GENERIC;
typedef union RSMU_CAC_LKG_ACC_6_GENERIC regRSMU_CAC_LKG_ACC_6_GENERIC;
typedef union RSMU_CAC_LKG_ACC_7_GENERIC regRSMU_CAC_LKG_ACC_7_GENERIC;
typedef union RSMU_CAC_CONTROL_GENERIC regRSMU_CAC_CONTROL_GENERIC;
typedef union RSMU_CAC_WEIGHT_0_GENERIC regRSMU_CAC_WEIGHT_0_GENERIC;
typedef union RSMU_CAC_WEIGHT_1_GENERIC regRSMU_CAC_WEIGHT_1_GENERIC;
typedef union RSMU_CAC_WEIGHT_2_GENERIC regRSMU_CAC_WEIGHT_2_GENERIC;
typedef union RSMU_CAC_WEIGHT_3_GENERIC regRSMU_CAC_WEIGHT_3_GENERIC;
typedef union RSMU_CAC_WEIGHT_4_GENERIC regRSMU_CAC_WEIGHT_4_GENERIC;
typedef union RSMU_CAC_WEIGHT_5_GENERIC regRSMU_CAC_WEIGHT_5_GENERIC;
typedef union RSMU_CAC_WEIGHT_6_GENERIC regRSMU_CAC_WEIGHT_6_GENERIC;
typedef union RSMU_CAC_WEIGHT_7_GENERIC regRSMU_CAC_WEIGHT_7_GENERIC;
typedef union RSMU_CAC_ACC_0_GENERIC regRSMU_CAC_ACC_0_GENERIC;
typedef union RSMU_CAC_ACC_1_GENERIC regRSMU_CAC_ACC_1_GENERIC;
typedef union RSMU_CAC_ACC_2_GENERIC regRSMU_CAC_ACC_2_GENERIC;
typedef union RSMU_CAC_ACC_3_GENERIC regRSMU_CAC_ACC_3_GENERIC;
typedef union RSMU_CAC_ACC_4_GENERIC regRSMU_CAC_ACC_4_GENERIC;
typedef union RSMU_CAC_ACC_5_GENERIC regRSMU_CAC_ACC_5_GENERIC;
typedef union RSMU_CAC_ACC_6_GENERIC regRSMU_CAC_ACC_6_GENERIC;
typedef union RSMU_CAC_ACC_7_GENERIC regRSMU_CAC_ACC_7_GENERIC;
typedef union RSMU_CAC_ACC_8_GENERIC regRSMU_CAC_ACC_8_GENERIC;
typedef union RSMU_CAC_ACC_9_GENERIC regRSMU_CAC_ACC_9_GENERIC;
typedef union RSMU_CAC_ACC_10_GENERIC regRSMU_CAC_ACC_10_GENERIC;
typedef union RSMU_CAC_ACC_11_GENERIC regRSMU_CAC_ACC_11_GENERIC;
typedef union RSMU_CAC_ACC_12_GENERIC regRSMU_CAC_ACC_12_GENERIC;
typedef union RSMU_CAC_ACC_13_GENERIC regRSMU_CAC_ACC_13_GENERIC;
typedef union RSMU_CAC_ACC_14_GENERIC regRSMU_CAC_ACC_14_GENERIC;
typedef union RSMU_CAC_ACC_15_GENERIC regRSMU_CAC_ACC_15_GENERIC;
typedef union RSMU_CAC_AGGR_LO_GENERIC regRSMU_CAC_AGGR_LO_GENERIC;
typedef union RSMU_CAC_AGGR_HI_GENERIC regRSMU_CAC_AGGR_HI_GENERIC;
typedef union RSMU_DPM_CONTROL_GENERIC regRSMU_DPM_CONTROL_GENERIC;
typedef union RSMU_DPM_ACC_GENERIC regRSMU_DPM_ACC_GENERIC;
typedef union RSMU_DPM_IPCLK_REF_COUNTER_GENERIC regRSMU_DPM_IPCLK_REF_COUNTER_GENERIC;
typedef union RSMU_COUNTER_0_GENERIC regRSMU_COUNTER_0_GENERIC;
typedef union RSMU_COUNTER_1_GENERIC regRSMU_COUNTER_1_GENERIC;
typedef union RSMU_PWRMGT_INTR_ENABLE_P0_GENERIC regRSMU_PWRMGT_INTR_ENABLE_P0_GENERIC;
typedef union RSMU_PWRMGT_INTR_ENABLE_P1_GENERIC regRSMU_PWRMGT_INTR_ENABLE_P1_GENERIC;
typedef union RSMU_PWRMGT_INTR_ENABLE_P2_GENERIC regRSMU_PWRMGT_INTR_ENABLE_P2_GENERIC;
typedef union RSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC regRSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC;
typedef union RSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC regRSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC;
typedef union RSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC regRSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC;
typedef union RSMU_PWRMGT_INTR_CONFIG_P0_GENERIC regRSMU_PWRMGT_INTR_CONFIG_P0_GENERIC;
typedef union RSMU_PWRMGT_INTR_CONFIG_P1_GENERIC regRSMU_PWRMGT_INTR_CONFIG_P1_GENERIC;
typedef union RSMU_PWRMGT_INTR_CONFIG_P2_GENERIC regRSMU_PWRMGT_INTR_CONFIG_P2_GENERIC;
typedef union RSMU_PWRMGT_INTR_STATUS_GENERIC regRSMU_PWRMGT_INTR_STATUS_GENERIC;
typedef union RSMU_PWRMGT_INTR_PENDING_P0_GENERIC regRSMU_PWRMGT_INTR_PENDING_P0_GENERIC;
typedef union RSMU_PWRMGT_INTR_PENDING_P1_GENERIC regRSMU_PWRMGT_INTR_PENDING_P1_GENERIC;
typedef union RSMU_PWRMGT_INTR_PENDING_P2_GENERIC regRSMU_PWRMGT_INTR_PENDING_P2_GENERIC;
typedef union RSMU_PWRMGT_INTR_TYPE_GENERIC regRSMU_PWRMGT_INTR_TYPE_GENERIC;
typedef union RSMU_PWRMGT_INTR_INTERCEPT_GENERIC regRSMU_PWRMGT_INTR_INTERCEPT_GENERIC;
typedef union RSMU_PWRMGT_INTR_CLEAR_GENERIC regRSMU_PWRMGT_INTR_CLEAR_GENERIC;
typedef union RSMU_HARD_RESETB_DELAY_GENERIC regRSMU_HARD_RESETB_DELAY_GENERIC;
typedef union RSMU_MMIOPUB_SCRATCH_REG_0_GENERIC regRSMU_MMIOPUB_SCRATCH_REG_0_GENERIC;
typedef union RSMU_VF_ENABLE_GENERIC regRSMU_VF_ENABLE_GENERIC;
typedef union RSMU_MGCG_CONTROL_GENERIC regRSMU_MGCG_CONTROL_GENERIC;
typedef union RSMU_CUSTOM_HARD_RESETB_GENERIC regRSMU_CUSTOM_HARD_RESETB_GENERIC;
typedef union RSMU_SEC_AXI_MASTER_ENABLE_GENERIC regRSMU_SEC_AXI_MASTER_ENABLE_GENERIC;
typedef union RSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC regRSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC;
typedef union RSMU_AXI_MASTER_QOS_CNTL_GENERIC regRSMU_AXI_MASTER_QOS_CNTL_GENERIC;
typedef union RSMU_MASTER_ERROR_COUNTER_GENERIC regRSMU_MASTER_ERROR_COUNTER_GENERIC;
typedef union RSMU_SLAVE_TIMEOUT_VALUE_GENERIC regRSMU_SLAVE_TIMEOUT_VALUE_GENERIC;
typedef union RSMU_RESET_TIMEOUT_CONTROL_GENERIC regRSMU_RESET_TIMEOUT_CONTROL_GENERIC;
typedef union RSMU_SLAVE_ERROR_COUNTER_GENERIC regRSMU_SLAVE_ERROR_COUNTER_GENERIC;
typedef union RSMU_AEB_LOCK_0_GENERIC regRSMU_AEB_LOCK_0_GENERIC;
typedef union RSMU_AEB_LOCK_1_GENERIC regRSMU_AEB_LOCK_1_GENERIC;
typedef union RSMU_AEB_OVERRIDE_0_GENERIC regRSMU_AEB_OVERRIDE_0_GENERIC;
typedef union RSMU_AEB_OVERRIDE_1_GENERIC regRSMU_AEB_OVERRIDE_1_GENERIC;
typedef union RSMU_SEC_INTR_ENABLE_GENERIC regRSMU_SEC_INTR_ENABLE_GENERIC;
typedef union RSMU_SEC_INTR_TARGET_ADDR_GENERIC regRSMU_SEC_INTR_TARGET_ADDR_GENERIC;
typedef union RSMU_SEC_INTR_CONFIG_GENERIC regRSMU_SEC_INTR_CONFIG_GENERIC;
typedef union RSMU_SEC_INTR_STATUS_GENERIC regRSMU_SEC_INTR_STATUS_GENERIC;
typedef union RSMU_SEC_INTR_PENDING_GENERIC regRSMU_SEC_INTR_PENDING_GENERIC;
typedef union RSMU_SEC_INTR_TYPE_GENERIC regRSMU_SEC_INTR_TYPE_GENERIC;
typedef union RSMU_SEC_INTR_INTERCEPT_GENERIC regRSMU_SEC_INTR_INTERCEPT_GENERIC;
typedef union RSMU_SEC_INTR_CLEAR_GENERIC regRSMU_SEC_INTR_CLEAR_GENERIC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC regRSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC regRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC regRSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC
    regRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_0_GENERIC regRSMU_SEC_START_ADDR_GROUP_0_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_0_GENERIC regRSMU_SEC_END_ADDR_GROUP_0_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_1_GENERIC regRSMU_SEC_START_ADDR_GROUP_1_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_1_GENERIC regRSMU_SEC_END_ADDR_GROUP_1_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_2_GENERIC regRSMU_SEC_START_ADDR_GROUP_2_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_2_GENERIC regRSMU_SEC_END_ADDR_GROUP_2_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_3_GENERIC regRSMU_SEC_START_ADDR_GROUP_3_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_3_GENERIC regRSMU_SEC_END_ADDR_GROUP_3_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_4_GENERIC regRSMU_SEC_START_ADDR_GROUP_4_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_4_GENERIC regRSMU_SEC_END_ADDR_GROUP_4_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_5_GENERIC regRSMU_SEC_START_ADDR_GROUP_5_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_5_GENERIC regRSMU_SEC_END_ADDR_GROUP_5_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_6_GENERIC regRSMU_SEC_START_ADDR_GROUP_6_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_6_GENERIC regRSMU_SEC_END_ADDR_GROUP_6_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC;
typedef union RSMU_SEC_START_ADDR_GROUP_7_GENERIC regRSMU_SEC_START_ADDR_GROUP_7_GENERIC;
typedef union RSMU_SEC_END_ADDR_GROUP_7_GENERIC regRSMU_SEC_END_ADDR_GROUP_7_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC regRSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC regRSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC regRSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC;
typedef union RSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC regRSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC;
typedef union RSMU_MMIOSEC_SCRATCH_REG_0_GENERIC regRSMU_MMIOSEC_SCRATCH_REG_0_GENERIC;
typedef union RSMU_HCID_GC regRSMU_HCID_GC;
typedef union RSMU_SIID_GC regRSMU_SIID_GC;
typedef union RSMU_DBG_MUX_CONTROL_GC regRSMU_DBG_MUX_CONTROL_GC;
typedef union RSMU_SW_MMIO_PUB_IND_ADDR_0_GC regRSMU_SW_MMIO_PUB_IND_ADDR_0_GC;
typedef union RSMU_SW_MMIO_PUB_IND_DATA_0_GC regRSMU_SW_MMIO_PUB_IND_DATA_0_GC;
typedef union RSMU_SW_MMIO_PUB_IND_ADDR_1_GC regRSMU_SW_MMIO_PUB_IND_ADDR_1_GC;
typedef union RSMU_SW_MMIO_PUB_IND_DATA_1_GC regRSMU_SW_MMIO_PUB_IND_DATA_1_GC;
typedef union RSMU_SOFT_RESETB_GC regRSMU_SOFT_RESETB_GC;
typedef union RSMU_IH_CREDIT_GC regRSMU_IH_CREDIT_GC;
typedef union RSMU_IH_RESET_CNTL_GC regRSMU_IH_RESET_CNTL_GC;
typedef union RSMU_SEM_RESP_GC regRSMU_SEM_RESP_GC;
typedef union RSMU_SEM_RESET_CNTL_GC regRSMU_SEM_RESET_CNTL_GC;
typedef union RSMU_SW_STRAPRX_ADDR_GC regRSMU_SW_STRAPRX_ADDR_GC;
typedef union RSMU_SW_STRAPRX_DATA_GC regRSMU_SW_STRAPRX_DATA_GC;
typedef union RSMU_SW_STRAP_CONTROL_GC regRSMU_SW_STRAP_CONTROL_GC;
typedef union RSMU_TIMEOUT_ERROR_LOG_REG_GC regRSMU_TIMEOUT_ERROR_LOG_REG_GC;
typedef union RSMU_IP_MASTER_STATUS_GC regRSMU_IP_MASTER_STATUS_GC;
typedef union RSMU_GPUREG_SCRATCH_REG_0_GC regRSMU_GPUREG_SCRATCH_REG_0_GC;
typedef union RSMU_GPUREG_SCRATCH_REG_1_GC regRSMU_GPUREG_SCRATCH_REG_1_GC;
typedef union RSMU_COLD_RESETB_GC regRSMU_COLD_RESETB_GC;
typedef union RSMU_HARD_RESETB_GC regRSMU_HARD_RESETB_GC;
typedef union RSMU_PUB_FUSE_ADDR_GC regRSMU_PUB_FUSE_ADDR_GC;
typedef union RSMU_SEC_FUSE_ADDR_GC regRSMU_SEC_FUSE_ADDR_GC;
typedef union RSMU_MEM_POWER_CTRL_GC regRSMU_MEM_POWER_CTRL_GC;
typedef union RSMU_MP0_STRAPRX_ADDR_GC regRSMU_MP0_STRAPRX_ADDR_GC;
typedef union RSMU_MP0_STRAPRX_DATA_GC regRSMU_MP0_STRAPRX_DATA_GC;
typedef union RSMU_SMS_FUSE_CFG_GC regRSMU_SMS_FUSE_CFG_GC;
typedef union RSMU_SMS_FUSE_ADDR_BASE_GC regRSMU_SMS_FUSE_ADDR_BASE_GC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GC regRSMU_SMS_FUSE_ADDR_OFFSET_GC;
typedef union RSMU_STRAP_CONTROL_GC regRSMU_STRAP_CONTROL_GC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC;
typedef union RSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC regRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC;
typedef union RSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC regRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC;
typedef union RSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC regRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC;
typedef union RSMU_DPM_CONTROL_GC regRSMU_DPM_CONTROL_GC;
typedef union RSMU_DPM_ACC_GC regRSMU_DPM_ACC_GC;
typedef union RSMU_DPM_IPCLK_REF_COUNTER_GC regRSMU_DPM_IPCLK_REF_COUNTER_GC;
typedef union RSMU_COUNTER_0_GC regRSMU_COUNTER_0_GC;
typedef union RSMU_COUNTER_1_GC regRSMU_COUNTER_1_GC;
typedef union RSMU_HARD_RESETB_DELAY_GC regRSMU_HARD_RESETB_DELAY_GC;
typedef union RSMU_MMIOPUB_SCRATCH_REG_0_GC regRSMU_MMIOPUB_SCRATCH_REG_0_GC;
typedef union RSMU_VF_ENABLE_GC regRSMU_VF_ENABLE_GC;
typedef union RSMU_MGCG_CONTROL_GC regRSMU_MGCG_CONTROL_GC;
typedef union RSMU_RESIDENCY_COUNTER_CNTL_GC regRSMU_RESIDENCY_COUNTER_CNTL_GC;
typedef union RSMU_RESIDENCY_COUNTER_GC regRSMU_RESIDENCY_COUNTER_GC;
typedef union RSMU_RESIDENCY_REF_COUNTER_GC regRSMU_RESIDENCY_REF_COUNTER_GC;
typedef union RSMU_CUSTOM_HARD_RESETB_GC regRSMU_CUSTOM_HARD_RESETB_GC;
typedef union RSMU_SEC_AXI_MASTER_ENABLE_GC regRSMU_SEC_AXI_MASTER_ENABLE_GC;
typedef union RSMU_SEC_SLAVE_ERROR_COUNTER_GC regRSMU_SEC_SLAVE_ERROR_COUNTER_GC;
typedef union RSMU_AXI_MASTER_QOS_CNTL_GC regRSMU_AXI_MASTER_QOS_CNTL_GC;
typedef union RSMU_MASTER_ERROR_COUNTER_GC regRSMU_MASTER_ERROR_COUNTER_GC;
typedef union RSMU_SLAVE_TIMEOUT_VALUE_GC regRSMU_SLAVE_TIMEOUT_VALUE_GC;
typedef union RSMU_RESET_TIMEOUT_CONTROL_GC regRSMU_RESET_TIMEOUT_CONTROL_GC;
typedef union RSMU_SLAVE_ERROR_COUNTER_GC regRSMU_SLAVE_ERROR_COUNTER_GC;
typedef union RSMU_AEB_LOCK_0_GC regRSMU_AEB_LOCK_0_GC;
typedef union RSMU_AEB_LOCK_1_GC regRSMU_AEB_LOCK_1_GC;
typedef union RSMU_AEB_OVERRIDE_0_GC regRSMU_AEB_OVERRIDE_0_GC;
typedef union RSMU_AEB_OVERRIDE_1_GC regRSMU_AEB_OVERRIDE_1_GC;
typedef union RSMU_SEC_INTR_ENABLE_GC regRSMU_SEC_INTR_ENABLE_GC;
typedef union RSMU_SEC_INTR_TARGET_ADDR_GC regRSMU_SEC_INTR_TARGET_ADDR_GC;
typedef union RSMU_SEC_INTR_CONFIG_GC regRSMU_SEC_INTR_CONFIG_GC;
typedef union RSMU_SEC_INTR_STATUS_GC regRSMU_SEC_INTR_STATUS_GC;
typedef union RSMU_SEC_INTR_PENDING_GC regRSMU_SEC_INTR_PENDING_GC;
typedef union RSMU_SEC_INTR_TYPE_GC regRSMU_SEC_INTR_TYPE_GC;
typedef union RSMU_SEC_INTR_INTERCEPT_GC regRSMU_SEC_INTR_INTERCEPT_GC;
typedef union RSMU_SEC_INTR_CLEAR_GC regRSMU_SEC_INTR_CLEAR_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_0_GC regRSMU_SEC_MASTER_TRUST_LEVEL_0_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_1_GC regRSMU_SEC_MASTER_TRUST_LEVEL_1_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_2_GC regRSMU_SEC_MASTER_TRUST_LEVEL_2_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_3_GC regRSMU_SEC_MASTER_TRUST_LEVEL_3_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_5_GC regRSMU_SEC_MASTER_TRUST_LEVEL_5_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_6_GC regRSMU_SEC_MASTER_TRUST_LEVEL_6_GC;
typedef union RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC regRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_RSMU_GC regRSMU_SEC_ACCESS_CONTROL_RSMU_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC
    regRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC
    regRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC
    regRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC
    regRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_0_GC regRSMU_SEC_START_ADDR_GROUP_0_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_0_GC regRSMU_SEC_END_ADDR_GROUP_0_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_0_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_0_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_0_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_0_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_0_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_0_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_0_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_0_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_0_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_0_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_1_GC regRSMU_SEC_START_ADDR_GROUP_1_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_1_GC regRSMU_SEC_END_ADDR_GROUP_1_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_1_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_1_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_1_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_1_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_1_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_1_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_1_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_1_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_1_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_1_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_2_GC regRSMU_SEC_START_ADDR_GROUP_2_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_2_GC regRSMU_SEC_END_ADDR_GROUP_2_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_2_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_2_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_2_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_2_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_2_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_2_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_2_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_2_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_2_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_2_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_3_GC regRSMU_SEC_START_ADDR_GROUP_3_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_3_GC regRSMU_SEC_END_ADDR_GROUP_3_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_3_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_3_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_3_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_3_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_3_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_3_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_3_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_3_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_3_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_3_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_4_GC regRSMU_SEC_START_ADDR_GROUP_4_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_4_GC regRSMU_SEC_END_ADDR_GROUP_4_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_4_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_4_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_4_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_4_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_4_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_4_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_4_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_4_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_4_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_4_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_5_GC regRSMU_SEC_START_ADDR_GROUP_5_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_5_GC regRSMU_SEC_END_ADDR_GROUP_5_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_5_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_5_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_5_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_5_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_5_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_5_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_5_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_5_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_5_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_5_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_6_GC regRSMU_SEC_START_ADDR_GROUP_6_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_6_GC regRSMU_SEC_END_ADDR_GROUP_6_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_6_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_6_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_6_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_6_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_6_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_6_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_6_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_6_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_6_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_6_GC;
typedef union RSMU_SEC_START_ADDR_GROUP_7_GC regRSMU_SEC_START_ADDR_GROUP_7_GC;
typedef union RSMU_SEC_END_ADDR_GROUP_7_GC regRSMU_SEC_END_ADDR_GROUP_7_GC;
typedef union RSMU_SEC_INITID_MASK_SET0_GROUP_7_GC regRSMU_SEC_INITID_MASK_SET0_GROUP_7_GC;
typedef union RSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC regRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC;
typedef union RSMU_SEC_MISC_MASK_SET0_GROUP_7_GC regRSMU_SEC_MISC_MASK_SET0_GROUP_7_GC;
typedef union RSMU_SEC_INITID_MASK_SET1_GROUP_7_GC regRSMU_SEC_INITID_MASK_SET1_GROUP_7_GC;
typedef union RSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC regRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC;
typedef union RSMU_SEC_MISC_MASK_SET1_GROUP_7_GC regRSMU_SEC_MISC_MASK_SET1_GROUP_7_GC;
typedef union RSMU_SEC_ACCESS_CONTROL_GROUP_7_GC regRSMU_SEC_ACCESS_CONTROL_GROUP_7_GC;
typedef union RSMU_SEC_SLAVE_ERROR_LOG_REG_GC regRSMU_SEC_SLAVE_ERROR_LOG_REG_GC;
typedef union RSMU_MMIOSEC_SCRATCH_REG_0_GC regRSMU_MMIOSEC_SCRATCH_REG_0_GC;
typedef union nbif_gpu_HARD_RST_CTRL regnbif_gpu_HARD_RST_CTRL;
typedef union nbif_gpu_RSMU_SOFT_RST_CTRL regnbif_gpu_RSMU_SOFT_RST_CTRL;
typedef union nbif_gpu_SELF_SOFT_RST regnbif_gpu_SELF_SOFT_RST;
typedef union nbif_gpu_GFX_DRV_MODE1_RST_CTRL regnbif_gpu_GFX_DRV_MODE1_RST_CTRL;
typedef union nbif_gpu_BIF_RST_MISC_CTRL regnbif_gpu_BIF_RST_MISC_CTRL;
typedef union nbif_gpu_BIF_RST_MISC_CTRL2 regnbif_gpu_BIF_RST_MISC_CTRL2;
typedef union nbif_gpu_BIF_RST_MISC_CTRL3 regnbif_gpu_BIF_RST_MISC_CTRL3;
typedef union nbif_gpu_BIF_RST_GFXVF_FLR_IDLE regnbif_gpu_BIF_RST_GFXVF_FLR_IDLE;
typedef union nbif_gpu_DEV0_PF0_FLR_RST_CTRL regnbif_gpu_DEV0_PF0_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF1_FLR_RST_CTRL regnbif_gpu_DEV0_PF1_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF2_FLR_RST_CTRL regnbif_gpu_DEV0_PF2_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF3_FLR_RST_CTRL regnbif_gpu_DEV0_PF3_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF4_FLR_RST_CTRL regnbif_gpu_DEV0_PF4_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF5_FLR_RST_CTRL regnbif_gpu_DEV0_PF5_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF6_FLR_RST_CTRL regnbif_gpu_DEV0_PF6_FLR_RST_CTRL;
typedef union nbif_gpu_DEV0_PF7_FLR_RST_CTRL regnbif_gpu_DEV0_PF7_FLR_RST_CTRL;
typedef union nbif_gpu_BIF_INST_RESET_INTR_STS regnbif_gpu_BIF_INST_RESET_INTR_STS;
typedef union nbif_gpu_BIF_PF_FLR_INTR_STS regnbif_gpu_BIF_PF_FLR_INTR_STS;
typedef union nbif_gpu_BIF_D3HOTD0_INTR_STS regnbif_gpu_BIF_D3HOTD0_INTR_STS;
typedef union nbif_gpu_BIF_POWER_INTR_STS regnbif_gpu_BIF_POWER_INTR_STS;
typedef union nbif_gpu_BIF_PF_DSTATE_INTR_STS regnbif_gpu_BIF_PF_DSTATE_INTR_STS;
typedef union nbif_gpu_BIF_PF0_VF_FLR_INTR_STS regnbif_gpu_BIF_PF0_VF_FLR_INTR_STS;
typedef union nbif_gpu_BIF_INST_RESET_INTR_MASK regnbif_gpu_BIF_INST_RESET_INTR_MASK;
typedef union nbif_gpu_BIF_PF_FLR_INTR_MASK regnbif_gpu_BIF_PF_FLR_INTR_MASK;
typedef union nbif_gpu_BIF_D3HOTD0_INTR_MASK regnbif_gpu_BIF_D3HOTD0_INTR_MASK;
typedef union nbif_gpu_BIF_POWER_INTR_MASK regnbif_gpu_BIF_POWER_INTR_MASK;
typedef union nbif_gpu_BIF_PF_DSTATE_INTR_MASK regnbif_gpu_BIF_PF_DSTATE_INTR_MASK;
typedef union nbif_gpu_BIF_PF0_VF_FLR_INTR_MASK regnbif_gpu_BIF_PF0_VF_FLR_INTR_MASK;
typedef union nbif_gpu_BIF_PF_FLR_RST regnbif_gpu_BIF_PF_FLR_RST;
typedef union nbif_gpu_BIF_PF_FLR_PROTECT regnbif_gpu_BIF_PF_FLR_PROTECT;
typedef union nbif_gpu_BIF_PF0_VF_FLR_RST regnbif_gpu_BIF_PF0_VF_FLR_RST;
typedef union nbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE;
typedef union nbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE regnbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE;
typedef union nbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL regnbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL;
typedef union nbif_gpu_BIF_GFX_VF_FLR_PROTECT regnbif_gpu_BIF_GFX_VF_FLR_PROTECT;
typedef union nbif_gpu_BIF_PORT0_DSTATE_VALUE regnbif_gpu_BIF_PORT0_DSTATE_VALUE;
typedef union nbif_gpu_MISC_SECURITY_SET regnbif_gpu_MISC_SECURITY_SET;
typedef union nbif_gpu_MISC_SCRATCH regnbif_gpu_MISC_SCRATCH;
typedef union nbif_gpu_INTR_LINE_POLARITY regnbif_gpu_INTR_LINE_POLARITY;
typedef union nbif_gpu_INTR_LINE_ENABLE regnbif_gpu_INTR_LINE_ENABLE;
typedef union nbif_gpu_OUTSTANDING_VC_ALLOC regnbif_gpu_OUTSTANDING_VC_ALLOC;
typedef union nbif_gpu_BIFC_MISC_CTRL0 regnbif_gpu_BIFC_MISC_CTRL0;
typedef union nbif_gpu_BIFC_MISC_CTRL1 regnbif_gpu_BIFC_MISC_CTRL1;
typedef union nbif_gpu_BIFC_BME_ERR_LOG regnbif_gpu_BIFC_BME_ERR_LOG;
typedef union nbif_gpu_BIFC_RCCBIH_BME_ERR_LOG regnbif_gpu_BIFC_RCCBIH_BME_ERR_LOG;
typedef union nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1
    regnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1;
typedef union nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3
    regnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3;
typedef union nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5
    regnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5;
typedef union nbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7
    regnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7;
typedef union nbif_gpu_NBIF_VWIRE_CTRL regnbif_gpu_NBIF_VWIRE_CTRL;
typedef union nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL regnbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL;
typedef union nbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0 regnbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0;
typedef union nbif_gpu_NBIF_SMN_VWR_VCHG_TRIG regnbif_gpu_NBIF_SMN_VWR_VCHG_TRIG;
typedef union nbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL regnbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL;
typedef union nbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1 regnbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1;
typedef union nbif_gpu_NBIF_MGCG_CTRL regnbif_gpu_NBIF_MGCG_CTRL;
typedef union nbif_gpu_NBIF_DS_CTRL_LCLK regnbif_gpu_NBIF_DS_CTRL_LCLK;
typedef union nbif_gpu_SMN_MST_CNTL0 regnbif_gpu_SMN_MST_CNTL0;
typedef union nbif_gpu_SMN_MST_EP_CNTL1 regnbif_gpu_SMN_MST_EP_CNTL1;
typedef union nbif_gpu_SMN_MST_EP_CNTL2 regnbif_gpu_SMN_MST_EP_CNTL2;
typedef union nbif_gpu_SMN_MST_EP_CNTL3 regnbif_gpu_SMN_MST_EP_CNTL3;
typedef union nbif_gpu_SMN_MST_EP_CNTL4 regnbif_gpu_SMN_MST_EP_CNTL4;
typedef union nbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL regnbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL;
typedef union nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0 regnbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0;
typedef union nbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1 regnbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1;
typedef union nbif_gpu_NBIF_SDP_VWR_VCHG_TRIG regnbif_gpu_NBIF_SDP_VWR_VCHG_TRIG;
typedef union nbif_gpu_BME_DUMMY_CNTL_0 regnbif_gpu_BME_DUMMY_CNTL_0;
typedef union nbif_gpu_BIFC_THT_CNTL regnbif_gpu_BIFC_THT_CNTL;
typedef union nbif_gpu_BIFC_HSTARB_CNTL regnbif_gpu_BIFC_HSTARB_CNTL;
typedef union nbif_gpu_BIFC_GSI_CNTL regnbif_gpu_BIFC_GSI_CNTL;
typedef union nbif_gpu_BIFC_PCIEFUNC_CNTL regnbif_gpu_BIFC_PCIEFUNC_CNTL;
typedef union nbif_gpu_BIFC_SDP_CNTL_0 regnbif_gpu_BIFC_SDP_CNTL_0;
typedef union nbif_gpu_BIFC_PERF_CNTL_0 regnbif_gpu_BIFC_PERF_CNTL_0;
typedef union nbif_gpu_BIFC_PERF_CNTL_1 regnbif_gpu_BIFC_PERF_CNTL_1;
typedef union nbif_gpu_BIFC_PERF_CNT_MMIO_RD regnbif_gpu_BIFC_PERF_CNT_MMIO_RD;
typedef union nbif_gpu_BIFC_PERF_CNT_MMIO_WR regnbif_gpu_BIFC_PERF_CNT_MMIO_WR;
typedef union nbif_gpu_BIFC_PERF_CNT_DMA_RD regnbif_gpu_BIFC_PERF_CNT_DMA_RD;
typedef union nbif_gpu_BIFC_PERF_CNT_DMA_WR regnbif_gpu_BIFC_PERF_CNT_DMA_WR;
typedef union nbif_gpu_NBIF_REGIF_ERRSET_CTRL regnbif_gpu_NBIF_REGIF_ERRSET_CTRL;
typedef union nbif_gpu_BIF_RAS_LEAF0_CTRL regnbif_gpu_BIF_RAS_LEAF0_CTRL;
typedef union nbif_gpu_BIF_RAS_LEAF1_CTRL regnbif_gpu_BIF_RAS_LEAF1_CTRL;
typedef union nbif_gpu_BIF_RAS_LEAF2_CTRL regnbif_gpu_BIF_RAS_LEAF2_CTRL;
typedef union nbif_gpu_BIF_RAS_MISC_CTRL regnbif_gpu_BIF_RAS_MISC_CTRL;
typedef union nbif_gpu_SUM_INDEX regnbif_gpu_SUM_INDEX;
typedef union nbif_gpu_SUM_DATA regnbif_gpu_SUM_DATA;
typedef union nbif_gpu_SBIOS_SCRATCH_0 regnbif_gpu_SBIOS_SCRATCH_0;
typedef union nbif_gpu_SBIOS_SCRATCH_1 regnbif_gpu_SBIOS_SCRATCH_1;
typedef union nbif_gpu_SBIOS_SCRATCH_2 regnbif_gpu_SBIOS_SCRATCH_2;
typedef union nbif_gpu_SBIOS_SCRATCH_3 regnbif_gpu_SBIOS_SCRATCH_3;
typedef union nbif_gpu_BIF_RLC_INTR_CNTL regnbif_gpu_BIF_RLC_INTR_CNTL;
typedef union nbif_gpu_BIF_VCE_INTR_CNTL regnbif_gpu_BIF_VCE_INTR_CNTL;
typedef union nbif_gpu_BIF_UVD_INTR_CNTL regnbif_gpu_BIF_UVD_INTR_CNTL;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR0 regnbif_gpu_GFX_MMIOREG_CAM_ADDR0;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR1 regnbif_gpu_GFX_MMIOREG_CAM_ADDR1;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR2 regnbif_gpu_GFX_MMIOREG_CAM_ADDR2;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR3 regnbif_gpu_GFX_MMIOREG_CAM_ADDR3;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR4 regnbif_gpu_GFX_MMIOREG_CAM_ADDR4;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR5 regnbif_gpu_GFX_MMIOREG_CAM_ADDR5;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR6 regnbif_gpu_GFX_MMIOREG_CAM_ADDR6;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ADDR7 regnbif_gpu_GFX_MMIOREG_CAM_ADDR7;
typedef union nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7 regnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7;
typedef union nbif_gpu_GFX_MMIOREG_CAM_CNTL regnbif_gpu_GFX_MMIOREG_CAM_CNTL;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL regnbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL;
typedef union nbif_gpu_GFX_MMIOREG_CAM_ONE_CPL regnbif_gpu_GFX_MMIOREG_CAM_ONE_CPL;
typedef union nbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL
    regnbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL;
typedef union nbif_gpu_MM_INDEX regnbif_gpu_MM_INDEX;
typedef union nbif_gpu_MM_INDEX_HI regnbif_gpu_MM_INDEX_HI;
typedef union nbif_gpu_MM_DATA regnbif_gpu_MM_DATA;
typedef union nbif_gpu_SYSHUB_INDEX_OVLP regnbif_gpu_SYSHUB_INDEX_OVLP;
typedef union nbif_gpu_SYSHUB_DATA_OVLP regnbif_gpu_SYSHUB_DATA_OVLP;
typedef union nbif_gpu_PCIE_INDEX regnbif_gpu_PCIE_INDEX;
typedef union nbif_gpu_PCIE_DATA regnbif_gpu_PCIE_DATA;
typedef union nbif_gpu_PCIE_INDEX2 regnbif_gpu_PCIE_INDEX2;
typedef union nbif_gpu_PCIE_DATA2 regnbif_gpu_PCIE_DATA2;
typedef union nbif_gpu_CC_BIF_BX_STRAP0 regnbif_gpu_CC_BIF_BX_STRAP0;
typedef union nbif_gpu_CC_BIF_BX_PINSTRAP0 regnbif_gpu_CC_BIF_BX_PINSTRAP0;
typedef union nbif_gpu_CC_BIF_BX_FUSESTRAP0 regnbif_gpu_CC_BIF_BX_FUSESTRAP0;
typedef union nbif_gpu_BIF_MM_INDACCESS_CNTL regnbif_gpu_BIF_MM_INDACCESS_CNTL;
typedef union nbif_gpu_BUS_CNTL regnbif_gpu_BUS_CNTL;
typedef union nbif_gpu_BIF_SCRATCH0 regnbif_gpu_BIF_SCRATCH0;
typedef union nbif_gpu_BIF_SCRATCH1 regnbif_gpu_BIF_SCRATCH1;
typedef union nbif_gpu_BX_RESET_EN regnbif_gpu_BX_RESET_EN;
typedef union nbif_gpu_MM_CFGREGS_CNTL regnbif_gpu_MM_CFGREGS_CNTL;
typedef union nbif_gpu_HW_DEBUG regnbif_gpu_HW_DEBUG;
typedef union nbif_gpu_BX_RESET_CNTL regnbif_gpu_BX_RESET_CNTL;
typedef union nbif_gpu_INTERRUPT_CNTL regnbif_gpu_INTERRUPT_CNTL;
typedef union nbif_gpu_INTERRUPT_CNTL2 regnbif_gpu_INTERRUPT_CNTL2;
typedef union nbif_gpu_CLKREQB_PAD_CNTL regnbif_gpu_CLKREQB_PAD_CNTL;
typedef union nbif_gpu_CLKREQB_PERF_COUNTER regnbif_gpu_CLKREQB_PERF_COUNTER;
typedef union nbif_gpu_BIF_CLK_CTRL regnbif_gpu_BIF_CLK_CTRL;
typedef union nbif_gpu_BIF_FEATURES_CONTROL_MISC regnbif_gpu_BIF_FEATURES_CONTROL_MISC;
typedef union nbif_gpu_BIF_DOORBELL_CNTL regnbif_gpu_BIF_DOORBELL_CNTL;
typedef union nbif_gpu_BIF_DOORBELL_INT_CNTL regnbif_gpu_BIF_DOORBELL_INT_CNTL;
typedef union nbif_gpu_BIF_SLVARB_MODE regnbif_gpu_BIF_SLVARB_MODE;
typedef union nbif_gpu_BIF_FB_EN regnbif_gpu_BIF_FB_EN;
typedef union nbif_gpu_BIF_BUSY_DELAY_CNTR regnbif_gpu_BIF_BUSY_DELAY_CNTR;
typedef union nbif_gpu_BIF_PERFMON_CNTL regnbif_gpu_BIF_PERFMON_CNTL;
typedef union nbif_gpu_BIF_PERFCOUNTER0_RESULT regnbif_gpu_BIF_PERFCOUNTER0_RESULT;
typedef union nbif_gpu_BIF_PERFCOUNTER1_RESULT regnbif_gpu_BIF_PERFCOUNTER1_RESULT;
typedef union nbif_gpu_BIF_MST_TRANS_PENDING_VF regnbif_gpu_BIF_MST_TRANS_PENDING_VF;
typedef union nbif_gpu_BIF_SLV_TRANS_PENDING_VF regnbif_gpu_BIF_SLV_TRANS_PENDING_VF;
typedef union nbif_gpu_BACO_CNTL regnbif_gpu_BACO_CNTL;
typedef union nbif_gpu_BIF_BACO_EXIT_TIME0 regnbif_gpu_BIF_BACO_EXIT_TIME0;
typedef union nbif_gpu_BIF_BACO_EXIT_TIMER1 regnbif_gpu_BIF_BACO_EXIT_TIMER1;
typedef union nbif_gpu_BIF_BACO_EXIT_TIMER2 regnbif_gpu_BIF_BACO_EXIT_TIMER2;
typedef union nbif_gpu_BIF_BACO_EXIT_TIMER3 regnbif_gpu_BIF_BACO_EXIT_TIMER3;
typedef union nbif_gpu_BIF_BACO_EXIT_TIMER4 regnbif_gpu_BIF_BACO_EXIT_TIMER4;
typedef union nbif_gpu_MEM_TYPE_CNTL regnbif_gpu_MEM_TYPE_CNTL;
typedef union nbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS regnbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS;
typedef union nbif_gpu_BIF_VDDGFX_GFX0_LOWER regnbif_gpu_BIF_VDDGFX_GFX0_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX0_UPPER regnbif_gpu_BIF_VDDGFX_GFX0_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_GFX1_LOWER regnbif_gpu_BIF_VDDGFX_GFX1_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX1_UPPER regnbif_gpu_BIF_VDDGFX_GFX1_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_GFX2_LOWER regnbif_gpu_BIF_VDDGFX_GFX2_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX2_UPPER regnbif_gpu_BIF_VDDGFX_GFX2_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_GFX3_LOWER regnbif_gpu_BIF_VDDGFX_GFX3_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX3_UPPER regnbif_gpu_BIF_VDDGFX_GFX3_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_GFX4_LOWER regnbif_gpu_BIF_VDDGFX_GFX4_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX4_UPPER regnbif_gpu_BIF_VDDGFX_GFX4_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_GFX5_LOWER regnbif_gpu_BIF_VDDGFX_GFX5_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_GFX5_UPPER regnbif_gpu_BIF_VDDGFX_GFX5_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_RSV1_LOWER regnbif_gpu_BIF_VDDGFX_RSV1_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_RSV1_UPPER regnbif_gpu_BIF_VDDGFX_RSV1_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_RSV2_LOWER regnbif_gpu_BIF_VDDGFX_RSV2_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_RSV2_UPPER regnbif_gpu_BIF_VDDGFX_RSV2_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_RSV3_LOWER regnbif_gpu_BIF_VDDGFX_RSV3_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_RSV3_UPPER regnbif_gpu_BIF_VDDGFX_RSV3_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_RSV4_LOWER regnbif_gpu_BIF_VDDGFX_RSV4_LOWER;
typedef union nbif_gpu_BIF_VDDGFX_RSV4_UPPER regnbif_gpu_BIF_VDDGFX_RSV4_UPPER;
typedef union nbif_gpu_BIF_VDDGFX_FB_CMP regnbif_gpu_BIF_VDDGFX_FB_CMP;
typedef union nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER regnbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER;
typedef union nbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER regnbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER;
typedef union nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER regnbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER;
typedef union nbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER regnbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER;
typedef union nbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL regnbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL;
typedef union nbif_gpu_REMAP_HDP_REG_FLUSH_CNTL regnbif_gpu_REMAP_HDP_REG_FLUSH_CNTL;
typedef union nbif_gpu_BIF_RB_CNTL regnbif_gpu_BIF_RB_CNTL;
typedef union nbif_gpu_BIF_RB_BASE regnbif_gpu_BIF_RB_BASE;
typedef union nbif_gpu_BIF_RB_RPTR regnbif_gpu_BIF_RB_RPTR;
typedef union nbif_gpu_BIF_RB_WPTR regnbif_gpu_BIF_RB_WPTR;
typedef union nbif_gpu_BIF_RB_WPTR_ADDR_HI regnbif_gpu_BIF_RB_WPTR_ADDR_HI;
typedef union nbif_gpu_BIF_RB_WPTR_ADDR_LO regnbif_gpu_BIF_RB_WPTR_ADDR_LO;
typedef union nbif_gpu_MAILBOX_INDEX regnbif_gpu_MAILBOX_INDEX;
typedef union nbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION regnbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION;
typedef union nbif_gpu_BIF_GMI_WRR_WEIGHT regnbif_gpu_BIF_GMI_WRR_WEIGHT;
typedef union nbif_gpu_NBIF_STRAP_WRITE_CTRL regnbif_gpu_NBIF_STRAP_WRITE_CTRL;
typedef union nbif_gpu_BIF_BME_STATUS regnbif_gpu_BIF_BME_STATUS;
typedef union nbif_gpu_BIF_ATOMIC_ERR_LOG regnbif_gpu_BIF_ATOMIC_ERR_LOG;
typedef union nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH
    regnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH;
typedef union nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW
    regnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW;
typedef union nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL regnbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL;
typedef union nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL regnbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL;
typedef union nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL regnbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL;
typedef union nbif_gpu_GPU_HDP_FLUSH_REQ regnbif_gpu_GPU_HDP_FLUSH_REQ;
typedef union nbif_gpu_GPU_HDP_FLUSH_DONE regnbif_gpu_GPU_HDP_FLUSH_DONE;
typedef union nbif_gpu_BIF_TRANS_PENDING regnbif_gpu_BIF_TRANS_PENDING;
typedef union nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 regnbif_gpu_MAILBOX_MSGBUF_TRN_DW0;
typedef union nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 regnbif_gpu_MAILBOX_MSGBUF_TRN_DW1;
typedef union nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 regnbif_gpu_MAILBOX_MSGBUF_TRN_DW2;
typedef union nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 regnbif_gpu_MAILBOX_MSGBUF_TRN_DW3;
typedef union nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 regnbif_gpu_MAILBOX_MSGBUF_RCV_DW0;
typedef union nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 regnbif_gpu_MAILBOX_MSGBUF_RCV_DW1;
typedef union nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 regnbif_gpu_MAILBOX_MSGBUF_RCV_DW2;
typedef union nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 regnbif_gpu_MAILBOX_MSGBUF_RCV_DW3;
typedef union nbif_gpu_MAILBOX_CONTROL regnbif_gpu_MAILBOX_CONTROL;
typedef union nbif_gpu_MAILBOX_INT_CNTL regnbif_gpu_MAILBOX_INT_CNTL;
typedef union nbif_gpu_BIF_VMHV_MAILBOX regnbif_gpu_BIF_VMHV_MAILBOX;
typedef union nbif_gpu_VENDOR_ID_epf regnbif_gpu_VENDOR_ID_epf;
typedef union nbif_gpu_DEVICE_ID_epf regnbif_gpu_DEVICE_ID_epf;
typedef union nbif_gpu_COMMAND_epf regnbif_gpu_COMMAND_epf;
typedef union nbif_gpu_STATUS_epf regnbif_gpu_STATUS_epf;
typedef union nbif_gpu_REVISION_ID_epf regnbif_gpu_REVISION_ID_epf;
typedef union nbif_gpu_PROG_INTERFACE_epf regnbif_gpu_PROG_INTERFACE_epf;
typedef union nbif_gpu_SUB_CLASS_epf regnbif_gpu_SUB_CLASS_epf;
typedef union nbif_gpu_BASE_CLASS_epf regnbif_gpu_BASE_CLASS_epf;
typedef union nbif_gpu_CACHE_LINE_epf regnbif_gpu_CACHE_LINE_epf;
typedef union nbif_gpu_LATENCY_epf regnbif_gpu_LATENCY_epf;
typedef union nbif_gpu_HEADER_epf regnbif_gpu_HEADER_epf;
typedef union nbif_gpu_BIST_epf regnbif_gpu_BIST_epf;
typedef union nbif_gpu_BASE_ADDR_1_epf regnbif_gpu_BASE_ADDR_1_epf;
typedef union nbif_gpu_BASE_ADDR_2_epf regnbif_gpu_BASE_ADDR_2_epf;
typedef union nbif_gpu_BASE_ADDR_3_epf regnbif_gpu_BASE_ADDR_3_epf;
typedef union nbif_gpu_BASE_ADDR_4_epf regnbif_gpu_BASE_ADDR_4_epf;
typedef union nbif_gpu_BASE_ADDR_5_epf regnbif_gpu_BASE_ADDR_5_epf;
typedef union nbif_gpu_BASE_ADDR_6_epf regnbif_gpu_BASE_ADDR_6_epf;
typedef union nbif_gpu_ROM_BASE_ADDR_epf regnbif_gpu_ROM_BASE_ADDR_epf;
typedef union nbif_gpu_CAP_PTR_epf regnbif_gpu_CAP_PTR_epf;
typedef union nbif_gpu_INTERRUPT_LINE_epf regnbif_gpu_INTERRUPT_LINE_epf;
typedef union nbif_gpu_INTERRUPT_PIN_epf regnbif_gpu_INTERRUPT_PIN_epf;
typedef union nbif_gpu_ADAPTER_ID_epf regnbif_gpu_ADAPTER_ID_epf;
typedef union nbif_gpu_MIN_GRANT_epf regnbif_gpu_MIN_GRANT_epf;
typedef union nbif_gpu_MAX_LATENCY_epf regnbif_gpu_MAX_LATENCY_epf;
typedef union nbif_gpu_VENDOR_CAP_LIST_epf regnbif_gpu_VENDOR_CAP_LIST_epf;
typedef union nbif_gpu_ADAPTER_ID_W_epf regnbif_gpu_ADAPTER_ID_W_epf;
typedef union nbif_gpu_PMI_CAP_LIST_epf regnbif_gpu_PMI_CAP_LIST_epf;
typedef union nbif_gpu_PMI_CAP_epf regnbif_gpu_PMI_CAP_epf;
typedef union nbif_gpu_PMI_STATUS_CNTL_epf regnbif_gpu_PMI_STATUS_CNTL_epf;
typedef union nbif_gpu_PCIE_CAP_LIST_epf regnbif_gpu_PCIE_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_CAP_epf regnbif_gpu_PCIE_CAP_epf;
typedef union nbif_gpu_DEVICE_CAP_epf regnbif_gpu_DEVICE_CAP_epf;
typedef union nbif_gpu_DEVICE_CNTL_epf regnbif_gpu_DEVICE_CNTL_epf;
typedef union nbif_gpu_DEVICE_STATUS_epf regnbif_gpu_DEVICE_STATUS_epf;
typedef union nbif_gpu_LINK_CAP_epf regnbif_gpu_LINK_CAP_epf;
typedef union nbif_gpu_LINK_CNTL_epf regnbif_gpu_LINK_CNTL_epf;
typedef union nbif_gpu_LINK_STATUS_epf regnbif_gpu_LINK_STATUS_epf;
typedef union nbif_gpu_DEVICE_CAP2_epf regnbif_gpu_DEVICE_CAP2_epf;
typedef union nbif_gpu_DEVICE_CNTL2_epf regnbif_gpu_DEVICE_CNTL2_epf;
typedef union nbif_gpu_DEVICE_STATUS2_epf regnbif_gpu_DEVICE_STATUS2_epf;
typedef union nbif_gpu_LINK_CAP2_epf regnbif_gpu_LINK_CAP2_epf;
typedef union nbif_gpu_LINK_CNTL2_epf regnbif_gpu_LINK_CNTL2_epf;
typedef union nbif_gpu_LINK_STATUS2_epf regnbif_gpu_LINK_STATUS2_epf;
typedef union nbif_gpu_SLOT_CAP2_epf regnbif_gpu_SLOT_CAP2_epf;
typedef union nbif_gpu_SLOT_CNTL2_epf regnbif_gpu_SLOT_CNTL2_epf;
typedef union nbif_gpu_SLOT_STATUS2_epf regnbif_gpu_SLOT_STATUS2_epf;
typedef union nbif_gpu_MSI_CAP_LIST_epf regnbif_gpu_MSI_CAP_LIST_epf;
typedef union nbif_gpu_MSI_MSG_CNTL_epf regnbif_gpu_MSI_MSG_CNTL_epf;
typedef union nbif_gpu_MSI_MSG_ADDR_LO_epf regnbif_gpu_MSI_MSG_ADDR_LO_epf;
typedef union nbif_gpu_MSI_MSG_ADDR_HI_epf regnbif_gpu_MSI_MSG_ADDR_HI_epf;
typedef union nbif_gpu_MSI_MSG_DATA_64_epf regnbif_gpu_MSI_MSG_DATA_64_epf;
typedef union nbif_gpu_MSI_MSG_DATA_epf regnbif_gpu_MSI_MSG_DATA_epf;
typedef union nbif_gpu_MSI_MASK_epf regnbif_gpu_MSI_MASK_epf;
typedef union nbif_gpu_MSI_PENDING_epf regnbif_gpu_MSI_PENDING_epf;
typedef union nbif_gpu_MSI_MASK_64_epf regnbif_gpu_MSI_MASK_64_epf;
typedef union nbif_gpu_MSI_PENDING_64_epf regnbif_gpu_MSI_PENDING_64_epf;
typedef union nbif_gpu_MSIX_CAP_LIST_epf regnbif_gpu_MSIX_CAP_LIST_epf;
typedef union nbif_gpu_MSIX_MSG_CNTL_epf regnbif_gpu_MSIX_MSG_CNTL_epf;
typedef union nbif_gpu_MSIX_TABLE_epf regnbif_gpu_MSIX_TABLE_epf;
typedef union nbif_gpu_MSIX_PBA_epf regnbif_gpu_MSIX_PBA_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf regnbif_gpu_PCIE_VENDOR_SPECIFIC1_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf regnbif_gpu_PCIE_VENDOR_SPECIFIC2_epf;
typedef union nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf regnbif_gpu_PCIE_VC_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf regnbif_gpu_PCIE_PORT_VC_CAP_REG1_epf;
typedef union nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf regnbif_gpu_PCIE_PORT_VC_CAP_REG2_epf;
typedef union nbif_gpu_PCIE_PORT_VC_CNTL_epf regnbif_gpu_PCIE_PORT_VC_CNTL_epf;
typedef union nbif_gpu_PCIE_PORT_VC_STATUS_epf regnbif_gpu_PCIE_PORT_VC_STATUS_epf;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf regnbif_gpu_PCIE_VC0_RESOURCE_CAP_epf;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf regnbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf regnbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf regnbif_gpu_PCIE_VC1_RESOURCE_CAP_epf;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf regnbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf regnbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf
    regnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf regnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf regnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf;
typedef union nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf
    regnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf regnbif_gpu_PCIE_UNCORR_ERR_STATUS_epf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_MASK_epf regnbif_gpu_PCIE_UNCORR_ERR_MASK_epf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf regnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf;
typedef union nbif_gpu_PCIE_CORR_ERR_STATUS_epf regnbif_gpu_PCIE_CORR_ERR_STATUS_epf;
typedef union nbif_gpu_PCIE_CORR_ERR_MASK_epf regnbif_gpu_PCIE_CORR_ERR_MASK_epf;
typedef union nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf regnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf;
typedef union nbif_gpu_PCIE_HDR_LOG0_epf regnbif_gpu_PCIE_HDR_LOG0_epf;
typedef union nbif_gpu_PCIE_HDR_LOG1_epf regnbif_gpu_PCIE_HDR_LOG1_epf;
typedef union nbif_gpu_PCIE_HDR_LOG2_epf regnbif_gpu_PCIE_HDR_LOG2_epf;
typedef union nbif_gpu_PCIE_HDR_LOG3_epf regnbif_gpu_PCIE_HDR_LOG3_epf;
typedef union nbif_gpu_PCIE_ROOT_ERR_CMD_epf regnbif_gpu_PCIE_ROOT_ERR_CMD_epf;
typedef union nbif_gpu_PCIE_ROOT_ERR_STATUS_epf regnbif_gpu_PCIE_ROOT_ERR_STATUS_epf;
typedef union nbif_gpu_PCIE_ERR_SRC_ID_epf regnbif_gpu_PCIE_ERR_SRC_ID_epf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf regnbif_gpu_PCIE_TLP_PREFIX_LOG0_epf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf regnbif_gpu_PCIE_TLP_PREFIX_LOG1_epf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf regnbif_gpu_PCIE_TLP_PREFIX_LOG2_epf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf regnbif_gpu_PCIE_TLP_PREFIX_LOG3_epf;
typedef union nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf regnbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_BAR1_CAP_epf regnbif_gpu_PCIE_BAR1_CAP_epf;
typedef union nbif_gpu_PCIE_BAR1_CNTL_epf regnbif_gpu_PCIE_BAR1_CNTL_epf;
typedef union nbif_gpu_PCIE_BAR2_CAP_epf regnbif_gpu_PCIE_BAR2_CAP_epf;
typedef union nbif_gpu_PCIE_BAR2_CNTL_epf regnbif_gpu_PCIE_BAR2_CNTL_epf;
typedef union nbif_gpu_PCIE_BAR3_CAP_epf regnbif_gpu_PCIE_BAR3_CAP_epf;
typedef union nbif_gpu_PCIE_BAR3_CNTL_epf regnbif_gpu_PCIE_BAR3_CNTL_epf;
typedef union nbif_gpu_PCIE_BAR4_CAP_epf regnbif_gpu_PCIE_BAR4_CAP_epf;
typedef union nbif_gpu_PCIE_BAR4_CNTL_epf regnbif_gpu_PCIE_BAR4_CNTL_epf;
typedef union nbif_gpu_PCIE_BAR5_CAP_epf regnbif_gpu_PCIE_BAR5_CAP_epf;
typedef union nbif_gpu_PCIE_BAR5_CNTL_epf regnbif_gpu_PCIE_BAR5_CNTL_epf;
typedef union nbif_gpu_PCIE_BAR6_CAP_epf regnbif_gpu_PCIE_BAR6_CAP_epf;
typedef union nbif_gpu_PCIE_BAR6_CNTL_epf regnbif_gpu_PCIE_BAR6_CNTL_epf;
typedef union nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf
    regnbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf regnbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf;
typedef union nbif_gpu_PCIE_PWR_BUDGET_DATA_epf regnbif_gpu_PCIE_PWR_BUDGET_DATA_epf;
typedef union nbif_gpu_PCIE_PWR_BUDGET_CAP_epf regnbif_gpu_PCIE_PWR_BUDGET_CAP_epf;
typedef union nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf regnbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_DPA_CAP_epf regnbif_gpu_PCIE_DPA_CAP_epf;
typedef union nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf regnbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf;
typedef union nbif_gpu_PCIE_DPA_STATUS_epf regnbif_gpu_PCIE_DPA_STATUS_epf;
typedef union nbif_gpu_PCIE_DPA_CNTL_epf regnbif_gpu_PCIE_DPA_CNTL_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf;
typedef union nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf
    regnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf;
typedef union nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf regnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_LINK_CNTL3_epf regnbif_gpu_PCIE_LINK_CNTL3_epf;
typedef union nbif_gpu_PCIE_LANE_ERROR_STATUS_epf regnbif_gpu_PCIE_LANE_ERROR_STATUS_epf;
typedef union nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf
    regnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf;
typedef union nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf regnbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_ACS_CAP_epf regnbif_gpu_PCIE_ACS_CAP_epf;
typedef union nbif_gpu_PCIE_ACS_CNTL_epf regnbif_gpu_PCIE_ACS_CNTL_epf;
typedef union nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf regnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_ATS_CAP_epf regnbif_gpu_PCIE_ATS_CAP_epf;
typedef union nbif_gpu_PCIE_ATS_CNTL_epf regnbif_gpu_PCIE_ATS_CNTL_epf;
typedef union nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf regnbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_PAGE_REQ_CNTL_epf regnbif_gpu_PCIE_PAGE_REQ_CNTL_epf;
typedef union nbif_gpu_PCIE_PAGE_REQ_STATUS_epf regnbif_gpu_PCIE_PAGE_REQ_STATUS_epf;
typedef union nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf
    regnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf;
typedef union nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf
    regnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf;
typedef union nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf regnbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_PASID_CAP_epf regnbif_gpu_PCIE_PASID_CAP_epf;
typedef union nbif_gpu_PCIE_PASID_CNTL_epf regnbif_gpu_PCIE_PASID_CNTL_epf;
typedef union nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf regnbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_TPH_REQR_CAP_epf regnbif_gpu_PCIE_TPH_REQR_CAP_epf;
typedef union nbif_gpu_PCIE_TPH_REQR_CNTL_epf regnbif_gpu_PCIE_TPH_REQR_CNTL_epf;
typedef union nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf regnbif_gpu_PCIE_MC_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_MC_CAP_epf regnbif_gpu_PCIE_MC_CAP_epf;
typedef union nbif_gpu_PCIE_MC_CNTL_epf regnbif_gpu_PCIE_MC_CNTL_epf;
typedef union nbif_gpu_PCIE_MC_ADDR0_epf regnbif_gpu_PCIE_MC_ADDR0_epf;
typedef union nbif_gpu_PCIE_MC_ADDR1_epf regnbif_gpu_PCIE_MC_ADDR1_epf;
typedef union nbif_gpu_PCIE_MC_RCV0_epf regnbif_gpu_PCIE_MC_RCV0_epf;
typedef union nbif_gpu_PCIE_MC_RCV1_epf regnbif_gpu_PCIE_MC_RCV1_epf;
typedef union nbif_gpu_PCIE_MC_BLOCK_ALL0_epf regnbif_gpu_PCIE_MC_BLOCK_ALL0_epf;
typedef union nbif_gpu_PCIE_MC_BLOCK_ALL1_epf regnbif_gpu_PCIE_MC_BLOCK_ALL1_epf;
typedef union nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf
    regnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf;
typedef union nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf
    regnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf;
typedef union nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf regnbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_LTR_CAP_epf regnbif_gpu_PCIE_LTR_CAP_epf;
typedef union nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf regnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_ARI_CAP_epf regnbif_gpu_PCIE_ARI_CAP_epf;
typedef union nbif_gpu_PCIE_ARI_CNTL_epf regnbif_gpu_PCIE_ARI_CNTL_epf;
typedef union nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf regnbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf;
typedef union nbif_gpu_PCIE_SRIOV_CAP_epf regnbif_gpu_PCIE_SRIOV_CAP_epf;
typedef union nbif_gpu_PCIE_SRIOV_CONTROL_epf regnbif_gpu_PCIE_SRIOV_CONTROL_epf;
typedef union nbif_gpu_PCIE_SRIOV_STATUS_epf regnbif_gpu_PCIE_SRIOV_STATUS_epf;
typedef union nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf regnbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf;
typedef union nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf regnbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf;
typedef union nbif_gpu_PCIE_SRIOV_NUM_VFS_epf regnbif_gpu_PCIE_SRIOV_NUM_VFS_epf;
typedef union nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf regnbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf;
typedef union nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf regnbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf regnbif_gpu_PCIE_SRIOV_VF_STRIDE_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf regnbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf;
typedef union nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf
    regnbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf;
typedef union nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf regnbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf regnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf;
typedef union nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf
    regnbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf;
typedef union nbif_gpu_VENDOR_ID_epvf regnbif_gpu_VENDOR_ID_epvf;
typedef union nbif_gpu_DEVICE_ID_epvf regnbif_gpu_DEVICE_ID_epvf;
typedef union nbif_gpu_COMMAND_epvf regnbif_gpu_COMMAND_epvf;
typedef union nbif_gpu_STATUS_epvf regnbif_gpu_STATUS_epvf;
typedef union nbif_gpu_REVISION_ID_epvf regnbif_gpu_REVISION_ID_epvf;
typedef union nbif_gpu_PROG_INTERFACE_epvf regnbif_gpu_PROG_INTERFACE_epvf;
typedef union nbif_gpu_SUB_CLASS_epvf regnbif_gpu_SUB_CLASS_epvf;
typedef union nbif_gpu_BASE_CLASS_epvf regnbif_gpu_BASE_CLASS_epvf;
typedef union nbif_gpu_CACHE_LINE_epvf regnbif_gpu_CACHE_LINE_epvf;
typedef union nbif_gpu_LATENCY_epvf regnbif_gpu_LATENCY_epvf;
typedef union nbif_gpu_HEADER_epvf regnbif_gpu_HEADER_epvf;
typedef union nbif_gpu_BIST_epvf regnbif_gpu_BIST_epvf;
typedef union nbif_gpu_BASE_ADDR_1_epvf regnbif_gpu_BASE_ADDR_1_epvf;
typedef union nbif_gpu_BASE_ADDR_2_epvf regnbif_gpu_BASE_ADDR_2_epvf;
typedef union nbif_gpu_BASE_ADDR_3_epvf regnbif_gpu_BASE_ADDR_3_epvf;
typedef union nbif_gpu_BASE_ADDR_4_epvf regnbif_gpu_BASE_ADDR_4_epvf;
typedef union nbif_gpu_BASE_ADDR_5_epvf regnbif_gpu_BASE_ADDR_5_epvf;
typedef union nbif_gpu_BASE_ADDR_6_epvf regnbif_gpu_BASE_ADDR_6_epvf;
typedef union nbif_gpu_ROM_BASE_ADDR_epvf regnbif_gpu_ROM_BASE_ADDR_epvf;
typedef union nbif_gpu_CAP_PTR_epvf regnbif_gpu_CAP_PTR_epvf;
typedef union nbif_gpu_INTERRUPT_LINE_epvf regnbif_gpu_INTERRUPT_LINE_epvf;
typedef union nbif_gpu_INTERRUPT_PIN_epvf regnbif_gpu_INTERRUPT_PIN_epvf;
typedef union nbif_gpu_ADAPTER_ID_epvf regnbif_gpu_ADAPTER_ID_epvf;
typedef union nbif_gpu_PCIE_CAP_LIST_epvf regnbif_gpu_PCIE_CAP_LIST_epvf;
typedef union nbif_gpu_PCIE_CAP_epvf regnbif_gpu_PCIE_CAP_epvf;
typedef union nbif_gpu_DEVICE_CAP_epvf regnbif_gpu_DEVICE_CAP_epvf;
typedef union nbif_gpu_DEVICE_CNTL_epvf regnbif_gpu_DEVICE_CNTL_epvf;
typedef union nbif_gpu_DEVICE_STATUS_epvf regnbif_gpu_DEVICE_STATUS_epvf;
typedef union nbif_gpu_LINK_CAP_epvf regnbif_gpu_LINK_CAP_epvf;
typedef union nbif_gpu_LINK_CNTL_epvf regnbif_gpu_LINK_CNTL_epvf;
typedef union nbif_gpu_LINK_STATUS_epvf regnbif_gpu_LINK_STATUS_epvf;
typedef union nbif_gpu_DEVICE_CAP2_epvf regnbif_gpu_DEVICE_CAP2_epvf;
typedef union nbif_gpu_DEVICE_CNTL2_epvf regnbif_gpu_DEVICE_CNTL2_epvf;
typedef union nbif_gpu_DEVICE_STATUS2_epvf regnbif_gpu_DEVICE_STATUS2_epvf;
typedef union nbif_gpu_LINK_CAP2_epvf regnbif_gpu_LINK_CAP2_epvf;
typedef union nbif_gpu_LINK_CNTL2_epvf regnbif_gpu_LINK_CNTL2_epvf;
typedef union nbif_gpu_LINK_STATUS2_epvf regnbif_gpu_LINK_STATUS2_epvf;
typedef union nbif_gpu_SLOT_CAP2_epvf regnbif_gpu_SLOT_CAP2_epvf;
typedef union nbif_gpu_SLOT_CNTL2_epvf regnbif_gpu_SLOT_CNTL2_epvf;
typedef union nbif_gpu_SLOT_STATUS2_epvf regnbif_gpu_SLOT_STATUS2_epvf;
typedef union nbif_gpu_MSI_CAP_LIST_epvf regnbif_gpu_MSI_CAP_LIST_epvf;
typedef union nbif_gpu_MSI_MSG_CNTL_epvf regnbif_gpu_MSI_MSG_CNTL_epvf;
typedef union nbif_gpu_MSI_MSG_ADDR_LO_epvf regnbif_gpu_MSI_MSG_ADDR_LO_epvf;
typedef union nbif_gpu_MSI_MSG_ADDR_HI_epvf regnbif_gpu_MSI_MSG_ADDR_HI_epvf;
typedef union nbif_gpu_MSI_MSG_DATA_64_epvf regnbif_gpu_MSI_MSG_DATA_64_epvf;
typedef union nbif_gpu_MSI_MSG_DATA_epvf regnbif_gpu_MSI_MSG_DATA_epvf;
typedef union nbif_gpu_MSI_MASK_epvf regnbif_gpu_MSI_MASK_epvf;
typedef union nbif_gpu_MSI_PENDING_epvf regnbif_gpu_MSI_PENDING_epvf;
typedef union nbif_gpu_MSI_MASK_64_epvf regnbif_gpu_MSI_MASK_64_epvf;
typedef union nbif_gpu_MSI_PENDING_64_epvf regnbif_gpu_MSI_PENDING_64_epvf;
typedef union nbif_gpu_MSIX_CAP_LIST_epvf regnbif_gpu_MSIX_CAP_LIST_epvf;
typedef union nbif_gpu_MSIX_MSG_CNTL_epvf regnbif_gpu_MSIX_MSG_CNTL_epvf;
typedef union nbif_gpu_MSIX_TABLE_epvf regnbif_gpu_MSIX_TABLE_epvf;
typedef union nbif_gpu_MSIX_PBA_epvf regnbif_gpu_MSIX_PBA_epvf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf regnbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf regnbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf;
typedef union nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf
    regnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf regnbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf regnbif_gpu_PCIE_UNCORR_ERR_MASK_epvf;
typedef union nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf regnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf;
typedef union nbif_gpu_PCIE_CORR_ERR_STATUS_epvf regnbif_gpu_PCIE_CORR_ERR_STATUS_epvf;
typedef union nbif_gpu_PCIE_CORR_ERR_MASK_epvf regnbif_gpu_PCIE_CORR_ERR_MASK_epvf;
typedef union nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf regnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf;
typedef union nbif_gpu_PCIE_HDR_LOG0_epvf regnbif_gpu_PCIE_HDR_LOG0_epvf;
typedef union nbif_gpu_PCIE_HDR_LOG1_epvf regnbif_gpu_PCIE_HDR_LOG1_epvf;
typedef union nbif_gpu_PCIE_HDR_LOG2_epvf regnbif_gpu_PCIE_HDR_LOG2_epvf;
typedef union nbif_gpu_PCIE_HDR_LOG3_epvf regnbif_gpu_PCIE_HDR_LOG3_epvf;
typedef union nbif_gpu_PCIE_ROOT_ERR_CMD_epvf regnbif_gpu_PCIE_ROOT_ERR_CMD_epvf;
typedef union nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf regnbif_gpu_PCIE_ROOT_ERR_STATUS_epvf;
typedef union nbif_gpu_PCIE_ERR_SRC_ID_epvf regnbif_gpu_PCIE_ERR_SRC_ID_epvf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf regnbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf regnbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf regnbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf regnbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf;
typedef union nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf regnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf;
typedef union nbif_gpu_PCIE_ATS_CAP_epvf regnbif_gpu_PCIE_ATS_CAP_epvf;
typedef union nbif_gpu_PCIE_ATS_CNTL_epvf regnbif_gpu_PCIE_ATS_CNTL_epvf;
typedef union nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf regnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf;
typedef union nbif_gpu_PCIE_ARI_CAP_epvf regnbif_gpu_PCIE_ARI_CAP_epvf;
typedef union nbif_gpu_PCIE_ARI_CNTL_epvf regnbif_gpu_PCIE_ARI_CNTL_epvf;
typedef union nbif_gpu_RCC_BACO_CNTL_MISC regnbif_gpu_RCC_BACO_CNTL_MISC;
typedef union nbif_gpu_RCC_RESET_EN regnbif_gpu_RCC_RESET_EN;
typedef union nbif_gpu_RCC_VDM_SUPPORT regnbif_gpu_RCC_VDM_SUPPORT;
typedef union nbif_gpu_RCC_BUS_CNTL regnbif_gpu_RCC_BUS_CNTL;
typedef union nbif_gpu_RCC_CONFIG_CNTL regnbif_gpu_RCC_CONFIG_CNTL;
typedef union nbif_gpu_RCC_CONFIG_F0_BASE regnbif_gpu_RCC_CONFIG_F0_BASE;
typedef union nbif_gpu_RCC_CONFIG_APER_SIZE regnbif_gpu_RCC_CONFIG_APER_SIZE;
typedef union nbif_gpu_RCC_CONFIG_REG_APER_SIZE regnbif_gpu_RCC_CONFIG_REG_APER_SIZE;
typedef union nbif_gpu_RCC_XDMA_LO regnbif_gpu_RCC_XDMA_LO;
typedef union nbif_gpu_RCC_XDMA_HI regnbif_gpu_RCC_XDMA_HI;
typedef union nbif_gpu_RCC_FEATURES_CONTROL_MISC regnbif_gpu_RCC_FEATURES_CONTROL_MISC;
typedef union nbif_gpu_RCC_BUSNUM_CNTL1 regnbif_gpu_RCC_BUSNUM_CNTL1;
typedef union nbif_gpu_RCC_BUSNUM_LIST0 regnbif_gpu_RCC_BUSNUM_LIST0;
typedef union nbif_gpu_RCC_BUSNUM_LIST1 regnbif_gpu_RCC_BUSNUM_LIST1;
typedef union nbif_gpu_RCC_BUSNUM_CNTL2 regnbif_gpu_RCC_BUSNUM_CNTL2;
typedef union nbif_gpu_RCC_CAPTURE_HOST_BUSNUM regnbif_gpu_RCC_CAPTURE_HOST_BUSNUM;
typedef union nbif_gpu_RCC_HOST_BUSNUM regnbif_gpu_RCC_HOST_BUSNUM;
typedef union nbif_gpu_RCC_PEER0_FB_OFFSET_HI regnbif_gpu_RCC_PEER0_FB_OFFSET_HI;
typedef union nbif_gpu_RCC_PEER0_FB_OFFSET_LO regnbif_gpu_RCC_PEER0_FB_OFFSET_LO;
typedef union nbif_gpu_RCC_PEER1_FB_OFFSET_HI regnbif_gpu_RCC_PEER1_FB_OFFSET_HI;
typedef union nbif_gpu_RCC_PEER1_FB_OFFSET_LO regnbif_gpu_RCC_PEER1_FB_OFFSET_LO;
typedef union nbif_gpu_RCC_PEER2_FB_OFFSET_HI regnbif_gpu_RCC_PEER2_FB_OFFSET_HI;
typedef union nbif_gpu_RCC_PEER2_FB_OFFSET_LO regnbif_gpu_RCC_PEER2_FB_OFFSET_LO;
typedef union nbif_gpu_RCC_PEER3_FB_OFFSET_HI regnbif_gpu_RCC_PEER3_FB_OFFSET_HI;
typedef union nbif_gpu_RCC_PEER3_FB_OFFSET_LO regnbif_gpu_RCC_PEER3_FB_OFFSET_LO;
typedef union nbif_gpu_RCC_DEVFUNCNUM_LIST0 regnbif_gpu_RCC_DEVFUNCNUM_LIST0;
typedef union nbif_gpu_RCC_DEVFUNCNUM_LIST1 regnbif_gpu_RCC_DEVFUNCNUM_LIST1;
typedef union nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO regnbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO;
typedef union nbif_gpu_RCC_DEV0_LINK_CNTL regnbif_gpu_RCC_DEV0_LINK_CNTL;
typedef union nbif_gpu_RCC_CMN_LINK_CNTL regnbif_gpu_RCC_CMN_LINK_CNTL;
typedef union nbif_gpu_RCC_EP_REQUESTERID_RESTORE regnbif_gpu_RCC_EP_REQUESTERID_RESTORE;
typedef union nbif_gpu_RCC_LTR_LSWITCH_CNTL regnbif_gpu_RCC_LTR_LSWITCH_CNTL;
typedef union nbif_gpu_RCC_MH_ARB_CNTL regnbif_gpu_RCC_MH_ARB_CNTL;
typedef union nbif_gpu_GFXMSIX_VECT0_ADDR_LO regnbif_gpu_GFXMSIX_VECT0_ADDR_LO;
typedef union nbif_gpu_GFXMSIX_VECT1_ADDR_LO regnbif_gpu_GFXMSIX_VECT1_ADDR_LO;
typedef union nbif_gpu_GFXMSIX_VECT2_ADDR_LO regnbif_gpu_GFXMSIX_VECT2_ADDR_LO;
typedef union nbif_gpu_GFXMSIX_VECT0_ADDR_HI regnbif_gpu_GFXMSIX_VECT0_ADDR_HI;
typedef union nbif_gpu_GFXMSIX_VECT1_ADDR_HI regnbif_gpu_GFXMSIX_VECT1_ADDR_HI;
typedef union nbif_gpu_GFXMSIX_VECT2_ADDR_HI regnbif_gpu_GFXMSIX_VECT2_ADDR_HI;
typedef union nbif_gpu_GFXMSIX_VECT0_MSG_DATA regnbif_gpu_GFXMSIX_VECT0_MSG_DATA;
typedef union nbif_gpu_GFXMSIX_VECT1_MSG_DATA regnbif_gpu_GFXMSIX_VECT1_MSG_DATA;
typedef union nbif_gpu_GFXMSIX_VECT2_MSG_DATA regnbif_gpu_GFXMSIX_VECT2_MSG_DATA;
typedef union nbif_gpu_GFXMSIX_VECT0_CONTROL regnbif_gpu_GFXMSIX_VECT0_CONTROL;
typedef union nbif_gpu_GFXMSIX_VECT1_CONTROL regnbif_gpu_GFXMSIX_VECT1_CONTROL;
typedef union nbif_gpu_GFXMSIX_VECT2_CONTROL regnbif_gpu_GFXMSIX_VECT2_CONTROL;
typedef union nbif_gpu_GFXMSIX_PBA regnbif_gpu_GFXMSIX_PBA;
typedef union nbif_gpu_RCC_DOORBELL_APER_EN regnbif_gpu_RCC_DOORBELL_APER_EN;
typedef union nbif_gpu_RCC_CONFIG_MEMSIZE regnbif_gpu_RCC_CONFIG_MEMSIZE;
typedef union nbif_gpu_RCC_CONFIG_RESERVED regnbif_gpu_RCC_CONFIG_RESERVED;
typedef union nbif_gpu_RCC_IOV_FUNC_IDENTIFIER regnbif_gpu_RCC_IOV_FUNC_IDENTIFIER;
typedef union nbif_gpu_DN_PCIE_RESERVED regnbif_gpu_DN_PCIE_RESERVED;
typedef union nbif_gpu_DN_PCIE_SCRATCH regnbif_gpu_DN_PCIE_SCRATCH;
typedef union nbif_gpu_DN_PCIE_HW_DEBUG regnbif_gpu_DN_PCIE_HW_DEBUG;
typedef union nbif_gpu_DN_PCIE_CNTL regnbif_gpu_DN_PCIE_CNTL;
typedef union nbif_gpu_DN_PCIE_CONFIG_CNTL regnbif_gpu_DN_PCIE_CONFIG_CNTL;
typedef union nbif_gpu_DN_PCIE_RX_CNTL2 regnbif_gpu_DN_PCIE_RX_CNTL2;
typedef union nbif_gpu_DN_PCIE_BUS_CNTL regnbif_gpu_DN_PCIE_BUS_CNTL;
typedef union nbif_gpu_DN_PCIE_CFG_CNTL regnbif_gpu_DN_PCIE_CFG_CNTL;
typedef union nbif_gpu_DN_PCIE_STRAP_F0 regnbif_gpu_DN_PCIE_STRAP_F0;
typedef union nbif_gpu_DN_PCIE_STRAP_MISC regnbif_gpu_DN_PCIE_STRAP_MISC;
typedef union nbif_gpu_DN_PCIE_STRAP_MISC2 regnbif_gpu_DN_PCIE_STRAP_MISC2;
typedef union nbif_gpu_PCIEP_RESERVED regnbif_gpu_PCIEP_RESERVED;
typedef union nbif_gpu_PCIEP_SCRATCH regnbif_gpu_PCIEP_SCRATCH;
typedef union nbif_gpu_PCIEP_HW_DEBUG regnbif_gpu_PCIEP_HW_DEBUG;
typedef union nbif_gpu_PCIE_ERR_CNTL regnbif_gpu_PCIE_ERR_CNTL;
typedef union nbif_gpu_PCIE_RX_CNTL regnbif_gpu_PCIE_RX_CNTL;
typedef union nbif_gpu_PCIE_LC_SPEED_CNTL regnbif_gpu_PCIE_LC_SPEED_CNTL;
typedef union nbif_gpu_PCIE_LC_CNTL2 regnbif_gpu_PCIE_LC_CNTL2;
typedef union nbif_gpu_PCIEP_STRAP_MISC regnbif_gpu_PCIEP_STRAP_MISC;
typedef union nbif_gpu_LTR_MSG_INFO_FROM_EP regnbif_gpu_LTR_MSG_INFO_FROM_EP;
typedef union nbif_gpu_VENDOR_ID_swds regnbif_gpu_VENDOR_ID_swds;
typedef union nbif_gpu_DEVICE_ID_swds regnbif_gpu_DEVICE_ID_swds;
typedef union nbif_gpu_COMMAND_swds regnbif_gpu_COMMAND_swds;
typedef union nbif_gpu_STATUS_swds regnbif_gpu_STATUS_swds;
typedef union nbif_gpu_REVISION_ID_swds regnbif_gpu_REVISION_ID_swds;
typedef union nbif_gpu_PROG_INTERFACE_swds regnbif_gpu_PROG_INTERFACE_swds;
typedef union nbif_gpu_SUB_CLASS_swds regnbif_gpu_SUB_CLASS_swds;
typedef union nbif_gpu_BASE_CLASS_swds regnbif_gpu_BASE_CLASS_swds;
typedef union nbif_gpu_CACHE_LINE_swds regnbif_gpu_CACHE_LINE_swds;
typedef union nbif_gpu_LATENCY_swds regnbif_gpu_LATENCY_swds;
typedef union nbif_gpu_HEADER_swds regnbif_gpu_HEADER_swds;
typedef union nbif_gpu_BIST_swds regnbif_gpu_BIST_swds;
typedef union nbif_gpu_BASE_ADDR_1_swds regnbif_gpu_BASE_ADDR_1_swds;
typedef union nbif_gpu_SUB_BUS_NUMBER_LATENCY_swds regnbif_gpu_SUB_BUS_NUMBER_LATENCY_swds;
typedef union nbif_gpu_IO_BASE_LIMIT_swds regnbif_gpu_IO_BASE_LIMIT_swds;
typedef union nbif_gpu_SECONDARY_STATUS_swds regnbif_gpu_SECONDARY_STATUS_swds;
typedef union nbif_gpu_MEM_BASE_LIMIT_swds regnbif_gpu_MEM_BASE_LIMIT_swds;
typedef union nbif_gpu_PREF_BASE_LIMIT_swds regnbif_gpu_PREF_BASE_LIMIT_swds;
typedef union nbif_gpu_PREF_BASE_UPPER_swds regnbif_gpu_PREF_BASE_UPPER_swds;
typedef union nbif_gpu_PREF_LIMIT_UPPER_swds regnbif_gpu_PREF_LIMIT_UPPER_swds;
typedef union nbif_gpu_IO_BASE_LIMIT_HI_swds regnbif_gpu_IO_BASE_LIMIT_HI_swds;
typedef union nbif_gpu_IRQ_BRIDGE_CNTL_swds regnbif_gpu_IRQ_BRIDGE_CNTL_swds;
typedef union nbif_gpu_CAP_PTR_swds regnbif_gpu_CAP_PTR_swds;
typedef union nbif_gpu_INTERRUPT_LINE_swds regnbif_gpu_INTERRUPT_LINE_swds;
typedef union nbif_gpu_INTERRUPT_PIN_swds regnbif_gpu_INTERRUPT_PIN_swds;
typedef union nbif_gpu_PMI_CAP_LIST_swds regnbif_gpu_PMI_CAP_LIST_swds;
typedef union nbif_gpu_PMI_CAP_swds regnbif_gpu_PMI_CAP_swds;
typedef union nbif_gpu_PMI_STATUS_CNTL_swds regnbif_gpu_PMI_STATUS_CNTL_swds;
typedef union nbif_gpu_PCIE_CAP_LIST_swds regnbif_gpu_PCIE_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_CAP_swds regnbif_gpu_PCIE_CAP_swds;
typedef union nbif_gpu_DEVICE_CAP_swds regnbif_gpu_DEVICE_CAP_swds;
typedef union nbif_gpu_DEVICE_CNTL_swds regnbif_gpu_DEVICE_CNTL_swds;
typedef union nbif_gpu_DEVICE_STATUS_swds regnbif_gpu_DEVICE_STATUS_swds;
typedef union nbif_gpu_LINK_CAP_swds regnbif_gpu_LINK_CAP_swds;
typedef union nbif_gpu_LINK_CNTL_swds regnbif_gpu_LINK_CNTL_swds;
typedef union nbif_gpu_LINK_STATUS_swds regnbif_gpu_LINK_STATUS_swds;
typedef union nbif_gpu_SLOT_CAP_swds regnbif_gpu_SLOT_CAP_swds;
typedef union nbif_gpu_SLOT_CNTL_swds regnbif_gpu_SLOT_CNTL_swds;
typedef union nbif_gpu_SLOT_STATUS_swds regnbif_gpu_SLOT_STATUS_swds;
typedef union nbif_gpu_DEVICE_CAP2_swds regnbif_gpu_DEVICE_CAP2_swds;
typedef union nbif_gpu_DEVICE_CNTL2_swds regnbif_gpu_DEVICE_CNTL2_swds;
typedef union nbif_gpu_DEVICE_STATUS2_swds regnbif_gpu_DEVICE_STATUS2_swds;
typedef union nbif_gpu_LINK_CAP2_swds regnbif_gpu_LINK_CAP2_swds;
typedef union nbif_gpu_LINK_CNTL2_swds regnbif_gpu_LINK_CNTL2_swds;
typedef union nbif_gpu_LINK_STATUS2_swds regnbif_gpu_LINK_STATUS2_swds;
typedef union nbif_gpu_SLOT_CAP2_swds regnbif_gpu_SLOT_CAP2_swds;
typedef union nbif_gpu_SLOT_CNTL2_swds regnbif_gpu_SLOT_CNTL2_swds;
typedef union nbif_gpu_SLOT_STATUS2_swds regnbif_gpu_SLOT_STATUS2_swds;
typedef union nbif_gpu_MSI_CAP_LIST_swds regnbif_gpu_MSI_CAP_LIST_swds;
typedef union nbif_gpu_MSI_MSG_CNTL_swds regnbif_gpu_MSI_MSG_CNTL_swds;
typedef union nbif_gpu_MSI_MSG_ADDR_LO_swds regnbif_gpu_MSI_MSG_ADDR_LO_swds;
typedef union nbif_gpu_MSI_MSG_ADDR_HI_swds regnbif_gpu_MSI_MSG_ADDR_HI_swds;
typedef union nbif_gpu_MSI_MSG_DATA_64_swds regnbif_gpu_MSI_MSG_DATA_64_swds;
typedef union nbif_gpu_MSI_MSG_DATA_swds regnbif_gpu_MSI_MSG_DATA_swds;
typedef union nbif_gpu_SSID_CAP_LIST_swds regnbif_gpu_SSID_CAP_LIST_swds;
typedef union nbif_gpu_SSID_CAP_swds regnbif_gpu_SSID_CAP_swds;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds
    regnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds regnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC1_swds regnbif_gpu_PCIE_VENDOR_SPECIFIC1_swds;
typedef union nbif_gpu_PCIE_VENDOR_SPECIFIC2_swds regnbif_gpu_PCIE_VENDOR_SPECIFIC2_swds;
typedef union nbif_gpu_PCIE_VC_ENH_CAP_LIST_swds regnbif_gpu_PCIE_VC_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_PORT_VC_CAP_REG1_swds regnbif_gpu_PCIE_PORT_VC_CAP_REG1_swds;
typedef union nbif_gpu_PCIE_PORT_VC_CAP_REG2_swds regnbif_gpu_PCIE_PORT_VC_CAP_REG2_swds;
typedef union nbif_gpu_PCIE_PORT_VC_CNTL_swds regnbif_gpu_PCIE_PORT_VC_CNTL_swds;
typedef union nbif_gpu_PCIE_PORT_VC_STATUS_swds regnbif_gpu_PCIE_PORT_VC_STATUS_swds;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_CAP_swds regnbif_gpu_PCIE_VC0_RESOURCE_CAP_swds;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds regnbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds;
typedef union nbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds regnbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_CAP_swds regnbif_gpu_PCIE_VC1_RESOURCE_CAP_swds;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds regnbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds;
typedef union nbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds regnbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds
    regnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds regnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds;
typedef union nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds regnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds;
typedef union nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds
    regnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_UNCORR_ERR_STATUS_swds regnbif_gpu_PCIE_UNCORR_ERR_STATUS_swds;
typedef union nbif_gpu_PCIE_UNCORR_ERR_MASK_swds regnbif_gpu_PCIE_UNCORR_ERR_MASK_swds;
typedef union nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds regnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds;
typedef union nbif_gpu_PCIE_CORR_ERR_STATUS_swds regnbif_gpu_PCIE_CORR_ERR_STATUS_swds;
typedef union nbif_gpu_PCIE_CORR_ERR_MASK_swds regnbif_gpu_PCIE_CORR_ERR_MASK_swds;
typedef union nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds regnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds;
typedef union nbif_gpu_PCIE_HDR_LOG0_swds regnbif_gpu_PCIE_HDR_LOG0_swds;
typedef union nbif_gpu_PCIE_HDR_LOG1_swds regnbif_gpu_PCIE_HDR_LOG1_swds;
typedef union nbif_gpu_PCIE_HDR_LOG2_swds regnbif_gpu_PCIE_HDR_LOG2_swds;
typedef union nbif_gpu_PCIE_HDR_LOG3_swds regnbif_gpu_PCIE_HDR_LOG3_swds;
typedef union nbif_gpu_PCIE_ROOT_ERR_CMD_swds regnbif_gpu_PCIE_ROOT_ERR_CMD_swds;
typedef union nbif_gpu_PCIE_ROOT_ERR_STATUS_swds regnbif_gpu_PCIE_ROOT_ERR_STATUS_swds;
typedef union nbif_gpu_PCIE_ERR_SRC_ID_swds regnbif_gpu_PCIE_ERR_SRC_ID_swds;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG0_swds regnbif_gpu_PCIE_TLP_PREFIX_LOG0_swds;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG1_swds regnbif_gpu_PCIE_TLP_PREFIX_LOG1_swds;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG2_swds regnbif_gpu_PCIE_TLP_PREFIX_LOG2_swds;
typedef union nbif_gpu_PCIE_TLP_PREFIX_LOG3_swds regnbif_gpu_PCIE_TLP_PREFIX_LOG3_swds;
typedef union nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds
    regnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_LINK_CNTL3_swds regnbif_gpu_PCIE_LINK_CNTL3_swds;
typedef union nbif_gpu_PCIE_LANE_ERROR_STATUS_swds regnbif_gpu_PCIE_LANE_ERROR_STATUS_swds;
typedef union nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds
    regnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds;
typedef union nbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds regnbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds;
typedef union nbif_gpu_PCIE_ACS_CAP_swds regnbif_gpu_PCIE_ACS_CAP_swds;
typedef union nbif_gpu_PCIE_ACS_CNTL_swds regnbif_gpu_PCIE_ACS_CNTL_swds;
typedef union nbif_gpu_SHADOW_COMMAND regnbif_gpu_SHADOW_COMMAND;
typedef union nbif_gpu_SHADOW_BASE_ADDR_1 regnbif_gpu_SHADOW_BASE_ADDR_1;
typedef union nbif_gpu_SHADOW_BASE_ADDR_2 regnbif_gpu_SHADOW_BASE_ADDR_2;
typedef union nbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY regnbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY;
typedef union nbif_gpu_SHADOW_IO_BASE_LIMIT regnbif_gpu_SHADOW_IO_BASE_LIMIT;
typedef union nbif_gpu_SHADOW_MEM_BASE_LIMIT regnbif_gpu_SHADOW_MEM_BASE_LIMIT;
typedef union nbif_gpu_SHADOW_PREF_BASE_LIMIT regnbif_gpu_SHADOW_PREF_BASE_LIMIT;
typedef union nbif_gpu_SHADOW_PREF_BASE_UPPER regnbif_gpu_SHADOW_PREF_BASE_UPPER;
typedef union nbif_gpu_SHADOW_PREF_LIMIT_UPPER regnbif_gpu_SHADOW_PREF_LIMIT_UPPER;
typedef union nbif_gpu_SHADOW_IO_BASE_LIMIT_HI regnbif_gpu_SHADOW_IO_BASE_LIMIT_HI;
typedef union nbif_gpu_SHADOW_IRQ_BRIDGE_CNTL regnbif_gpu_SHADOW_IRQ_BRIDGE_CNTL;
typedef union nbif_gpu_SUC_INDEX regnbif_gpu_SUC_INDEX;
typedef union nbif_gpu_SUC_DATA regnbif_gpu_SUC_DATA;
typedef union nbif_gpu_EP_PCIE_SCRATCH regnbif_gpu_EP_PCIE_SCRATCH;
typedef union nbif_gpu_EP_PCIE_HW_DEBUG regnbif_gpu_EP_PCIE_HW_DEBUG;
typedef union nbif_gpu_EP_PCIE_CNTL regnbif_gpu_EP_PCIE_CNTL;
typedef union nbif_gpu_EP_PCIE_INT_CNTL regnbif_gpu_EP_PCIE_INT_CNTL;
typedef union nbif_gpu_EP_PCIE_INT_STATUS regnbif_gpu_EP_PCIE_INT_STATUS;
typedef union nbif_gpu_EP_PCIE_RX_CNTL2 regnbif_gpu_EP_PCIE_RX_CNTL2;
typedef union nbif_gpu_EP_PCIE_BUS_CNTL regnbif_gpu_EP_PCIE_BUS_CNTL;
typedef union nbif_gpu_EP_PCIE_CFG_CNTL regnbif_gpu_EP_PCIE_CFG_CNTL;
typedef union nbif_gpu_EP_PCIE_OBFF_CNTL regnbif_gpu_EP_PCIE_OBFF_CNTL;
typedef union nbif_gpu_EP_PCIE_TX_LTR_CNTL regnbif_gpu_EP_PCIE_TX_LTR_CNTL;
typedef union nbif_gpu_EP_PCIE_STRAP_MISC regnbif_gpu_EP_PCIE_STRAP_MISC;
typedef union nbif_gpu_EP_PCIE_STRAP_MISC2 regnbif_gpu_EP_PCIE_STRAP_MISC2;
typedef union nbif_gpu_EP_PCIE_STRAP_PI regnbif_gpu_EP_PCIE_STRAP_PI;
typedef union nbif_gpu_EP_PCIE_F0_DPA_CAP regnbif_gpu_EP_PCIE_F0_DPA_CAP;
typedef union nbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR
    regnbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR;
typedef union nbif_gpu_EP_PCIE_F0_DPA_CNTL regnbif_gpu_EP_PCIE_F0_DPA_CNTL;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6;
typedef union nbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7
    regnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7;
typedef union nbif_gpu_EP_PCIE_PME_CONTROL regnbif_gpu_EP_PCIE_PME_CONTROL;
typedef union nbif_gpu_EP_PCIEP_RESERVED regnbif_gpu_EP_PCIEP_RESERVED;
typedef union nbif_gpu_EP_PCIEP_HW_DEBUG regnbif_gpu_EP_PCIEP_HW_DEBUG;
typedef union nbif_gpu_EP_PCIE_TX_CNTL regnbif_gpu_EP_PCIE_TX_CNTL;
typedef union nbif_gpu_EP_PCIE_TX_REQUESTER_ID regnbif_gpu_EP_PCIE_TX_REQUESTER_ID;
typedef union nbif_gpu_EP_PCIE_ERR_CNTL regnbif_gpu_EP_PCIE_ERR_CNTL;
typedef union nbif_gpu_EP_PCIE_RX_CNTL regnbif_gpu_EP_PCIE_RX_CNTL;
typedef union nbif_gpu_EP_PCIE_LC_SPEED_CNTL regnbif_gpu_EP_PCIE_LC_SPEED_CNTL;
typedef union nbif_gpu_A2S_CNTL_CL0 regnbif_gpu_A2S_CNTL_CL0;
typedef union nbif_gpu_A2S_CNTL_CL1 regnbif_gpu_A2S_CNTL_CL1;
typedef union nbif_gpu_A2S_CNTL_CL2 regnbif_gpu_A2S_CNTL_CL2;
typedef union nbif_gpu_A2S_CNTL_CL3 regnbif_gpu_A2S_CNTL_CL3;
typedef union nbif_gpu_A2S_CNTL_CL4 regnbif_gpu_A2S_CNTL_CL4;
typedef union nbif_gpu_A2S_CNTL_SW0 regnbif_gpu_A2S_CNTL_SW0;
typedef union nbif_gpu_A2S_CNTL_SW1 regnbif_gpu_A2S_CNTL_SW1;
typedef union nbif_gpu_A2S_CNTL_SW2 regnbif_gpu_A2S_CNTL_SW2;
typedef union nbif_gpu_A2S_CNTL2_SEC_CL0 regnbif_gpu_A2S_CNTL2_SEC_CL0;
typedef union nbif_gpu_A2S_CNTL2_SEC_CL1 regnbif_gpu_A2S_CNTL2_SEC_CL1;
typedef union nbif_gpu_A2S_CNTL2_SEC_CL2 regnbif_gpu_A2S_CNTL2_SEC_CL2;
typedef union nbif_gpu_A2S_CNTL2_SEC_CL3 regnbif_gpu_A2S_CNTL2_SEC_CL3;
typedef union nbif_gpu_A2S_CNTL2_SEC_CL4 regnbif_gpu_A2S_CNTL2_SEC_CL4;
typedef union nbif_gpu_NGDC_MGCG_CTRL regnbif_gpu_NGDC_MGCG_CTRL;
typedef union nbif_gpu_A2S_MISC_CNTL regnbif_gpu_A2S_MISC_CNTL;
typedef union nbif_gpu_NGDC_SDP_PORT_CTRL regnbif_gpu_NGDC_SDP_PORT_CTRL;
typedef union nbif_gpu_BIF_SDMA0_DOORBELL_RANGE regnbif_gpu_BIF_SDMA0_DOORBELL_RANGE;
typedef union nbif_gpu_BIF_SDMA1_DOORBELL_RANGE regnbif_gpu_BIF_SDMA1_DOORBELL_RANGE;
typedef union nbif_gpu_BIF_IH_DOORBELL_RANGE regnbif_gpu_BIF_IH_DOORBELL_RANGE;
typedef union nbif_gpu_BIF_MMSCH0_DOORBELL_RANGE regnbif_gpu_BIF_MMSCH0_DOORBELL_RANGE;
typedef union nbif_gpu_S2A_MISC_CNTL regnbif_gpu_S2A_MISC_CNTL;
typedef union nbif_gpu_GDC_RAS_LEAF0_CTRL regnbif_gpu_GDC_RAS_LEAF0_CTRL;
typedef union nbif_gpu_GDC_RAS_LEAF1_CTRL regnbif_gpu_GDC_RAS_LEAF1_CTRL;
typedef union nbif_gpu_GDC_RAS_LEAF2_CTRL regnbif_gpu_GDC_RAS_LEAF2_CTRL;
typedef union nbif_gpu_GDC_RAS_LEAF3_CTRL regnbif_gpu_GDC_RAS_LEAF3_CTRL;
typedef union nbif_gpu_GDC_RAS_LEAF4_CTRL regnbif_gpu_GDC_RAS_LEAF4_CTRL;
typedef union nbif_gpu_GDC_RAS_LEAF5_CTRL regnbif_gpu_GDC_RAS_LEAF5_CTRL;
typedef union nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL0_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL0_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL0_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL0_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL0_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL0_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL0_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL0_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL0_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL0_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL0_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL0_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL0_Req_BurstTarget_REG0 regnbif_gpu_SION_CL0_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL0_Req_BurstTarget_REG1 regnbif_gpu_SION_CL0_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL0_Req_TimeSlot_REG0 regnbif_gpu_SION_CL0_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL0_Req_TimeSlot_REG1 regnbif_gpu_SION_CL0_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL1_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL1_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL1_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL1_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL1_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL1_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL1_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL1_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL1_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL1_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL1_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL1_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL1_Req_BurstTarget_REG0 regnbif_gpu_SION_CL1_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL1_Req_BurstTarget_REG1 regnbif_gpu_SION_CL1_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL1_Req_TimeSlot_REG0 regnbif_gpu_SION_CL1_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL1_Req_TimeSlot_REG1 regnbif_gpu_SION_CL1_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL2_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL2_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL2_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL2_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL2_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL2_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL2_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL2_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL2_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL2_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL2_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL2_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL2_Req_BurstTarget_REG0 regnbif_gpu_SION_CL2_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL2_Req_BurstTarget_REG1 regnbif_gpu_SION_CL2_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL2_Req_TimeSlot_REG0 regnbif_gpu_SION_CL2_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL2_Req_TimeSlot_REG1 regnbif_gpu_SION_CL2_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL3_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL3_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL3_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL3_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL3_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL3_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL3_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL3_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL3_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL3_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL3_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL3_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL3_Req_BurstTarget_REG0 regnbif_gpu_SION_CL3_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL3_Req_BurstTarget_REG1 regnbif_gpu_SION_CL3_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL3_Req_TimeSlot_REG0 regnbif_gpu_SION_CL3_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL3_Req_TimeSlot_REG1 regnbif_gpu_SION_CL3_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL4_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL4_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL4_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL4_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL4_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL4_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL4_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL4_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL4_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL4_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL4_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL4_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL4_Req_BurstTarget_REG0 regnbif_gpu_SION_CL4_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL4_Req_BurstTarget_REG1 regnbif_gpu_SION_CL4_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL4_Req_TimeSlot_REG0 regnbif_gpu_SION_CL4_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL4_Req_TimeSlot_REG1 regnbif_gpu_SION_CL4_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG0 regnbif_gpu_SION_CL5_RdRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL5_RdRsp_BurstTarget_REG1 regnbif_gpu_SION_CL5_RdRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG0 regnbif_gpu_SION_CL5_RdRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL5_RdRsp_TimeSlot_REG1 regnbif_gpu_SION_CL5_RdRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG0 regnbif_gpu_SION_CL5_WrRsp_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL5_WrRsp_BurstTarget_REG1 regnbif_gpu_SION_CL5_WrRsp_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG0 regnbif_gpu_SION_CL5_WrRsp_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL5_WrRsp_TimeSlot_REG1 regnbif_gpu_SION_CL5_WrRsp_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL5_Req_BurstTarget_REG0 regnbif_gpu_SION_CL5_Req_BurstTarget_REG0;
typedef union nbif_gpu_SION_CL5_Req_BurstTarget_REG1 regnbif_gpu_SION_CL5_Req_BurstTarget_REG1;
typedef union nbif_gpu_SION_CL5_Req_TimeSlot_REG0 regnbif_gpu_SION_CL5_Req_TimeSlot_REG0;
typedef union nbif_gpu_SION_CL5_Req_TimeSlot_REG1 regnbif_gpu_SION_CL5_Req_TimeSlot_REG1;
typedef union nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG0
    regnbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG0;
typedef union nbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG1
    regnbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG1;
typedef union nbif_gpu_SION_CNTL_REG0 regnbif_gpu_SION_CNTL_REG0;
typedef union nbif_gpu_SION_CNTL_REG1 regnbif_gpu_SION_CNTL_REG1;
typedef union nbif_gpu_RCC_BIF_STRAP0 regnbif_gpu_RCC_BIF_STRAP0;
typedef union nbif_gpu_RCC_BIF_STRAP1 regnbif_gpu_RCC_BIF_STRAP1;
typedef union nbif_gpu_RCC_BIF_STRAP2 regnbif_gpu_RCC_BIF_STRAP2;
typedef union nbif_gpu_RCC_BIF_STRAP3 regnbif_gpu_RCC_BIF_STRAP3;
typedef union nbif_gpu_RCC_BIF_STRAP4 regnbif_gpu_RCC_BIF_STRAP4;
typedef union nbif_gpu_RCC_BIF_STRAP5 regnbif_gpu_RCC_BIF_STRAP5;
typedef union nbif_gpu_RCC_BIF_STRAP6 regnbif_gpu_RCC_BIF_STRAP6;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP0 regnbif_gpu_RCC_DEV0_PORT_STRAP0;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP1 regnbif_gpu_RCC_DEV0_PORT_STRAP1;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP2 regnbif_gpu_RCC_DEV0_PORT_STRAP2;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP3 regnbif_gpu_RCC_DEV0_PORT_STRAP3;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP4 regnbif_gpu_RCC_DEV0_PORT_STRAP4;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP5 regnbif_gpu_RCC_DEV0_PORT_STRAP5;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP6 regnbif_gpu_RCC_DEV0_PORT_STRAP6;
typedef union nbif_gpu_RCC_DEV0_PORT_STRAP7 regnbif_gpu_RCC_DEV0_PORT_STRAP7;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP0 regnbif_gpu_RCC_DEV0_EPF0_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP1 regnbif_gpu_RCC_DEV0_EPF0_STRAP1;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP13 regnbif_gpu_RCC_DEV0_EPF0_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP2 regnbif_gpu_RCC_DEV0_EPF0_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP3 regnbif_gpu_RCC_DEV0_EPF0_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP4 regnbif_gpu_RCC_DEV0_EPF0_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP5 regnbif_gpu_RCC_DEV0_EPF0_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP8 regnbif_gpu_RCC_DEV0_EPF0_STRAP8;
typedef union nbif_gpu_RCC_DEV0_EPF0_STRAP9 regnbif_gpu_RCC_DEV0_EPF0_STRAP9;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP0 regnbif_gpu_RCC_DEV0_EPF1_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP10 regnbif_gpu_RCC_DEV0_EPF1_STRAP10;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP11 regnbif_gpu_RCC_DEV0_EPF1_STRAP11;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP12 regnbif_gpu_RCC_DEV0_EPF1_STRAP12;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP13 regnbif_gpu_RCC_DEV0_EPF1_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP2 regnbif_gpu_RCC_DEV0_EPF1_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP3 regnbif_gpu_RCC_DEV0_EPF1_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP4 regnbif_gpu_RCC_DEV0_EPF1_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP5 regnbif_gpu_RCC_DEV0_EPF1_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP6 regnbif_gpu_RCC_DEV0_EPF1_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF1_STRAP7 regnbif_gpu_RCC_DEV0_EPF1_STRAP7;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP0 regnbif_gpu_RCC_DEV1_PORT_STRAP0;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP1 regnbif_gpu_RCC_DEV1_PORT_STRAP1;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP2 regnbif_gpu_RCC_DEV1_PORT_STRAP2;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP3 regnbif_gpu_RCC_DEV1_PORT_STRAP3;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP4 regnbif_gpu_RCC_DEV1_PORT_STRAP4;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP5 regnbif_gpu_RCC_DEV1_PORT_STRAP5;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP6 regnbif_gpu_RCC_DEV1_PORT_STRAP6;
typedef union nbif_gpu_RCC_DEV1_PORT_STRAP7 regnbif_gpu_RCC_DEV1_PORT_STRAP7;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP0 regnbif_gpu_RCC_DEV0_EPF2_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP13 regnbif_gpu_RCC_DEV0_EPF2_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP2 regnbif_gpu_RCC_DEV0_EPF2_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP3 regnbif_gpu_RCC_DEV0_EPF2_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP4 regnbif_gpu_RCC_DEV0_EPF2_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP5 regnbif_gpu_RCC_DEV0_EPF2_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF2_STRAP6 regnbif_gpu_RCC_DEV0_EPF2_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP0 regnbif_gpu_RCC_DEV0_EPF3_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP13 regnbif_gpu_RCC_DEV0_EPF3_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP2 regnbif_gpu_RCC_DEV0_EPF3_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP3 regnbif_gpu_RCC_DEV0_EPF3_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP4 regnbif_gpu_RCC_DEV0_EPF3_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP5 regnbif_gpu_RCC_DEV0_EPF3_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF3_STRAP6 regnbif_gpu_RCC_DEV0_EPF3_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP0 regnbif_gpu_RCC_DEV0_EPF4_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP13 regnbif_gpu_RCC_DEV0_EPF4_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP2 regnbif_gpu_RCC_DEV0_EPF4_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP3 regnbif_gpu_RCC_DEV0_EPF4_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP4 regnbif_gpu_RCC_DEV0_EPF4_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP5 regnbif_gpu_RCC_DEV0_EPF4_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF4_STRAP6 regnbif_gpu_RCC_DEV0_EPF4_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP0 regnbif_gpu_RCC_DEV0_EPF5_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP13 regnbif_gpu_RCC_DEV0_EPF5_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP2 regnbif_gpu_RCC_DEV0_EPF5_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP3 regnbif_gpu_RCC_DEV0_EPF5_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP4 regnbif_gpu_RCC_DEV0_EPF5_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP5 regnbif_gpu_RCC_DEV0_EPF5_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF5_STRAP6 regnbif_gpu_RCC_DEV0_EPF5_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP0 regnbif_gpu_RCC_DEV0_EPF6_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP13 regnbif_gpu_RCC_DEV0_EPF6_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP2 regnbif_gpu_RCC_DEV0_EPF6_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP3 regnbif_gpu_RCC_DEV0_EPF6_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP4 regnbif_gpu_RCC_DEV0_EPF6_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP5 regnbif_gpu_RCC_DEV0_EPF6_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF6_STRAP6 regnbif_gpu_RCC_DEV0_EPF6_STRAP6;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP0 regnbif_gpu_RCC_DEV0_EPF7_STRAP0;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP13 regnbif_gpu_RCC_DEV0_EPF7_STRAP13;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP2 regnbif_gpu_RCC_DEV0_EPF7_STRAP2;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP3 regnbif_gpu_RCC_DEV0_EPF7_STRAP3;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP4 regnbif_gpu_RCC_DEV0_EPF7_STRAP4;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP5 regnbif_gpu_RCC_DEV0_EPF7_STRAP5;
typedef union nbif_gpu_RCC_DEV0_EPF7_STRAP6 regnbif_gpu_RCC_DEV0_EPF7_STRAP6;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP0 regnbif_gpu_RCC_DEV1_EPF0_STRAP0;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP13 regnbif_gpu_RCC_DEV1_EPF0_STRAP13;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP2 regnbif_gpu_RCC_DEV1_EPF0_STRAP2;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP3 regnbif_gpu_RCC_DEV1_EPF0_STRAP3;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP4 regnbif_gpu_RCC_DEV1_EPF0_STRAP4;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP5 regnbif_gpu_RCC_DEV1_EPF0_STRAP5;
typedef union nbif_gpu_RCC_DEV1_EPF0_STRAP6 regnbif_gpu_RCC_DEV1_EPF0_STRAP6;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP0 regnbif_gpu_RCC_DEV1_EPF1_STRAP0;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP13 regnbif_gpu_RCC_DEV1_EPF1_STRAP13;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP2 regnbif_gpu_RCC_DEV1_EPF1_STRAP2;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP3 regnbif_gpu_RCC_DEV1_EPF1_STRAP3;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP4 regnbif_gpu_RCC_DEV1_EPF1_STRAP4;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP5 regnbif_gpu_RCC_DEV1_EPF1_STRAP5;
typedef union nbif_gpu_RCC_DEV1_EPF1_STRAP6 regnbif_gpu_RCC_DEV1_EPF1_STRAP6;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP0 regnbif_gpu_RCC_DEV1_EPF2_STRAP0;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP13 regnbif_gpu_RCC_DEV1_EPF2_STRAP13;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP2 regnbif_gpu_RCC_DEV1_EPF2_STRAP2;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP3 regnbif_gpu_RCC_DEV1_EPF2_STRAP3;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP4 regnbif_gpu_RCC_DEV1_EPF2_STRAP4;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP5 regnbif_gpu_RCC_DEV1_EPF2_STRAP5;
typedef union nbif_gpu_RCC_DEV1_EPF2_STRAP6 regnbif_gpu_RCC_DEV1_EPF2_STRAP6;
typedef union nbif_gpu_SHUB_PF_FLR_RST regnbif_gpu_SHUB_PF_FLR_RST;
typedef union nbif_gpu_SHUB_GFX_DRV_MODE1_RST regnbif_gpu_SHUB_GFX_DRV_MODE1_RST;
typedef union nbif_gpu_SHUB_LINK_RESET regnbif_gpu_SHUB_LINK_RESET;
typedef union nbif_gpu_SHUB_PF0_VF_FLR_RST regnbif_gpu_SHUB_PF0_VF_FLR_RST;
typedef union nbif_gpu_SHUB_HARD_RST_CTRL regnbif_gpu_SHUB_HARD_RST_CTRL;
typedef union nbif_gpu_SHUB_SOFT_RST_CTRL regnbif_gpu_SHUB_SOFT_RST_CTRL;
typedef union nbif_gpu_SHUB_SDP_PORT_RST regnbif_gpu_SHUB_SDP_PORT_RST;
typedef union nbif_gpu_PCIEMSIX_VECT0_ADDR_LO regnbif_gpu_PCIEMSIX_VECT0_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT1_ADDR_LO regnbif_gpu_PCIEMSIX_VECT1_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT2_ADDR_LO regnbif_gpu_PCIEMSIX_VECT2_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT3_ADDR_LO regnbif_gpu_PCIEMSIX_VECT3_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT4_ADDR_LO regnbif_gpu_PCIEMSIX_VECT4_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT5_ADDR_LO regnbif_gpu_PCIEMSIX_VECT5_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT6_ADDR_LO regnbif_gpu_PCIEMSIX_VECT6_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT7_ADDR_LO regnbif_gpu_PCIEMSIX_VECT7_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT8_ADDR_LO regnbif_gpu_PCIEMSIX_VECT8_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT9_ADDR_LO regnbif_gpu_PCIEMSIX_VECT9_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT10_ADDR_LO regnbif_gpu_PCIEMSIX_VECT10_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT11_ADDR_LO regnbif_gpu_PCIEMSIX_VECT11_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT12_ADDR_LO regnbif_gpu_PCIEMSIX_VECT12_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT13_ADDR_LO regnbif_gpu_PCIEMSIX_VECT13_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT14_ADDR_LO regnbif_gpu_PCIEMSIX_VECT14_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT15_ADDR_LO regnbif_gpu_PCIEMSIX_VECT15_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT16_ADDR_LO regnbif_gpu_PCIEMSIX_VECT16_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT17_ADDR_LO regnbif_gpu_PCIEMSIX_VECT17_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT18_ADDR_LO regnbif_gpu_PCIEMSIX_VECT18_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT19_ADDR_LO regnbif_gpu_PCIEMSIX_VECT19_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT20_ADDR_LO regnbif_gpu_PCIEMSIX_VECT20_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT21_ADDR_LO regnbif_gpu_PCIEMSIX_VECT21_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT22_ADDR_LO regnbif_gpu_PCIEMSIX_VECT22_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT23_ADDR_LO regnbif_gpu_PCIEMSIX_VECT23_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT24_ADDR_LO regnbif_gpu_PCIEMSIX_VECT24_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT25_ADDR_LO regnbif_gpu_PCIEMSIX_VECT25_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT26_ADDR_LO regnbif_gpu_PCIEMSIX_VECT26_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT27_ADDR_LO regnbif_gpu_PCIEMSIX_VECT27_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT28_ADDR_LO regnbif_gpu_PCIEMSIX_VECT28_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT29_ADDR_LO regnbif_gpu_PCIEMSIX_VECT29_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT30_ADDR_LO regnbif_gpu_PCIEMSIX_VECT30_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT31_ADDR_LO regnbif_gpu_PCIEMSIX_VECT31_ADDR_LO;
typedef union nbif_gpu_PCIEMSIX_VECT0_ADDR_HI regnbif_gpu_PCIEMSIX_VECT0_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT1_ADDR_HI regnbif_gpu_PCIEMSIX_VECT1_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT2_ADDR_HI regnbif_gpu_PCIEMSIX_VECT2_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT3_ADDR_HI regnbif_gpu_PCIEMSIX_VECT3_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT4_ADDR_HI regnbif_gpu_PCIEMSIX_VECT4_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT5_ADDR_HI regnbif_gpu_PCIEMSIX_VECT5_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT6_ADDR_HI regnbif_gpu_PCIEMSIX_VECT6_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT7_ADDR_HI regnbif_gpu_PCIEMSIX_VECT7_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT8_ADDR_HI regnbif_gpu_PCIEMSIX_VECT8_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT9_ADDR_HI regnbif_gpu_PCIEMSIX_VECT9_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT10_ADDR_HI regnbif_gpu_PCIEMSIX_VECT10_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT11_ADDR_HI regnbif_gpu_PCIEMSIX_VECT11_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT12_ADDR_HI regnbif_gpu_PCIEMSIX_VECT12_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT13_ADDR_HI regnbif_gpu_PCIEMSIX_VECT13_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT14_ADDR_HI regnbif_gpu_PCIEMSIX_VECT14_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT15_ADDR_HI regnbif_gpu_PCIEMSIX_VECT15_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT16_ADDR_HI regnbif_gpu_PCIEMSIX_VECT16_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT17_ADDR_HI regnbif_gpu_PCIEMSIX_VECT17_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT18_ADDR_HI regnbif_gpu_PCIEMSIX_VECT18_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT19_ADDR_HI regnbif_gpu_PCIEMSIX_VECT19_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT20_ADDR_HI regnbif_gpu_PCIEMSIX_VECT20_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT21_ADDR_HI regnbif_gpu_PCIEMSIX_VECT21_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT22_ADDR_HI regnbif_gpu_PCIEMSIX_VECT22_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT23_ADDR_HI regnbif_gpu_PCIEMSIX_VECT23_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT24_ADDR_HI regnbif_gpu_PCIEMSIX_VECT24_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT25_ADDR_HI regnbif_gpu_PCIEMSIX_VECT25_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT26_ADDR_HI regnbif_gpu_PCIEMSIX_VECT26_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT27_ADDR_HI regnbif_gpu_PCIEMSIX_VECT27_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT28_ADDR_HI regnbif_gpu_PCIEMSIX_VECT28_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT29_ADDR_HI regnbif_gpu_PCIEMSIX_VECT29_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT30_ADDR_HI regnbif_gpu_PCIEMSIX_VECT30_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT31_ADDR_HI regnbif_gpu_PCIEMSIX_VECT31_ADDR_HI;
typedef union nbif_gpu_PCIEMSIX_VECT0_MSG_DATA regnbif_gpu_PCIEMSIX_VECT0_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT1_MSG_DATA regnbif_gpu_PCIEMSIX_VECT1_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT2_MSG_DATA regnbif_gpu_PCIEMSIX_VECT2_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT3_MSG_DATA regnbif_gpu_PCIEMSIX_VECT3_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT4_MSG_DATA regnbif_gpu_PCIEMSIX_VECT4_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT5_MSG_DATA regnbif_gpu_PCIEMSIX_VECT5_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT6_MSG_DATA regnbif_gpu_PCIEMSIX_VECT6_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT7_MSG_DATA regnbif_gpu_PCIEMSIX_VECT7_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT8_MSG_DATA regnbif_gpu_PCIEMSIX_VECT8_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT9_MSG_DATA regnbif_gpu_PCIEMSIX_VECT9_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT10_MSG_DATA regnbif_gpu_PCIEMSIX_VECT10_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT11_MSG_DATA regnbif_gpu_PCIEMSIX_VECT11_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT12_MSG_DATA regnbif_gpu_PCIEMSIX_VECT12_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT13_MSG_DATA regnbif_gpu_PCIEMSIX_VECT13_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT14_MSG_DATA regnbif_gpu_PCIEMSIX_VECT14_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT15_MSG_DATA regnbif_gpu_PCIEMSIX_VECT15_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT16_MSG_DATA regnbif_gpu_PCIEMSIX_VECT16_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT17_MSG_DATA regnbif_gpu_PCIEMSIX_VECT17_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT18_MSG_DATA regnbif_gpu_PCIEMSIX_VECT18_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT19_MSG_DATA regnbif_gpu_PCIEMSIX_VECT19_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT20_MSG_DATA regnbif_gpu_PCIEMSIX_VECT20_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT21_MSG_DATA regnbif_gpu_PCIEMSIX_VECT21_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT22_MSG_DATA regnbif_gpu_PCIEMSIX_VECT22_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT23_MSG_DATA regnbif_gpu_PCIEMSIX_VECT23_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT24_MSG_DATA regnbif_gpu_PCIEMSIX_VECT24_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT25_MSG_DATA regnbif_gpu_PCIEMSIX_VECT25_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT26_MSG_DATA regnbif_gpu_PCIEMSIX_VECT26_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT27_MSG_DATA regnbif_gpu_PCIEMSIX_VECT27_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT28_MSG_DATA regnbif_gpu_PCIEMSIX_VECT28_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT29_MSG_DATA regnbif_gpu_PCIEMSIX_VECT29_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT30_MSG_DATA regnbif_gpu_PCIEMSIX_VECT30_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT31_MSG_DATA regnbif_gpu_PCIEMSIX_VECT31_MSG_DATA;
typedef union nbif_gpu_PCIEMSIX_VECT0_CONTROL regnbif_gpu_PCIEMSIX_VECT0_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT1_CONTROL regnbif_gpu_PCIEMSIX_VECT1_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT2_CONTROL regnbif_gpu_PCIEMSIX_VECT2_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT3_CONTROL regnbif_gpu_PCIEMSIX_VECT3_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT4_CONTROL regnbif_gpu_PCIEMSIX_VECT4_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT5_CONTROL regnbif_gpu_PCIEMSIX_VECT5_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT6_CONTROL regnbif_gpu_PCIEMSIX_VECT6_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT7_CONTROL regnbif_gpu_PCIEMSIX_VECT7_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT8_CONTROL regnbif_gpu_PCIEMSIX_VECT8_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT9_CONTROL regnbif_gpu_PCIEMSIX_VECT9_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT10_CONTROL regnbif_gpu_PCIEMSIX_VECT10_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT11_CONTROL regnbif_gpu_PCIEMSIX_VECT11_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT12_CONTROL regnbif_gpu_PCIEMSIX_VECT12_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT13_CONTROL regnbif_gpu_PCIEMSIX_VECT13_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT14_CONTROL regnbif_gpu_PCIEMSIX_VECT14_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT15_CONTROL regnbif_gpu_PCIEMSIX_VECT15_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT16_CONTROL regnbif_gpu_PCIEMSIX_VECT16_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT17_CONTROL regnbif_gpu_PCIEMSIX_VECT17_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT18_CONTROL regnbif_gpu_PCIEMSIX_VECT18_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT19_CONTROL regnbif_gpu_PCIEMSIX_VECT19_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT20_CONTROL regnbif_gpu_PCIEMSIX_VECT20_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT21_CONTROL regnbif_gpu_PCIEMSIX_VECT21_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT22_CONTROL regnbif_gpu_PCIEMSIX_VECT22_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT23_CONTROL regnbif_gpu_PCIEMSIX_VECT23_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT24_CONTROL regnbif_gpu_PCIEMSIX_VECT24_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT25_CONTROL regnbif_gpu_PCIEMSIX_VECT25_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT26_CONTROL regnbif_gpu_PCIEMSIX_VECT26_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT27_CONTROL regnbif_gpu_PCIEMSIX_VECT27_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT28_CONTROL regnbif_gpu_PCIEMSIX_VECT28_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT29_CONTROL regnbif_gpu_PCIEMSIX_VECT29_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT30_CONTROL regnbif_gpu_PCIEMSIX_VECT30_CONTROL;
typedef union nbif_gpu_PCIEMSIX_VECT31_CONTROL regnbif_gpu_PCIEMSIX_VECT31_CONTROL;
typedef union nbif_gpu_PCIEMSIX_PBA regnbif_gpu_PCIEMSIX_PBA;
typedef union nbif_gpu_RCC_PFC_LTR_CNTL regnbif_gpu_RCC_PFC_LTR_CNTL;
typedef union nbif_gpu_RCC_PFC_PME_RESTORE regnbif_gpu_RCC_PFC_PME_RESTORE;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_0 regnbif_gpu_RCC_PFC_STICKY_RESTORE_0;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_1 regnbif_gpu_RCC_PFC_STICKY_RESTORE_1;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_2 regnbif_gpu_RCC_PFC_STICKY_RESTORE_2;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_3 regnbif_gpu_RCC_PFC_STICKY_RESTORE_3;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_4 regnbif_gpu_RCC_PFC_STICKY_RESTORE_4;
typedef union nbif_gpu_RCC_PFC_STICKY_RESTORE_5 regnbif_gpu_RCC_PFC_STICKY_RESTORE_5;
typedef union nbif_gpu_RCC_PFC_AUXPWR_CNTL regnbif_gpu_RCC_PFC_AUXPWR_CNTL;
typedef union IH_VMID_0_LUT regIH_VMID_0_LUT;
typedef union IH_VMID_1_LUT regIH_VMID_1_LUT;
typedef union IH_VMID_2_LUT regIH_VMID_2_LUT;
typedef union IH_VMID_3_LUT regIH_VMID_3_LUT;
typedef union IH_VMID_4_LUT regIH_VMID_4_LUT;
typedef union IH_VMID_5_LUT regIH_VMID_5_LUT;
typedef union IH_VMID_6_LUT regIH_VMID_6_LUT;
typedef union IH_VMID_7_LUT regIH_VMID_7_LUT;
typedef union IH_VMID_8_LUT regIH_VMID_8_LUT;
typedef union IH_VMID_9_LUT regIH_VMID_9_LUT;
typedef union IH_VMID_10_LUT regIH_VMID_10_LUT;
typedef union IH_VMID_11_LUT regIH_VMID_11_LUT;
typedef union IH_VMID_12_LUT regIH_VMID_12_LUT;
typedef union IH_VMID_13_LUT regIH_VMID_13_LUT;
typedef union IH_VMID_14_LUT regIH_VMID_14_LUT;
typedef union IH_VMID_15_LUT regIH_VMID_15_LUT;
typedef union IH_VMID_0_LUT_MM regIH_VMID_0_LUT_MM;
typedef union IH_VMID_1_LUT_MM regIH_VMID_1_LUT_MM;
typedef union IH_VMID_2_LUT_MM regIH_VMID_2_LUT_MM;
typedef union IH_VMID_3_LUT_MM regIH_VMID_3_LUT_MM;
typedef union IH_VMID_4_LUT_MM regIH_VMID_4_LUT_MM;
typedef union IH_VMID_5_LUT_MM regIH_VMID_5_LUT_MM;
typedef union IH_VMID_6_LUT_MM regIH_VMID_6_LUT_MM;
typedef union IH_VMID_7_LUT_MM regIH_VMID_7_LUT_MM;
typedef union IH_VMID_8_LUT_MM regIH_VMID_8_LUT_MM;
typedef union IH_VMID_9_LUT_MM regIH_VMID_9_LUT_MM;
typedef union IH_VMID_10_LUT_MM regIH_VMID_10_LUT_MM;
typedef union IH_VMID_11_LUT_MM regIH_VMID_11_LUT_MM;
typedef union IH_VMID_12_LUT_MM regIH_VMID_12_LUT_MM;
typedef union IH_VMID_13_LUT_MM regIH_VMID_13_LUT_MM;
typedef union IH_VMID_14_LUT_MM regIH_VMID_14_LUT_MM;
typedef union IH_VMID_15_LUT_MM regIH_VMID_15_LUT_MM;
typedef union IH_COOKIE_0 regIH_COOKIE_0;
typedef union IH_COOKIE_1 regIH_COOKIE_1;
typedef union IH_COOKIE_2 regIH_COOKIE_2;
typedef union IH_COOKIE_3 regIH_COOKIE_3;
typedef union IH_COOKIE_4 regIH_COOKIE_4;
typedef union IH_COOKIE_5 regIH_COOKIE_5;
typedef union IH_COOKIE_6 regIH_COOKIE_6;
typedef union IH_COOKIE_7 regIH_COOKIE_7;
typedef union IH_REGISTER_LAST_PART0 regIH_REGISTER_LAST_PART0;
typedef union IH_RB_CNTL regIH_RB_CNTL;
typedef union IH_RB_BASE regIH_RB_BASE;
typedef union IH_RB_BASE_HI regIH_RB_BASE_HI;
typedef union IH_RB_RPTR regIH_RB_RPTR;
typedef union IH_RB_WPTR regIH_RB_WPTR;
typedef union IH_RB_WPTR_ADDR_HI regIH_RB_WPTR_ADDR_HI;
typedef union IH_RB_WPTR_ADDR_LO regIH_RB_WPTR_ADDR_LO;
typedef union IH_DOORBELL_RPTR regIH_DOORBELL_RPTR;
typedef union IH_RB_CNTL_RING1 regIH_RB_CNTL_RING1;
typedef union IH_RB_BASE_RING1 regIH_RB_BASE_RING1;
typedef union IH_RB_BASE_HI_RING1 regIH_RB_BASE_HI_RING1;
typedef union IH_RB_RPTR_RING1 regIH_RB_RPTR_RING1;
typedef union IH_RB_WPTR_RING1 regIH_RB_WPTR_RING1;
typedef union IH_DOORBELL_RPTR_RING1 regIH_DOORBELL_RPTR_RING1;
typedef union IH_RB_CNTL_RING2 regIH_RB_CNTL_RING2;
typedef union IH_RB_BASE_RING2 regIH_RB_BASE_RING2;
typedef union IH_RB_BASE_HI_RING2 regIH_RB_BASE_HI_RING2;
typedef union IH_RB_RPTR_RING2 regIH_RB_RPTR_RING2;
typedef union IH_RB_WPTR_RING2 regIH_RB_WPTR_RING2;
typedef union IH_DOORBELL_RPTR_RING2 regIH_DOORBELL_RPTR_RING2;
typedef union IH_VERSION regIH_VERSION;
typedef union IH_CNTL regIH_CNTL;
typedef union IH_CNTL2 regIH_CNTL2;
typedef union IH_STATUS regIH_STATUS;
typedef union IH_PERFMON_CNTL regIH_PERFMON_CNTL;
typedef union IH_PERFCOUNTER0_RESULT regIH_PERFCOUNTER0_RESULT;
typedef union IH_PERFCOUNTER1_RESULT regIH_PERFCOUNTER1_RESULT;
typedef union IH_DEBUG regIH_DEBUG;
typedef union IH_DSM_MATCH_VALUE_BIT_31_0 regIH_DSM_MATCH_VALUE_BIT_31_0;
typedef union IH_DSM_MATCH_VALUE_BIT_63_32 regIH_DSM_MATCH_VALUE_BIT_63_32;
typedef union IH_DSM_MATCH_VALUE_BIT_95_64 regIH_DSM_MATCH_VALUE_BIT_95_64;
typedef union IH_DSM_MATCH_FIELD_CONTROL regIH_DSM_MATCH_FIELD_CONTROL;
typedef union IH_DSM_MATCH_DATA_CONTROL regIH_DSM_MATCH_DATA_CONTROL;
typedef union IH_DSM_MATCH_FCN_ID regIH_DSM_MATCH_FCN_ID;
typedef union IH_LIMIT_INT_RATE_CNTL regIH_LIMIT_INT_RATE_CNTL;
typedef union IH_VF_RB_STATUS regIH_VF_RB_STATUS;
typedef union IH_VF_RB_STATUS2 regIH_VF_RB_STATUS2;
typedef union IH_VF_RB1_STATUS regIH_VF_RB1_STATUS;
typedef union IH_VF_RB1_STATUS2 regIH_VF_RB1_STATUS2;
typedef union IH_VF_RB2_STATUS regIH_VF_RB2_STATUS;
typedef union IH_VF_RB2_STATUS2 regIH_VF_RB2_STATUS2;
typedef union IH_INT_FLOOD_CNTL regIH_INT_FLOOD_CNTL;
typedef union IH_RB0_INT_FLOOD_STATUS regIH_RB0_INT_FLOOD_STATUS;
typedef union IH_RB1_INT_FLOOD_STATUS regIH_RB1_INT_FLOOD_STATUS;
typedef union IH_RB2_INT_FLOOD_STATUS regIH_RB2_INT_FLOOD_STATUS;
typedef union IH_INT_FLOOD_STATUS regIH_INT_FLOOD_STATUS;
typedef union IH_STORM_CLIENT_LIST_CNTL regIH_STORM_CLIENT_LIST_CNTL;
typedef union IH_CLK_CTRL regIH_CLK_CTRL;
typedef union IH_INT_FLAGS regIH_INT_FLAGS;
typedef union IH_LAST_INT_INFO0 regIH_LAST_INT_INFO0;
typedef union IH_LAST_INT_INFO1 regIH_LAST_INT_INFO1;
typedef union IH_LAST_INT_INFO2 regIH_LAST_INT_INFO2;
typedef union IH_SCRATCH regIH_SCRATCH;
typedef union IH_CLIENT_CREDIT_ERROR regIH_CLIENT_CREDIT_ERROR;
typedef union IH_GPU_IOV_VIOLATION_LOG regIH_GPU_IOV_VIOLATION_LOG;
typedef union IH_COOKIE_REC_VIOLATION_LOG regIH_COOKIE_REC_VIOLATION_LOG;
typedef union IH_CREDIT_STATUS regIH_CREDIT_STATUS;
typedef union IH_MMHUB_ERROR regIH_MMHUB_ERROR;
typedef union IH_DEBUG_INDEX regIH_DEBUG_INDEX;
typedef union IH_DEBUG_DATA regIH_DEBUG_DATA;
typedef union IH_REGISTER_LAST_PART2 regIH_REGISTER_LAST_PART2;
typedef union IH_ACTIVE_FCN_ID regIH_ACTIVE_FCN_ID;
typedef union IH_VIRT_RESET_REQ regIH_VIRT_RESET_REQ;
typedef union IH_CLIENT_CFG regIH_CLIENT_CFG;
typedef union IH_CLIENT_CFG_INDEX regIH_CLIENT_CFG_INDEX;
typedef union IH_CLIENT_CFG_DATA regIH_CLIENT_CFG_DATA;
typedef union IH_CID_REMAP_INDEX regIH_CID_REMAP_INDEX;
typedef union IH_CID_REMAP_DATA regIH_CID_REMAP_DATA;
typedef union IH_CHICKEN regIH_CHICKEN;
typedef union IH_MMHUB_TLVL regIH_MMHUB_TLVL;
typedef union IH_REGISTER_LAST_PART1 regIH_REGISTER_LAST_PART1;
typedef union SEM_REQ_INPUT_0 regSEM_REQ_INPUT_0;
typedef union SEM_REQ_INPUT_1 regSEM_REQ_INPUT_1;
typedef union SEM_REQ_INPUT_2 regSEM_REQ_INPUT_2;
typedef union SEM_REQ_INPUT_3 regSEM_REQ_INPUT_3;
typedef union SEM_REGISTER_LAST_PART0 regSEM_REGISTER_LAST_PART0;
typedef union SEM_CLK_CTRL regSEM_CLK_CTRL;
typedef union SEM_UTC_CREDIT regSEM_UTC_CREDIT;
typedef union SEM_UTC_CONFIG regSEM_UTC_CONFIG;
typedef union SEM_UTCL2_TRAN_EN_LUT regSEM_UTCL2_TRAN_EN_LUT;
typedef union SEM_MCIF_CONFIG regSEM_MCIF_CONFIG;
typedef union SEM_PERFMON_CNTL regSEM_PERFMON_CNTL;
typedef union SEM_PERFCOUNTER0_RESULT regSEM_PERFCOUNTER0_RESULT;
typedef union SEM_PERFCOUNTER1_RESULT regSEM_PERFCOUNTER1_RESULT;
typedef union SEM_STATUS regSEM_STATUS;
typedef union SEM_MAILBOX_CLIENTCONFIG regSEM_MAILBOX_CLIENTCONFIG;
typedef union SEM_MAILBOX regSEM_MAILBOX;
typedef union SEM_MAILBOX_CONTROL regSEM_MAILBOX_CONTROL;
typedef union SEM_CHICKEN_BITS regSEM_CHICKEN_BITS;
typedef union SEM_MAILBOX_CLIENTCONFIG_EXTRA regSEM_MAILBOX_CLIENTCONFIG_EXTRA;
typedef union SEM_GPU_IOV_VIOLATION_LOG regSEM_GPU_IOV_VIOLATION_LOG;
typedef union SEM_OUTSTANDING_THRESHOLD regSEM_OUTSTANDING_THRESHOLD;
typedef union SEM_REGISTER_LAST_PART2 regSEM_REGISTER_LAST_PART2;
typedef union SEM_ACTIVE_FCN_ID regSEM_ACTIVE_FCN_ID;
typedef union SEM_VIRT_RESET_REQ regSEM_VIRT_RESET_REQ;
typedef union SEM_RESP_SDMA0 regSEM_RESP_SDMA0;
typedef union SEM_RESP_SDMA1 regSEM_RESP_SDMA1;
typedef union SEM_RESP_UVD regSEM_RESP_UVD;
typedef union SEM_RESP_VCE_0 regSEM_RESP_VCE_0;
typedef union SEM_RESP_ACP regSEM_RESP_ACP;
typedef union SEM_RESP_ISP regSEM_RESP_ISP;
typedef union SEM_RESP_VCE_1 regSEM_RESP_VCE_1;
typedef union SEM_RESP_VP8 regSEM_RESP_VP8;
typedef union SEM_RESP_GC regSEM_RESP_GC;
typedef union SEM_CID_REMAP_INDEX regSEM_CID_REMAP_INDEX;
typedef union SEM_CID_REMAP_DATA regSEM_CID_REMAP_DATA;
typedef union SEM_ATOMIC_OP_LUT regSEM_ATOMIC_OP_LUT;
typedef union SEM_EDC_CONFIG regSEM_EDC_CONFIG;
typedef union SEM_CHICKEN_BITS2 regSEM_CHICKEN_BITS2;
typedef union SEM_MMHUB_TLVL regSEM_MMHUB_TLVL;
typedef union SEM_REGISTER_LAST_PART1 regSEM_REGISTER_LAST_PART1;
typedef union SDMA0_UCODE_ADDR regSDMA0_UCODE_ADDR;
typedef union SDMA0_UCODE_DATA regSDMA0_UCODE_DATA;
typedef union SDMA0_REGISTER_SECURITY_CNTL regSDMA0_REGISTER_SECURITY_CNTL;
typedef union SDMA0_VM_CNTL regSDMA0_VM_CNTL;
typedef union SDMA0_VM_CTX_LO regSDMA0_VM_CTX_LO;
typedef union SDMA0_VM_CTX_HI regSDMA0_VM_CTX_HI;
typedef union SDMA0_ACTIVE_FCN_ID regSDMA0_ACTIVE_FCN_ID;
typedef union SDMA0_VM_CTX_CNTL regSDMA0_VM_CTX_CNTL;
typedef union SDMA0_VIRT_RESET_REQ regSDMA0_VIRT_RESET_REQ;
typedef union SDMA0_CONTEXT_REG_TYPE0 regSDMA0_CONTEXT_REG_TYPE0;
typedef union SDMA0_CONTEXT_REG_TYPE1 regSDMA0_CONTEXT_REG_TYPE1;
typedef union SDMA0_CONTEXT_REG_TYPE2 regSDMA0_CONTEXT_REG_TYPE2;
typedef union SDMA0_CONTEXT_REG_TYPE3 regSDMA0_CONTEXT_REG_TYPE3;
typedef union SDMA0_PUB_REG_TYPE0 regSDMA0_PUB_REG_TYPE0;
typedef union SDMA0_PUB_REG_TYPE1 regSDMA0_PUB_REG_TYPE1;
typedef union SDMA0_PUB_REG_TYPE2 regSDMA0_PUB_REG_TYPE2;
typedef union SDMA0_PUB_REG_TYPE3 regSDMA0_PUB_REG_TYPE3;
typedef union SDMA0_CONTEXT_GROUP_BOUNDARY regSDMA0_CONTEXT_GROUP_BOUNDARY;
typedef union SDMA0_POWER_CNTL regSDMA0_POWER_CNTL;
typedef union SDMA0_CLK_CTRL regSDMA0_CLK_CTRL;
typedef union SDMA0_CNTL regSDMA0_CNTL;
typedef union SDMA0_CHICKEN_BITS regSDMA0_CHICKEN_BITS;
typedef union SDMA0_GB_ADDR_CONFIG regSDMA0_GB_ADDR_CONFIG;
typedef union SDMA0_GB_ADDR_CONFIG_READ regSDMA0_GB_ADDR_CONFIG_READ;
typedef union SDMA0_RB_RPTR_FETCH_HI regSDMA0_RB_RPTR_FETCH_HI;
typedef union SDMA0_SEM_WAIT_FAIL_TIMER_CNTL regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL;
typedef union SDMA0_RB_RPTR_FETCH regSDMA0_RB_RPTR_FETCH;
typedef union SDMA0_IB_OFFSET_FETCH regSDMA0_IB_OFFSET_FETCH;
typedef union SDMA0_PROGRAM regSDMA0_PROGRAM;
typedef union SDMA0_STATUS_REG regSDMA0_STATUS_REG;
typedef union SDMA0_STATUS1_REG regSDMA0_STATUS1_REG;
typedef union SDMA0_RD_BURST_CNTL regSDMA0_RD_BURST_CNTL;
typedef union SDMA0_HBM_PAGE_CONFIG regSDMA0_HBM_PAGE_CONFIG;
typedef union SDMA0_UCODE_CHECKSUM regSDMA0_UCODE_CHECKSUM;
typedef union SDMA0_F32_CNTL regSDMA0_F32_CNTL;
typedef union SDMA0_FREEZE regSDMA0_FREEZE;
typedef union SDMA0_PHASE0_QUANTUM regSDMA0_PHASE0_QUANTUM;
typedef union SDMA0_PHASE1_QUANTUM regSDMA0_PHASE1_QUANTUM;
typedef union SDMA_POWER_GATING regSDMA_POWER_GATING;
typedef union SDMA_PGFSM_CONFIG regSDMA_PGFSM_CONFIG;
typedef union SDMA_PGFSM_WRITE regSDMA_PGFSM_WRITE;
typedef union SDMA_PGFSM_READ regSDMA_PGFSM_READ;
typedef union SDMA0_EDC_CONFIG regSDMA0_EDC_CONFIG;
typedef union SDMA0_BA_THRESHOLD regSDMA0_BA_THRESHOLD;
typedef union SDMA0_ID regSDMA0_ID;
typedef union SDMA0_VERSION regSDMA0_VERSION;
typedef union SDMA0_EDC_COUNTER regSDMA0_EDC_COUNTER;
typedef union SDMA0_EDC_COUNTER_CLEAR regSDMA0_EDC_COUNTER_CLEAR;
typedef union SDMA0_STATUS2_REG regSDMA0_STATUS2_REG;
typedef union SDMA0_ATOMIC_CNTL regSDMA0_ATOMIC_CNTL;
typedef union SDMA0_ATOMIC_PREOP_LO regSDMA0_ATOMIC_PREOP_LO;
typedef union SDMA0_ATOMIC_PREOP_HI regSDMA0_ATOMIC_PREOP_HI;
typedef union SDMA0_UTCL1_CNTL regSDMA0_UTCL1_CNTL;
typedef union SDMA0_UTCL1_WATERMK regSDMA0_UTCL1_WATERMK;
typedef union SDMA0_UTCL1_RD_STATUS regSDMA0_UTCL1_RD_STATUS;
typedef union SDMA0_UTCL1_WR_STATUS regSDMA0_UTCL1_WR_STATUS;
typedef union SDMA0_UTCL1_INV0 regSDMA0_UTCL1_INV0;
typedef union SDMA0_UTCL1_INV1 regSDMA0_UTCL1_INV1;
typedef union SDMA0_UTCL1_INV2 regSDMA0_UTCL1_INV2;
typedef union SDMA0_UTCL1_RD_XNACK0 regSDMA0_UTCL1_RD_XNACK0;
typedef union SDMA0_UTCL1_RD_XNACK1 regSDMA0_UTCL1_RD_XNACK1;
typedef union SDMA0_UTCL1_WR_XNACK0 regSDMA0_UTCL1_WR_XNACK0;
typedef union SDMA0_UTCL1_WR_XNACK1 regSDMA0_UTCL1_WR_XNACK1;
typedef union SDMA0_UTCL1_TIMEOUT regSDMA0_UTCL1_TIMEOUT;
typedef union SDMA0_UTCL1_PAGE regSDMA0_UTCL1_PAGE;
typedef union SDMA0_POWER_CNTL_IDLE regSDMA0_POWER_CNTL_IDLE;
typedef union SDMA0_RELAX_ORDERING_LUT regSDMA0_RELAX_ORDERING_LUT;
typedef union SDMA0_CHICKEN_BITS_2 regSDMA0_CHICKEN_BITS_2;
typedef union SDMA0_STATUS3_REG regSDMA0_STATUS3_REG;
typedef union SDMA0_PHYSICAL_ADDR_LO regSDMA0_PHYSICAL_ADDR_LO;
typedef union SDMA0_PHYSICAL_ADDR_HI regSDMA0_PHYSICAL_ADDR_HI;
typedef union SDMA0_PHASE2_QUANTUM regSDMA0_PHASE2_QUANTUM;
typedef union SDMA0_ERROR_LOG regSDMA0_ERROR_LOG;
typedef union SDMA0_PUB_DUMMY_REG0 regSDMA0_PUB_DUMMY_REG0;
typedef union SDMA0_PUB_DUMMY_REG1 regSDMA0_PUB_DUMMY_REG1;
typedef union SDMA0_PUB_DUMMY_REG2 regSDMA0_PUB_DUMMY_REG2;
typedef union SDMA0_PUB_DUMMY_REG3 regSDMA0_PUB_DUMMY_REG3;
typedef union SDMA0_F32_COUNTER regSDMA0_F32_COUNTER;
typedef union SDMA0_UNBREAKABLE regSDMA0_UNBREAKABLE;
typedef union SDMA0_PERFMON_CNTL regSDMA0_PERFMON_CNTL;
typedef union SDMA0_PERFCOUNTER0_RESULT regSDMA0_PERFCOUNTER0_RESULT;
typedef union SDMA0_PERFCOUNTER1_RESULT regSDMA0_PERFCOUNTER1_RESULT;
typedef union SDMA0_PERFCOUNTER_TAG_DELAY_RANGE regSDMA0_PERFCOUNTER_TAG_DELAY_RANGE;
typedef union SDMA0_CRD_CNTL regSDMA0_CRD_CNTL;
typedef union SDMA0_MMHUB_TRUSTLVL regSDMA0_MMHUB_TRUSTLVL;
typedef union SDMA0_GPU_IOV_VIOLATION_LOG regSDMA0_GPU_IOV_VIOLATION_LOG;
typedef union SDMA0_ULV_CNTL regSDMA0_ULV_CNTL;
typedef union SDMA0_EA_DBIT_ADDR_DATA regSDMA0_EA_DBIT_ADDR_DATA;
typedef union SDMA0_EA_DBIT_ADDR_INDEX regSDMA0_EA_DBIT_ADDR_INDEX;
typedef union SDMA0_GFX_RB_CNTL regSDMA0_GFX_RB_CNTL;
typedef union SDMA0_GFX_RB_BASE regSDMA0_GFX_RB_BASE;
typedef union SDMA0_GFX_RB_BASE_HI regSDMA0_GFX_RB_BASE_HI;
typedef union SDMA0_GFX_RB_RPTR regSDMA0_GFX_RB_RPTR;
typedef union SDMA0_GFX_RB_RPTR_HI regSDMA0_GFX_RB_RPTR_HI;
typedef union SDMA0_GFX_RB_WPTR regSDMA0_GFX_RB_WPTR;
typedef union SDMA0_GFX_RB_WPTR_HI regSDMA0_GFX_RB_WPTR_HI;
typedef union SDMA0_GFX_RB_WPTR_POLL_CNTL regSDMA0_GFX_RB_WPTR_POLL_CNTL;
typedef union SDMA0_GFX_RB_RPTR_ADDR_HI regSDMA0_GFX_RB_RPTR_ADDR_HI;
typedef union SDMA0_GFX_RB_RPTR_ADDR_LO regSDMA0_GFX_RB_RPTR_ADDR_LO;
typedef union SDMA0_GFX_IB_CNTL regSDMA0_GFX_IB_CNTL;
typedef union SDMA0_GFX_IB_RPTR regSDMA0_GFX_IB_RPTR;
typedef union SDMA0_GFX_IB_OFFSET regSDMA0_GFX_IB_OFFSET;
typedef union SDMA0_GFX_IB_BASE_LO regSDMA0_GFX_IB_BASE_LO;
typedef union SDMA0_GFX_IB_BASE_HI regSDMA0_GFX_IB_BASE_HI;
typedef union SDMA0_GFX_IB_SIZE regSDMA0_GFX_IB_SIZE;
typedef union SDMA0_GFX_SKIP_CNTL regSDMA0_GFX_SKIP_CNTL;
typedef union SDMA0_GFX_CONTEXT_STATUS regSDMA0_GFX_CONTEXT_STATUS;
typedef union SDMA0_GFX_DOORBELL regSDMA0_GFX_DOORBELL;
typedef union SDMA0_GFX_CONTEXT_CNTL regSDMA0_GFX_CONTEXT_CNTL;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY0 regSDMA0_GFX_DRM_WRAPPEDKEY0;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY1 regSDMA0_GFX_DRM_WRAPPEDKEY1;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY2 regSDMA0_GFX_DRM_WRAPPEDKEY2;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY3 regSDMA0_GFX_DRM_WRAPPEDKEY3;
typedef union SDMA0_GFX_DRM_COUNTERKEY0 regSDMA0_GFX_DRM_COUNTERKEY0;
typedef union SDMA0_GFX_DRM_COUNTERKEY1 regSDMA0_GFX_DRM_COUNTERKEY1;
typedef union SDMA0_GFX_DRM_COUNTERKEY2 regSDMA0_GFX_DRM_COUNTERKEY2;
typedef union SDMA0_GFX_DRM_COUNTERKEY3 regSDMA0_GFX_DRM_COUNTERKEY3;
typedef union SDMA0_GFX_DRM_COUNTERDATA0 regSDMA0_GFX_DRM_COUNTERDATA0;
typedef union SDMA0_GFX_DRM_COUNTERDATA1 regSDMA0_GFX_DRM_COUNTERDATA1;
typedef union SDMA0_GFX_DRM_COUNTERDATA2 regSDMA0_GFX_DRM_COUNTERDATA2;
typedef union SDMA0_GFX_DRM_COUNTERDATA3 regSDMA0_GFX_DRM_COUNTERDATA3;
typedef union SDMA0_GFX_DRM_OFFSET regSDMA0_GFX_DRM_OFFSET;
typedef union SDMA0_GFX_DRM_IVLOAD0 regSDMA0_GFX_DRM_IVLOAD0;
typedef union SDMA0_GFX_DRM_IVLOAD1 regSDMA0_GFX_DRM_IVLOAD1;
typedef union SDMA0_GFX_DRM_IVLOAD2 regSDMA0_GFX_DRM_IVLOAD2;
typedef union SDMA0_GFX_DRM_IVLOAD3 regSDMA0_GFX_DRM_IVLOAD3;
typedef union SDMA0_GFX_DRM_IVLOAD4 regSDMA0_GFX_DRM_IVLOAD4;
typedef union SDMA0_GFX_DRM_UNROLLKEY regSDMA0_GFX_DRM_UNROLLKEY;
typedef union SDMA0_GFX_AES regSDMA0_GFX_AES;
typedef union SDMA0_GFX_STATUS regSDMA0_GFX_STATUS;
typedef union SDMA0_GFX_DOORBELL_LOG regSDMA0_GFX_DOORBELL_LOG;
typedef union SDMA0_GFX_WATERMARK regSDMA0_GFX_WATERMARK;
typedef union SDMA0_GFX_DOORBELL_OFFSET regSDMA0_GFX_DOORBELL_OFFSET;
typedef union SDMA0_GFX_CSA_ADDR_LO regSDMA0_GFX_CSA_ADDR_LO;
typedef union SDMA0_GFX_CSA_ADDR_HI regSDMA0_GFX_CSA_ADDR_HI;
typedef union SDMA0_GFX_IB_SUB_REMAIN regSDMA0_GFX_IB_SUB_REMAIN;
typedef union SDMA0_GFX_PREEMPT regSDMA0_GFX_PREEMPT;
typedef union SDMA0_GFX_DUMMY_REG regSDMA0_GFX_DUMMY_REG;
typedef union SDMA0_GFX_RB_WPTR_POLL_ADDR_HI regSDMA0_GFX_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA0_GFX_RB_WPTR_POLL_ADDR_LO regSDMA0_GFX_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA0_GFX_RB_AQL_CNTL regSDMA0_GFX_RB_AQL_CNTL;
typedef union SDMA0_GFX_MINOR_PTR_UPDATE regSDMA0_GFX_MINOR_PTR_UPDATE;
typedef union SDMA0_GFX_MIDCMD_DATA0 regSDMA0_GFX_MIDCMD_DATA0;
typedef union SDMA0_GFX_MIDCMD_DATA1 regSDMA0_GFX_MIDCMD_DATA1;
typedef union SDMA0_GFX_MIDCMD_DATA2 regSDMA0_GFX_MIDCMD_DATA2;
typedef union SDMA0_GFX_MIDCMD_DATA3 regSDMA0_GFX_MIDCMD_DATA3;
typedef union SDMA0_GFX_MIDCMD_DATA4 regSDMA0_GFX_MIDCMD_DATA4;
typedef union SDMA0_GFX_MIDCMD_DATA5 regSDMA0_GFX_MIDCMD_DATA5;
typedef union SDMA0_GFX_MIDCMD_DATA6 regSDMA0_GFX_MIDCMD_DATA6;
typedef union SDMA0_GFX_MIDCMD_DATA7 regSDMA0_GFX_MIDCMD_DATA7;
typedef union SDMA0_GFX_MIDCMD_DATA8 regSDMA0_GFX_MIDCMD_DATA8;
typedef union SDMA0_GFX_MIDCMD_CNTL regSDMA0_GFX_MIDCMD_CNTL;
typedef union SDMA0_PAGE_RB_CNTL regSDMA0_PAGE_RB_CNTL;
typedef union SDMA0_PAGE_RB_BASE regSDMA0_PAGE_RB_BASE;
typedef union SDMA0_PAGE_RB_BASE_HI regSDMA0_PAGE_RB_BASE_HI;
typedef union SDMA0_PAGE_RB_RPTR regSDMA0_PAGE_RB_RPTR;
typedef union SDMA0_PAGE_RB_RPTR_HI regSDMA0_PAGE_RB_RPTR_HI;
typedef union SDMA0_PAGE_RB_WPTR regSDMA0_PAGE_RB_WPTR;
typedef union SDMA0_PAGE_RB_WPTR_HI regSDMA0_PAGE_RB_WPTR_HI;
typedef union SDMA0_PAGE_RB_WPTR_POLL_CNTL regSDMA0_PAGE_RB_WPTR_POLL_CNTL;
typedef union SDMA0_PAGE_RB_RPTR_ADDR_HI regSDMA0_PAGE_RB_RPTR_ADDR_HI;
typedef union SDMA0_PAGE_RB_RPTR_ADDR_LO regSDMA0_PAGE_RB_RPTR_ADDR_LO;
typedef union SDMA0_PAGE_IB_CNTL regSDMA0_PAGE_IB_CNTL;
typedef union SDMA0_PAGE_IB_RPTR regSDMA0_PAGE_IB_RPTR;
typedef union SDMA0_PAGE_IB_OFFSET regSDMA0_PAGE_IB_OFFSET;
typedef union SDMA0_PAGE_IB_BASE_LO regSDMA0_PAGE_IB_BASE_LO;
typedef union SDMA0_PAGE_IB_BASE_HI regSDMA0_PAGE_IB_BASE_HI;
typedef union SDMA0_PAGE_IB_SIZE regSDMA0_PAGE_IB_SIZE;
typedef union SDMA0_PAGE_SKIP_CNTL regSDMA0_PAGE_SKIP_CNTL;
typedef union SDMA0_PAGE_CONTEXT_STATUS regSDMA0_PAGE_CONTEXT_STATUS;
typedef union SDMA0_PAGE_DOORBELL regSDMA0_PAGE_DOORBELL;
typedef union SDMA0_PAGE_STATUS regSDMA0_PAGE_STATUS;
typedef union SDMA0_PAGE_DOORBELL_LOG regSDMA0_PAGE_DOORBELL_LOG;
typedef union SDMA0_PAGE_WATERMARK regSDMA0_PAGE_WATERMARK;
typedef union SDMA0_PAGE_DOORBELL_OFFSET regSDMA0_PAGE_DOORBELL_OFFSET;
typedef union SDMA0_PAGE_CSA_ADDR_LO regSDMA0_PAGE_CSA_ADDR_LO;
typedef union SDMA0_PAGE_CSA_ADDR_HI regSDMA0_PAGE_CSA_ADDR_HI;
typedef union SDMA0_PAGE_IB_SUB_REMAIN regSDMA0_PAGE_IB_SUB_REMAIN;
typedef union SDMA0_PAGE_PREEMPT regSDMA0_PAGE_PREEMPT;
typedef union SDMA0_PAGE_DUMMY_REG regSDMA0_PAGE_DUMMY_REG;
typedef union SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI regSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO regSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA0_PAGE_RB_AQL_CNTL regSDMA0_PAGE_RB_AQL_CNTL;
typedef union SDMA0_PAGE_MINOR_PTR_UPDATE regSDMA0_PAGE_MINOR_PTR_UPDATE;
typedef union SDMA0_PAGE_MIDCMD_DATA0 regSDMA0_PAGE_MIDCMD_DATA0;
typedef union SDMA0_PAGE_MIDCMD_DATA1 regSDMA0_PAGE_MIDCMD_DATA1;
typedef union SDMA0_PAGE_MIDCMD_DATA2 regSDMA0_PAGE_MIDCMD_DATA2;
typedef union SDMA0_PAGE_MIDCMD_DATA3 regSDMA0_PAGE_MIDCMD_DATA3;
typedef union SDMA0_PAGE_MIDCMD_DATA4 regSDMA0_PAGE_MIDCMD_DATA4;
typedef union SDMA0_PAGE_MIDCMD_DATA5 regSDMA0_PAGE_MIDCMD_DATA5;
typedef union SDMA0_PAGE_MIDCMD_DATA6 regSDMA0_PAGE_MIDCMD_DATA6;
typedef union SDMA0_PAGE_MIDCMD_DATA7 regSDMA0_PAGE_MIDCMD_DATA7;
typedef union SDMA0_PAGE_MIDCMD_DATA8 regSDMA0_PAGE_MIDCMD_DATA8;
typedef union SDMA0_PAGE_MIDCMD_CNTL regSDMA0_PAGE_MIDCMD_CNTL;
typedef union SDMA0_RLC0_RB_CNTL regSDMA0_RLC0_RB_CNTL;
typedef union SDMA0_RLC0_RB_BASE regSDMA0_RLC0_RB_BASE;
typedef union SDMA0_RLC0_RB_BASE_HI regSDMA0_RLC0_RB_BASE_HI;
typedef union SDMA0_RLC0_RB_RPTR regSDMA0_RLC0_RB_RPTR;
typedef union SDMA0_RLC0_RB_RPTR_HI regSDMA0_RLC0_RB_RPTR_HI;
typedef union SDMA0_RLC0_RB_WPTR regSDMA0_RLC0_RB_WPTR;
typedef union SDMA0_RLC0_RB_WPTR_HI regSDMA0_RLC0_RB_WPTR_HI;
typedef union SDMA0_RLC0_RB_WPTR_POLL_CNTL regSDMA0_RLC0_RB_WPTR_POLL_CNTL;
typedef union SDMA0_RLC0_RB_RPTR_ADDR_HI regSDMA0_RLC0_RB_RPTR_ADDR_HI;
typedef union SDMA0_RLC0_RB_RPTR_ADDR_LO regSDMA0_RLC0_RB_RPTR_ADDR_LO;
typedef union SDMA0_RLC0_IB_CNTL regSDMA0_RLC0_IB_CNTL;
typedef union SDMA0_RLC0_IB_RPTR regSDMA0_RLC0_IB_RPTR;
typedef union SDMA0_RLC0_IB_OFFSET regSDMA0_RLC0_IB_OFFSET;
typedef union SDMA0_RLC0_IB_BASE_LO regSDMA0_RLC0_IB_BASE_LO;
typedef union SDMA0_RLC0_IB_BASE_HI regSDMA0_RLC0_IB_BASE_HI;
typedef union SDMA0_RLC0_IB_SIZE regSDMA0_RLC0_IB_SIZE;
typedef union SDMA0_RLC0_SKIP_CNTL regSDMA0_RLC0_SKIP_CNTL;
typedef union SDMA0_RLC0_CONTEXT_STATUS regSDMA0_RLC0_CONTEXT_STATUS;
typedef union SDMA0_RLC0_DOORBELL regSDMA0_RLC0_DOORBELL;
typedef union SDMA0_RLC0_STATUS regSDMA0_RLC0_STATUS;
typedef union SDMA0_RLC0_DOORBELL_LOG regSDMA0_RLC0_DOORBELL_LOG;
typedef union SDMA0_RLC0_WATERMARK regSDMA0_RLC0_WATERMARK;
typedef union SDMA0_RLC0_DOORBELL_OFFSET regSDMA0_RLC0_DOORBELL_OFFSET;
typedef union SDMA0_RLC0_CSA_ADDR_LO regSDMA0_RLC0_CSA_ADDR_LO;
typedef union SDMA0_RLC0_CSA_ADDR_HI regSDMA0_RLC0_CSA_ADDR_HI;
typedef union SDMA0_RLC0_IB_SUB_REMAIN regSDMA0_RLC0_IB_SUB_REMAIN;
typedef union SDMA0_RLC0_PREEMPT regSDMA0_RLC0_PREEMPT;
typedef union SDMA0_RLC0_DUMMY_REG regSDMA0_RLC0_DUMMY_REG;
typedef union SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI regSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO regSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA0_RLC0_RB_AQL_CNTL regSDMA0_RLC0_RB_AQL_CNTL;
typedef union SDMA0_RLC0_MINOR_PTR_UPDATE regSDMA0_RLC0_MINOR_PTR_UPDATE;
typedef union SDMA0_RLC0_MIDCMD_DATA0 regSDMA0_RLC0_MIDCMD_DATA0;
typedef union SDMA0_RLC0_MIDCMD_DATA1 regSDMA0_RLC0_MIDCMD_DATA1;
typedef union SDMA0_RLC0_MIDCMD_DATA2 regSDMA0_RLC0_MIDCMD_DATA2;
typedef union SDMA0_RLC0_MIDCMD_DATA3 regSDMA0_RLC0_MIDCMD_DATA3;
typedef union SDMA0_RLC0_MIDCMD_DATA4 regSDMA0_RLC0_MIDCMD_DATA4;
typedef union SDMA0_RLC0_MIDCMD_DATA5 regSDMA0_RLC0_MIDCMD_DATA5;
typedef union SDMA0_RLC0_MIDCMD_DATA6 regSDMA0_RLC0_MIDCMD_DATA6;
typedef union SDMA0_RLC0_MIDCMD_DATA7 regSDMA0_RLC0_MIDCMD_DATA7;
typedef union SDMA0_RLC0_MIDCMD_DATA8 regSDMA0_RLC0_MIDCMD_DATA8;
typedef union SDMA0_RLC0_MIDCMD_CNTL regSDMA0_RLC0_MIDCMD_CNTL;
typedef union SDMA0_RLC1_RB_CNTL regSDMA0_RLC1_RB_CNTL;
typedef union SDMA0_RLC1_RB_BASE regSDMA0_RLC1_RB_BASE;
typedef union SDMA0_RLC1_RB_BASE_HI regSDMA0_RLC1_RB_BASE_HI;
typedef union SDMA0_RLC1_RB_RPTR regSDMA0_RLC1_RB_RPTR;
typedef union SDMA0_RLC1_RB_RPTR_HI regSDMA0_RLC1_RB_RPTR_HI;
typedef union SDMA0_RLC1_RB_WPTR regSDMA0_RLC1_RB_WPTR;
typedef union SDMA0_RLC1_RB_WPTR_HI regSDMA0_RLC1_RB_WPTR_HI;
typedef union SDMA0_RLC1_RB_WPTR_POLL_CNTL regSDMA0_RLC1_RB_WPTR_POLL_CNTL;
typedef union SDMA0_RLC1_RB_RPTR_ADDR_HI regSDMA0_RLC1_RB_RPTR_ADDR_HI;
typedef union SDMA0_RLC1_RB_RPTR_ADDR_LO regSDMA0_RLC1_RB_RPTR_ADDR_LO;
typedef union SDMA0_RLC1_IB_CNTL regSDMA0_RLC1_IB_CNTL;
typedef union SDMA0_RLC1_IB_RPTR regSDMA0_RLC1_IB_RPTR;
typedef union SDMA0_RLC1_IB_OFFSET regSDMA0_RLC1_IB_OFFSET;
typedef union SDMA0_RLC1_IB_BASE_LO regSDMA0_RLC1_IB_BASE_LO;
typedef union SDMA0_RLC1_IB_BASE_HI regSDMA0_RLC1_IB_BASE_HI;
typedef union SDMA0_RLC1_IB_SIZE regSDMA0_RLC1_IB_SIZE;
typedef union SDMA0_RLC1_SKIP_CNTL regSDMA0_RLC1_SKIP_CNTL;
typedef union SDMA0_RLC1_CONTEXT_STATUS regSDMA0_RLC1_CONTEXT_STATUS;
typedef union SDMA0_RLC1_DOORBELL regSDMA0_RLC1_DOORBELL;
typedef union SDMA0_RLC1_STATUS regSDMA0_RLC1_STATUS;
typedef union SDMA0_RLC1_DOORBELL_LOG regSDMA0_RLC1_DOORBELL_LOG;
typedef union SDMA0_RLC1_WATERMARK regSDMA0_RLC1_WATERMARK;
typedef union SDMA0_RLC1_DOORBELL_OFFSET regSDMA0_RLC1_DOORBELL_OFFSET;
typedef union SDMA0_RLC1_CSA_ADDR_LO regSDMA0_RLC1_CSA_ADDR_LO;
typedef union SDMA0_RLC1_CSA_ADDR_HI regSDMA0_RLC1_CSA_ADDR_HI;
typedef union SDMA0_RLC1_IB_SUB_REMAIN regSDMA0_RLC1_IB_SUB_REMAIN;
typedef union SDMA0_RLC1_PREEMPT regSDMA0_RLC1_PREEMPT;
typedef union SDMA0_RLC1_DUMMY_REG regSDMA0_RLC1_DUMMY_REG;
typedef union SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI regSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO regSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA0_RLC1_RB_AQL_CNTL regSDMA0_RLC1_RB_AQL_CNTL;
typedef union SDMA0_RLC1_MINOR_PTR_UPDATE regSDMA0_RLC1_MINOR_PTR_UPDATE;
typedef union SDMA0_RLC1_MIDCMD_DATA0 regSDMA0_RLC1_MIDCMD_DATA0;
typedef union SDMA0_RLC1_MIDCMD_DATA1 regSDMA0_RLC1_MIDCMD_DATA1;
typedef union SDMA0_RLC1_MIDCMD_DATA2 regSDMA0_RLC1_MIDCMD_DATA2;
typedef union SDMA0_RLC1_MIDCMD_DATA3 regSDMA0_RLC1_MIDCMD_DATA3;
typedef union SDMA0_RLC1_MIDCMD_DATA4 regSDMA0_RLC1_MIDCMD_DATA4;
typedef union SDMA0_RLC1_MIDCMD_DATA5 regSDMA0_RLC1_MIDCMD_DATA5;
typedef union SDMA0_RLC1_MIDCMD_DATA6 regSDMA0_RLC1_MIDCMD_DATA6;
typedef union SDMA0_RLC1_MIDCMD_DATA7 regSDMA0_RLC1_MIDCMD_DATA7;
typedef union SDMA0_RLC1_MIDCMD_DATA8 regSDMA0_RLC1_MIDCMD_DATA8;
typedef union SDMA0_RLC1_MIDCMD_CNTL regSDMA0_RLC1_MIDCMD_CNTL;
typedef union SDMA1_UCODE_ADDR regSDMA1_UCODE_ADDR;
typedef union SDMA1_UCODE_DATA regSDMA1_UCODE_DATA;
typedef union SDMA1_REGISTER_SECURITY_CNTL regSDMA1_REGISTER_SECURITY_CNTL;
typedef union SDMA1_VM_CNTL regSDMA1_VM_CNTL;
typedef union SDMA1_VM_CTX_LO regSDMA1_VM_CTX_LO;
typedef union SDMA1_VM_CTX_HI regSDMA1_VM_CTX_HI;
typedef union SDMA1_ACTIVE_FCN_ID regSDMA1_ACTIVE_FCN_ID;
typedef union SDMA1_VM_CTX_CNTL regSDMA1_VM_CTX_CNTL;
typedef union SDMA1_VIRT_RESET_REQ regSDMA1_VIRT_RESET_REQ;
typedef union SDMA1_CONTEXT_REG_TYPE0 regSDMA1_CONTEXT_REG_TYPE0;
typedef union SDMA1_CONTEXT_REG_TYPE1 regSDMA1_CONTEXT_REG_TYPE1;
typedef union SDMA1_CONTEXT_REG_TYPE2 regSDMA1_CONTEXT_REG_TYPE2;
typedef union SDMA1_CONTEXT_REG_TYPE3 regSDMA1_CONTEXT_REG_TYPE3;
typedef union SDMA1_PUB_REG_TYPE0 regSDMA1_PUB_REG_TYPE0;
typedef union SDMA1_PUB_REG_TYPE1 regSDMA1_PUB_REG_TYPE1;
typedef union SDMA1_PUB_REG_TYPE2 regSDMA1_PUB_REG_TYPE2;
typedef union SDMA1_PUB_REG_TYPE3 regSDMA1_PUB_REG_TYPE3;
typedef union SDMA1_CONTEXT_GROUP_BOUNDARY regSDMA1_CONTEXT_GROUP_BOUNDARY;
typedef union SDMA1_POWER_CNTL regSDMA1_POWER_CNTL;
typedef union SDMA1_CLK_CTRL regSDMA1_CLK_CTRL;
typedef union SDMA1_CNTL regSDMA1_CNTL;
typedef union SDMA1_CHICKEN_BITS regSDMA1_CHICKEN_BITS;
typedef union SDMA1_GB_ADDR_CONFIG regSDMA1_GB_ADDR_CONFIG;
typedef union SDMA1_GB_ADDR_CONFIG_READ regSDMA1_GB_ADDR_CONFIG_READ;
typedef union SDMA1_RB_RPTR_FETCH_HI regSDMA1_RB_RPTR_FETCH_HI;
typedef union SDMA1_SEM_WAIT_FAIL_TIMER_CNTL regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL;
typedef union SDMA1_RB_RPTR_FETCH regSDMA1_RB_RPTR_FETCH;
typedef union SDMA1_IB_OFFSET_FETCH regSDMA1_IB_OFFSET_FETCH;
typedef union SDMA1_PROGRAM regSDMA1_PROGRAM;
typedef union SDMA1_STATUS_REG regSDMA1_STATUS_REG;
typedef union SDMA1_STATUS1_REG regSDMA1_STATUS1_REG;
typedef union SDMA1_RD_BURST_CNTL regSDMA1_RD_BURST_CNTL;
typedef union SDMA1_HBM_PAGE_CONFIG regSDMA1_HBM_PAGE_CONFIG;
typedef union SDMA1_UCODE_CHECKSUM regSDMA1_UCODE_CHECKSUM;
typedef union SDMA1_F32_CNTL regSDMA1_F32_CNTL;
typedef union SDMA1_FREEZE regSDMA1_FREEZE;
typedef union SDMA1_PHASE0_QUANTUM regSDMA1_PHASE0_QUANTUM;
typedef union SDMA1_PHASE1_QUANTUM regSDMA1_PHASE1_QUANTUM;
typedef union SDMA1_EDC_CONFIG regSDMA1_EDC_CONFIG;
typedef union SDMA1_BA_THRESHOLD regSDMA1_BA_THRESHOLD;
typedef union SDMA1_ID regSDMA1_ID;
typedef union SDMA1_VERSION regSDMA1_VERSION;
typedef union SDMA1_EDC_COUNTER regSDMA1_EDC_COUNTER;
typedef union SDMA1_EDC_COUNTER_CLEAR regSDMA1_EDC_COUNTER_CLEAR;
typedef union SDMA1_STATUS2_REG regSDMA1_STATUS2_REG;
typedef union SDMA1_ATOMIC_CNTL regSDMA1_ATOMIC_CNTL;
typedef union SDMA1_ATOMIC_PREOP_LO regSDMA1_ATOMIC_PREOP_LO;
typedef union SDMA1_ATOMIC_PREOP_HI regSDMA1_ATOMIC_PREOP_HI;
typedef union SDMA1_UTCL1_CNTL regSDMA1_UTCL1_CNTL;
typedef union SDMA1_UTCL1_WATERMK regSDMA1_UTCL1_WATERMK;
typedef union SDMA1_UTCL1_RD_STATUS regSDMA1_UTCL1_RD_STATUS;
typedef union SDMA1_UTCL1_WR_STATUS regSDMA1_UTCL1_WR_STATUS;
typedef union SDMA1_UTCL1_INV0 regSDMA1_UTCL1_INV0;
typedef union SDMA1_UTCL1_INV1 regSDMA1_UTCL1_INV1;
typedef union SDMA1_UTCL1_INV2 regSDMA1_UTCL1_INV2;
typedef union SDMA1_UTCL1_RD_XNACK0 regSDMA1_UTCL1_RD_XNACK0;
typedef union SDMA1_UTCL1_RD_XNACK1 regSDMA1_UTCL1_RD_XNACK1;
typedef union SDMA1_UTCL1_WR_XNACK0 regSDMA1_UTCL1_WR_XNACK0;
typedef union SDMA1_UTCL1_WR_XNACK1 regSDMA1_UTCL1_WR_XNACK1;
typedef union SDMA1_UTCL1_TIMEOUT regSDMA1_UTCL1_TIMEOUT;
typedef union SDMA1_UTCL1_PAGE regSDMA1_UTCL1_PAGE;
typedef union SDMA1_POWER_CNTL_IDLE regSDMA1_POWER_CNTL_IDLE;
typedef union SDMA1_RELAX_ORDERING_LUT regSDMA1_RELAX_ORDERING_LUT;
typedef union SDMA1_CHICKEN_BITS_2 regSDMA1_CHICKEN_BITS_2;
typedef union SDMA1_STATUS3_REG regSDMA1_STATUS3_REG;
typedef union SDMA1_PHYSICAL_ADDR_LO regSDMA1_PHYSICAL_ADDR_LO;
typedef union SDMA1_PHYSICAL_ADDR_HI regSDMA1_PHYSICAL_ADDR_HI;
typedef union SDMA1_PHASE2_QUANTUM regSDMA1_PHASE2_QUANTUM;
typedef union SDMA1_ERROR_LOG regSDMA1_ERROR_LOG;
typedef union SDMA1_PUB_DUMMY_REG0 regSDMA1_PUB_DUMMY_REG0;
typedef union SDMA1_PUB_DUMMY_REG1 regSDMA1_PUB_DUMMY_REG1;
typedef union SDMA1_PUB_DUMMY_REG2 regSDMA1_PUB_DUMMY_REG2;
typedef union SDMA1_PUB_DUMMY_REG3 regSDMA1_PUB_DUMMY_REG3;
typedef union SDMA1_F32_COUNTER regSDMA1_F32_COUNTER;
typedef union SDMA1_UNBREAKABLE regSDMA1_UNBREAKABLE;
typedef union SDMA1_PERFMON_CNTL regSDMA1_PERFMON_CNTL;
typedef union SDMA1_PERFCOUNTER0_RESULT regSDMA1_PERFCOUNTER0_RESULT;
typedef union SDMA1_PERFCOUNTER1_RESULT regSDMA1_PERFCOUNTER1_RESULT;
typedef union SDMA1_PERFCOUNTER_TAG_DELAY_RANGE regSDMA1_PERFCOUNTER_TAG_DELAY_RANGE;
typedef union SDMA1_CRD_CNTL regSDMA1_CRD_CNTL;
typedef union SDMA1_MMHUB_TRUSTLVL regSDMA1_MMHUB_TRUSTLVL;
typedef union SDMA1_GPU_IOV_VIOLATION_LOG regSDMA1_GPU_IOV_VIOLATION_LOG;
typedef union SDMA1_ULV_CNTL regSDMA1_ULV_CNTL;
typedef union SDMA1_EA_DBIT_ADDR_DATA regSDMA1_EA_DBIT_ADDR_DATA;
typedef union SDMA1_EA_DBIT_ADDR_INDEX regSDMA1_EA_DBIT_ADDR_INDEX;
typedef union SDMA1_GFX_RB_CNTL regSDMA1_GFX_RB_CNTL;
typedef union SDMA1_GFX_RB_BASE regSDMA1_GFX_RB_BASE;
typedef union SDMA1_GFX_RB_BASE_HI regSDMA1_GFX_RB_BASE_HI;
typedef union SDMA1_GFX_RB_RPTR regSDMA1_GFX_RB_RPTR;
typedef union SDMA1_GFX_RB_RPTR_HI regSDMA1_GFX_RB_RPTR_HI;
typedef union SDMA1_GFX_RB_WPTR regSDMA1_GFX_RB_WPTR;
typedef union SDMA1_GFX_RB_WPTR_HI regSDMA1_GFX_RB_WPTR_HI;
typedef union SDMA1_GFX_RB_WPTR_POLL_CNTL regSDMA1_GFX_RB_WPTR_POLL_CNTL;
typedef union SDMA1_GFX_RB_RPTR_ADDR_HI regSDMA1_GFX_RB_RPTR_ADDR_HI;
typedef union SDMA1_GFX_RB_RPTR_ADDR_LO regSDMA1_GFX_RB_RPTR_ADDR_LO;
typedef union SDMA1_GFX_IB_CNTL regSDMA1_GFX_IB_CNTL;
typedef union SDMA1_GFX_IB_RPTR regSDMA1_GFX_IB_RPTR;
typedef union SDMA1_GFX_IB_OFFSET regSDMA1_GFX_IB_OFFSET;
typedef union SDMA1_GFX_IB_BASE_LO regSDMA1_GFX_IB_BASE_LO;
typedef union SDMA1_GFX_IB_BASE_HI regSDMA1_GFX_IB_BASE_HI;
typedef union SDMA1_GFX_IB_SIZE regSDMA1_GFX_IB_SIZE;
typedef union SDMA1_GFX_SKIP_CNTL regSDMA1_GFX_SKIP_CNTL;
typedef union SDMA1_GFX_CONTEXT_STATUS regSDMA1_GFX_CONTEXT_STATUS;
typedef union SDMA1_GFX_DOORBELL regSDMA1_GFX_DOORBELL;
typedef union SDMA1_GFX_CONTEXT_CNTL regSDMA1_GFX_CONTEXT_CNTL;
typedef union SDMA1_GFX_AES regSDMA1_GFX_AES;
typedef union SDMA1_GFX_STATUS regSDMA1_GFX_STATUS;
typedef union SDMA1_GFX_DOORBELL_LOG regSDMA1_GFX_DOORBELL_LOG;
typedef union SDMA1_GFX_WATERMARK regSDMA1_GFX_WATERMARK;
typedef union SDMA1_GFX_DOORBELL_OFFSET regSDMA1_GFX_DOORBELL_OFFSET;
typedef union SDMA1_GFX_CSA_ADDR_LO regSDMA1_GFX_CSA_ADDR_LO;
typedef union SDMA1_GFX_CSA_ADDR_HI regSDMA1_GFX_CSA_ADDR_HI;
typedef union SDMA1_GFX_IB_SUB_REMAIN regSDMA1_GFX_IB_SUB_REMAIN;
typedef union SDMA1_GFX_PREEMPT regSDMA1_GFX_PREEMPT;
typedef union SDMA1_GFX_DUMMY_REG regSDMA1_GFX_DUMMY_REG;
typedef union SDMA1_GFX_RB_WPTR_POLL_ADDR_HI regSDMA1_GFX_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA1_GFX_RB_WPTR_POLL_ADDR_LO regSDMA1_GFX_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA1_GFX_RB_AQL_CNTL regSDMA1_GFX_RB_AQL_CNTL;
typedef union SDMA1_GFX_MINOR_PTR_UPDATE regSDMA1_GFX_MINOR_PTR_UPDATE;
typedef union SDMA1_GFX_MIDCMD_DATA0 regSDMA1_GFX_MIDCMD_DATA0;
typedef union SDMA1_GFX_MIDCMD_DATA1 regSDMA1_GFX_MIDCMD_DATA1;
typedef union SDMA1_GFX_MIDCMD_DATA2 regSDMA1_GFX_MIDCMD_DATA2;
typedef union SDMA1_GFX_MIDCMD_DATA3 regSDMA1_GFX_MIDCMD_DATA3;
typedef union SDMA1_GFX_MIDCMD_DATA4 regSDMA1_GFX_MIDCMD_DATA4;
typedef union SDMA1_GFX_MIDCMD_DATA5 regSDMA1_GFX_MIDCMD_DATA5;
typedef union SDMA1_GFX_MIDCMD_DATA6 regSDMA1_GFX_MIDCMD_DATA6;
typedef union SDMA1_GFX_MIDCMD_DATA7 regSDMA1_GFX_MIDCMD_DATA7;
typedef union SDMA1_GFX_MIDCMD_DATA8 regSDMA1_GFX_MIDCMD_DATA8;
typedef union SDMA1_GFX_MIDCMD_CNTL regSDMA1_GFX_MIDCMD_CNTL;
typedef union SDMA1_PAGE_RB_CNTL regSDMA1_PAGE_RB_CNTL;
typedef union SDMA1_PAGE_RB_BASE regSDMA1_PAGE_RB_BASE;
typedef union SDMA1_PAGE_RB_BASE_HI regSDMA1_PAGE_RB_BASE_HI;
typedef union SDMA1_PAGE_RB_RPTR regSDMA1_PAGE_RB_RPTR;
typedef union SDMA1_PAGE_RB_RPTR_HI regSDMA1_PAGE_RB_RPTR_HI;
typedef union SDMA1_PAGE_RB_WPTR regSDMA1_PAGE_RB_WPTR;
typedef union SDMA1_PAGE_RB_WPTR_HI regSDMA1_PAGE_RB_WPTR_HI;
typedef union SDMA1_PAGE_RB_WPTR_POLL_CNTL regSDMA1_PAGE_RB_WPTR_POLL_CNTL;
typedef union SDMA1_PAGE_RB_RPTR_ADDR_HI regSDMA1_PAGE_RB_RPTR_ADDR_HI;
typedef union SDMA1_PAGE_RB_RPTR_ADDR_LO regSDMA1_PAGE_RB_RPTR_ADDR_LO;
typedef union SDMA1_PAGE_IB_CNTL regSDMA1_PAGE_IB_CNTL;
typedef union SDMA1_PAGE_IB_RPTR regSDMA1_PAGE_IB_RPTR;
typedef union SDMA1_PAGE_IB_OFFSET regSDMA1_PAGE_IB_OFFSET;
typedef union SDMA1_PAGE_IB_BASE_LO regSDMA1_PAGE_IB_BASE_LO;
typedef union SDMA1_PAGE_IB_BASE_HI regSDMA1_PAGE_IB_BASE_HI;
typedef union SDMA1_PAGE_IB_SIZE regSDMA1_PAGE_IB_SIZE;
typedef union SDMA1_PAGE_SKIP_CNTL regSDMA1_PAGE_SKIP_CNTL;
typedef union SDMA1_PAGE_CONTEXT_STATUS regSDMA1_PAGE_CONTEXT_STATUS;
typedef union SDMA1_PAGE_DOORBELL regSDMA1_PAGE_DOORBELL;
typedef union SDMA1_PAGE_STATUS regSDMA1_PAGE_STATUS;
typedef union SDMA1_PAGE_DOORBELL_LOG regSDMA1_PAGE_DOORBELL_LOG;
typedef union SDMA1_PAGE_WATERMARK regSDMA1_PAGE_WATERMARK;
typedef union SDMA1_PAGE_DOORBELL_OFFSET regSDMA1_PAGE_DOORBELL_OFFSET;
typedef union SDMA1_PAGE_CSA_ADDR_LO regSDMA1_PAGE_CSA_ADDR_LO;
typedef union SDMA1_PAGE_CSA_ADDR_HI regSDMA1_PAGE_CSA_ADDR_HI;
typedef union SDMA1_PAGE_IB_SUB_REMAIN regSDMA1_PAGE_IB_SUB_REMAIN;
typedef union SDMA1_PAGE_PREEMPT regSDMA1_PAGE_PREEMPT;
typedef union SDMA1_PAGE_DUMMY_REG regSDMA1_PAGE_DUMMY_REG;
typedef union SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI regSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO regSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA1_PAGE_RB_AQL_CNTL regSDMA1_PAGE_RB_AQL_CNTL;
typedef union SDMA1_PAGE_MINOR_PTR_UPDATE regSDMA1_PAGE_MINOR_PTR_UPDATE;
typedef union SDMA1_PAGE_MIDCMD_DATA0 regSDMA1_PAGE_MIDCMD_DATA0;
typedef union SDMA1_PAGE_MIDCMD_DATA1 regSDMA1_PAGE_MIDCMD_DATA1;
typedef union SDMA1_PAGE_MIDCMD_DATA2 regSDMA1_PAGE_MIDCMD_DATA2;
typedef union SDMA1_PAGE_MIDCMD_DATA3 regSDMA1_PAGE_MIDCMD_DATA3;
typedef union SDMA1_PAGE_MIDCMD_DATA4 regSDMA1_PAGE_MIDCMD_DATA4;
typedef union SDMA1_PAGE_MIDCMD_DATA5 regSDMA1_PAGE_MIDCMD_DATA5;
typedef union SDMA1_PAGE_MIDCMD_DATA6 regSDMA1_PAGE_MIDCMD_DATA6;
typedef union SDMA1_PAGE_MIDCMD_DATA7 regSDMA1_PAGE_MIDCMD_DATA7;
typedef union SDMA1_PAGE_MIDCMD_DATA8 regSDMA1_PAGE_MIDCMD_DATA8;
typedef union SDMA1_PAGE_MIDCMD_CNTL regSDMA1_PAGE_MIDCMD_CNTL;
typedef union SDMA1_RLC0_RB_CNTL regSDMA1_RLC0_RB_CNTL;
typedef union SDMA1_RLC0_RB_BASE regSDMA1_RLC0_RB_BASE;
typedef union SDMA1_RLC0_RB_BASE_HI regSDMA1_RLC0_RB_BASE_HI;
typedef union SDMA1_RLC0_RB_RPTR regSDMA1_RLC0_RB_RPTR;
typedef union SDMA1_RLC0_RB_RPTR_HI regSDMA1_RLC0_RB_RPTR_HI;
typedef union SDMA1_RLC0_RB_WPTR regSDMA1_RLC0_RB_WPTR;
typedef union SDMA1_RLC0_RB_WPTR_HI regSDMA1_RLC0_RB_WPTR_HI;
typedef union SDMA1_RLC0_RB_WPTR_POLL_CNTL regSDMA1_RLC0_RB_WPTR_POLL_CNTL;
typedef union SDMA1_RLC0_RB_RPTR_ADDR_HI regSDMA1_RLC0_RB_RPTR_ADDR_HI;
typedef union SDMA1_RLC0_RB_RPTR_ADDR_LO regSDMA1_RLC0_RB_RPTR_ADDR_LO;
typedef union SDMA1_RLC0_IB_CNTL regSDMA1_RLC0_IB_CNTL;
typedef union SDMA1_RLC0_IB_RPTR regSDMA1_RLC0_IB_RPTR;
typedef union SDMA1_RLC0_IB_OFFSET regSDMA1_RLC0_IB_OFFSET;
typedef union SDMA1_RLC0_IB_BASE_LO regSDMA1_RLC0_IB_BASE_LO;
typedef union SDMA1_RLC0_IB_BASE_HI regSDMA1_RLC0_IB_BASE_HI;
typedef union SDMA1_RLC0_IB_SIZE regSDMA1_RLC0_IB_SIZE;
typedef union SDMA1_RLC0_SKIP_CNTL regSDMA1_RLC0_SKIP_CNTL;
typedef union SDMA1_RLC0_CONTEXT_STATUS regSDMA1_RLC0_CONTEXT_STATUS;
typedef union SDMA1_RLC0_DOORBELL regSDMA1_RLC0_DOORBELL;
typedef union SDMA1_RLC0_STATUS regSDMA1_RLC0_STATUS;
typedef union SDMA1_RLC0_DOORBELL_LOG regSDMA1_RLC0_DOORBELL_LOG;
typedef union SDMA1_RLC0_WATERMARK regSDMA1_RLC0_WATERMARK;
typedef union SDMA1_RLC0_DOORBELL_OFFSET regSDMA1_RLC0_DOORBELL_OFFSET;
typedef union SDMA1_RLC0_CSA_ADDR_LO regSDMA1_RLC0_CSA_ADDR_LO;
typedef union SDMA1_RLC0_CSA_ADDR_HI regSDMA1_RLC0_CSA_ADDR_HI;
typedef union SDMA1_RLC0_IB_SUB_REMAIN regSDMA1_RLC0_IB_SUB_REMAIN;
typedef union SDMA1_RLC0_PREEMPT regSDMA1_RLC0_PREEMPT;
typedef union SDMA1_RLC0_DUMMY_REG regSDMA1_RLC0_DUMMY_REG;
typedef union SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI regSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO regSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA1_RLC0_RB_AQL_CNTL regSDMA1_RLC0_RB_AQL_CNTL;
typedef union SDMA1_RLC0_MINOR_PTR_UPDATE regSDMA1_RLC0_MINOR_PTR_UPDATE;
typedef union SDMA1_RLC0_MIDCMD_DATA0 regSDMA1_RLC0_MIDCMD_DATA0;
typedef union SDMA1_RLC0_MIDCMD_DATA1 regSDMA1_RLC0_MIDCMD_DATA1;
typedef union SDMA1_RLC0_MIDCMD_DATA2 regSDMA1_RLC0_MIDCMD_DATA2;
typedef union SDMA1_RLC0_MIDCMD_DATA3 regSDMA1_RLC0_MIDCMD_DATA3;
typedef union SDMA1_RLC0_MIDCMD_DATA4 regSDMA1_RLC0_MIDCMD_DATA4;
typedef union SDMA1_RLC0_MIDCMD_DATA5 regSDMA1_RLC0_MIDCMD_DATA5;
typedef union SDMA1_RLC0_MIDCMD_DATA6 regSDMA1_RLC0_MIDCMD_DATA6;
typedef union SDMA1_RLC0_MIDCMD_DATA7 regSDMA1_RLC0_MIDCMD_DATA7;
typedef union SDMA1_RLC0_MIDCMD_DATA8 regSDMA1_RLC0_MIDCMD_DATA8;
typedef union SDMA1_RLC0_MIDCMD_CNTL regSDMA1_RLC0_MIDCMD_CNTL;
typedef union SDMA1_RLC1_RB_CNTL regSDMA1_RLC1_RB_CNTL;
typedef union SDMA1_RLC1_RB_BASE regSDMA1_RLC1_RB_BASE;
typedef union SDMA1_RLC1_RB_BASE_HI regSDMA1_RLC1_RB_BASE_HI;
typedef union SDMA1_RLC1_RB_RPTR regSDMA1_RLC1_RB_RPTR;
typedef union SDMA1_RLC1_RB_RPTR_HI regSDMA1_RLC1_RB_RPTR_HI;
typedef union SDMA1_RLC1_RB_WPTR regSDMA1_RLC1_RB_WPTR;
typedef union SDMA1_RLC1_RB_WPTR_HI regSDMA1_RLC1_RB_WPTR_HI;
typedef union SDMA1_RLC1_RB_WPTR_POLL_CNTL regSDMA1_RLC1_RB_WPTR_POLL_CNTL;
typedef union SDMA1_RLC1_RB_RPTR_ADDR_HI regSDMA1_RLC1_RB_RPTR_ADDR_HI;
typedef union SDMA1_RLC1_RB_RPTR_ADDR_LO regSDMA1_RLC1_RB_RPTR_ADDR_LO;
typedef union SDMA1_RLC1_IB_CNTL regSDMA1_RLC1_IB_CNTL;
typedef union SDMA1_RLC1_IB_RPTR regSDMA1_RLC1_IB_RPTR;
typedef union SDMA1_RLC1_IB_OFFSET regSDMA1_RLC1_IB_OFFSET;
typedef union SDMA1_RLC1_IB_BASE_LO regSDMA1_RLC1_IB_BASE_LO;
typedef union SDMA1_RLC1_IB_BASE_HI regSDMA1_RLC1_IB_BASE_HI;
typedef union SDMA1_RLC1_IB_SIZE regSDMA1_RLC1_IB_SIZE;
typedef union SDMA1_RLC1_SKIP_CNTL regSDMA1_RLC1_SKIP_CNTL;
typedef union SDMA1_RLC1_CONTEXT_STATUS regSDMA1_RLC1_CONTEXT_STATUS;
typedef union SDMA1_RLC1_DOORBELL regSDMA1_RLC1_DOORBELL;
typedef union SDMA1_RLC1_STATUS regSDMA1_RLC1_STATUS;
typedef union SDMA1_RLC1_DOORBELL_LOG regSDMA1_RLC1_DOORBELL_LOG;
typedef union SDMA1_RLC1_WATERMARK regSDMA1_RLC1_WATERMARK;
typedef union SDMA1_RLC1_DOORBELL_OFFSET regSDMA1_RLC1_DOORBELL_OFFSET;
typedef union SDMA1_RLC1_CSA_ADDR_LO regSDMA1_RLC1_CSA_ADDR_LO;
typedef union SDMA1_RLC1_CSA_ADDR_HI regSDMA1_RLC1_CSA_ADDR_HI;
typedef union SDMA1_RLC1_IB_SUB_REMAIN regSDMA1_RLC1_IB_SUB_REMAIN;
typedef union SDMA1_RLC1_PREEMPT regSDMA1_RLC1_PREEMPT;
typedef union SDMA1_RLC1_DUMMY_REG regSDMA1_RLC1_DUMMY_REG;
typedef union SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI regSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI;
typedef union SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO regSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO;
typedef union SDMA1_RLC1_RB_AQL_CNTL regSDMA1_RLC1_RB_AQL_CNTL;
typedef union SDMA1_RLC1_MINOR_PTR_UPDATE regSDMA1_RLC1_MINOR_PTR_UPDATE;
typedef union SDMA1_RLC1_MIDCMD_DATA0 regSDMA1_RLC1_MIDCMD_DATA0;
typedef union SDMA1_RLC1_MIDCMD_DATA1 regSDMA1_RLC1_MIDCMD_DATA1;
typedef union SDMA1_RLC1_MIDCMD_DATA2 regSDMA1_RLC1_MIDCMD_DATA2;
typedef union SDMA1_RLC1_MIDCMD_DATA3 regSDMA1_RLC1_MIDCMD_DATA3;
typedef union SDMA1_RLC1_MIDCMD_DATA4 regSDMA1_RLC1_MIDCMD_DATA4;
typedef union SDMA1_RLC1_MIDCMD_DATA5 regSDMA1_RLC1_MIDCMD_DATA5;
typedef union SDMA1_RLC1_MIDCMD_DATA6 regSDMA1_RLC1_MIDCMD_DATA6;
typedef union SDMA1_RLC1_MIDCMD_DATA7 regSDMA1_RLC1_MIDCMD_DATA7;
typedef union SDMA1_RLC1_MIDCMD_DATA8 regSDMA1_RLC1_MIDCMD_DATA8;
typedef union SDMA1_RLC1_MIDCMD_CNTL regSDMA1_RLC1_MIDCMD_CNTL;
typedef union MP0_SMNIF_ERROR regMP0_SMNIF_ERROR;
typedef union MP0_SFUSE_PUB regMP0_SFUSE_PUB;
typedef union MP0_FW_DEBUG_CNT0 regMP0_FW_DEBUG_CNT0;
typedef union MP0_FW_DEBUG_CNT1 regMP0_FW_DEBUG_CNT1;
typedef union MP0_FW_DEBUG_CNT2 regMP0_FW_DEBUG_CNT2;
typedef union MP0_FW_DEBUG_CNT3 regMP0_FW_DEBUG_CNT3;
typedef union MP0_FW_DEBUG_SIGNAL0 regMP0_FW_DEBUG_SIGNAL0;
typedef union MP0_FW_DEBUG_SIGNAL1 regMP0_FW_DEBUG_SIGNAL1;
typedef union MP0_DSM_ENABLE regMP0_DSM_ENABLE;
typedef union MP0_SOC_INFO regMP0_SOC_INFO;
typedef union MP0_MUTEX_0 regMP0_MUTEX_0;
typedef union MP0_MUTEX_1 regMP0_MUTEX_1;
typedef union MP0_MUTEX_2 regMP0_MUTEX_2;
typedef union MP0_MUTEX_3 regMP0_MUTEX_3;
typedef union MP0_PUB_SCRATCH0 regMP0_PUB_SCRATCH0;
typedef union MP0_PUB_SCRATCH1 regMP0_PUB_SCRATCH1;
typedef union MP0_PUB_SCRATCH2 regMP0_PUB_SCRATCH2;
typedef union MP0_PUB_SCRATCH3 regMP0_PUB_SCRATCH3;
typedef union MP0_RSMU_SECINTR regMP0_RSMU_SECINTR;
typedef union MP0_FW_INTF regMP0_FW_INTF;
typedef union MP0_FW_CHRONO_LO regMP0_FW_CHRONO_LO;
typedef union MP0_FW_CHRONO_HI regMP0_FW_CHRONO_HI;
typedef union MP0_PIC0_MASK_0 regMP0_PIC0_MASK_0;
typedef union MP0_PIC0_MASK_1 regMP0_PIC0_MASK_1;
typedef union MP0_PIC0_MASK_2 regMP0_PIC0_MASK_2;
typedef union MP0_PIC0_MASK_3 regMP0_PIC0_MASK_3;
typedef union MP0_PIC0_STATUS_0 regMP0_PIC0_STATUS_0;
typedef union MP0_PIC0_STATUS_1 regMP0_PIC0_STATUS_1;
typedef union MP0_PIC0_STATUS_2 regMP0_PIC0_STATUS_2;
typedef union MP0_PIC0_STATUS_3 regMP0_PIC0_STATUS_3;
typedef union MP0_PIC0_INTR regMP0_PIC0_INTR;
typedef union MP0_PIC0_ID regMP0_PIC0_ID;
typedef union MP0_PIC1_MASK_0 regMP0_PIC1_MASK_0;
typedef union MP0_PIC1_MASK_1 regMP0_PIC1_MASK_1;
typedef union MP0_PIC1_MASK_2 regMP0_PIC1_MASK_2;
typedef union MP0_PIC1_MASK_3 regMP0_PIC1_MASK_3;
typedef union MP0_PIC1_STATUS_0 regMP0_PIC1_STATUS_0;
typedef union MP0_PIC1_STATUS_1 regMP0_PIC1_STATUS_1;
typedef union MP0_PIC1_STATUS_2 regMP0_PIC1_STATUS_2;
typedef union MP0_PIC1_STATUS_3 regMP0_PIC1_STATUS_3;
typedef union MP0_PIC1_INTR regMP0_PIC1_INTR;
typedef union MP0_PIC1_ID regMP0_PIC1_ID;
typedef union MP0_TIMER_0_CTRL0 regMP0_TIMER_0_CTRL0;
typedef union MP0_TIMER_1_CTRL0 regMP0_TIMER_1_CTRL0;
typedef union MP0_TIMER_2_CTRL0 regMP0_TIMER_2_CTRL0;
typedef union MP0_TIMER_3_CTRL0 regMP0_TIMER_3_CTRL0;
typedef union MP0_TIMER_0_CTRL1 regMP0_TIMER_0_CTRL1;
typedef union MP0_TIMER_1_CTRL1 regMP0_TIMER_1_CTRL1;
typedef union MP0_TIMER_2_CTRL1 regMP0_TIMER_2_CTRL1;
typedef union MP0_TIMER_3_CTRL1 regMP0_TIMER_3_CTRL1;
typedef union MP0_TIMER_0_CMP0_AUTOINC regMP0_TIMER_0_CMP0_AUTOINC;
typedef union MP0_TIMER_1_CMP0_AUTOINC regMP0_TIMER_1_CMP0_AUTOINC;
typedef union MP0_TIMER_2_CMP0_AUTOINC regMP0_TIMER_2_CMP0_AUTOINC;
typedef union MP0_TIMER_3_CMP0_AUTOINC regMP0_TIMER_3_CMP0_AUTOINC;
typedef union MP0_TIMER_0_INTEN regMP0_TIMER_0_INTEN;
typedef union MP0_TIMER_1_INTEN regMP0_TIMER_1_INTEN;
typedef union MP0_TIMER_2_INTEN regMP0_TIMER_2_INTEN;
typedef union MP0_TIMER_3_INTEN regMP0_TIMER_3_INTEN;
typedef union MP0_TIMER_OCMP0_0_0 regMP0_TIMER_OCMP0_0_0;
typedef union MP0_TIMER_OCMP0_1_0 regMP0_TIMER_OCMP0_1_0;
typedef union MP0_TIMER_OCMP0_2_0 regMP0_TIMER_OCMP0_2_0;
typedef union MP0_TIMER_OCMP0_3_0 regMP0_TIMER_OCMP0_3_0;
typedef union MP0_TIMER_OCMP0_0_1 regMP0_TIMER_OCMP0_0_1;
typedef union MP0_TIMER_OCMP0_1_1 regMP0_TIMER_OCMP0_1_1;
typedef union MP0_TIMER_OCMP0_2_1 regMP0_TIMER_OCMP0_2_1;
typedef union MP0_TIMER_OCMP0_3_1 regMP0_TIMER_OCMP0_3_1;
typedef union MP0_TIMER_OCMP0_0_2 regMP0_TIMER_OCMP0_0_2;
typedef union MP0_TIMER_OCMP0_1_2 regMP0_TIMER_OCMP0_1_2;
typedef union MP0_TIMER_OCMP0_2_2 regMP0_TIMER_OCMP0_2_2;
typedef union MP0_TIMER_OCMP0_3_2 regMP0_TIMER_OCMP0_3_2;
typedef union MP0_TIMER_OCMP0_0_3 regMP0_TIMER_OCMP0_0_3;
typedef union MP0_TIMER_OCMP0_1_3 regMP0_TIMER_OCMP0_1_3;
typedef union MP0_TIMER_OCMP0_2_3 regMP0_TIMER_OCMP0_2_3;
typedef union MP0_TIMER_OCMP0_3_3 regMP0_TIMER_OCMP0_3_3;
typedef union MP0_TIMER_0_CNT regMP0_TIMER_0_CNT;
typedef union MP0_TIMER_1_CNT regMP0_TIMER_1_CNT;
typedef union MP0_TIMER_2_CNT regMP0_TIMER_2_CNT;
typedef union MP0_TIMER_3_CNT regMP0_TIMER_3_CNT;
typedef union MP0_C2PMSG_0 regMP0_C2PMSG_0;
typedef union MP0_C2PMSG_1 regMP0_C2PMSG_1;
typedef union MP0_C2PMSG_2 regMP0_C2PMSG_2;
typedef union MP0_C2PMSG_3 regMP0_C2PMSG_3;
typedef union MP0_C2PMSG_4 regMP0_C2PMSG_4;
typedef union MP0_C2PMSG_5 regMP0_C2PMSG_5;
typedef union MP0_C2PMSG_6 regMP0_C2PMSG_6;
typedef union MP0_C2PMSG_7 regMP0_C2PMSG_7;
typedef union MP0_C2PMSG_8 regMP0_C2PMSG_8;
typedef union MP0_C2PMSG_9 regMP0_C2PMSG_9;
typedef union MP0_C2PMSG_10 regMP0_C2PMSG_10;
typedef union MP0_C2PMSG_11 regMP0_C2PMSG_11;
typedef union MP0_C2PMSG_12 regMP0_C2PMSG_12;
typedef union MP0_C2PMSG_13 regMP0_C2PMSG_13;
typedef union MP0_C2PMSG_14 regMP0_C2PMSG_14;
typedef union MP0_C2PMSG_15 regMP0_C2PMSG_15;
typedef union MP0_C2PMSG_16 regMP0_C2PMSG_16;
typedef union MP0_C2PMSG_17 regMP0_C2PMSG_17;
typedef union MP0_C2PMSG_18 regMP0_C2PMSG_18;
typedef union MP0_C2PMSG_19 regMP0_C2PMSG_19;
typedef union MP0_C2PMSG_20 regMP0_C2PMSG_20;
typedef union MP0_C2PMSG_21 regMP0_C2PMSG_21;
typedef union MP0_C2PMSG_22 regMP0_C2PMSG_22;
typedef union MP0_C2PMSG_23 regMP0_C2PMSG_23;
typedef union MP0_C2PMSG_24 regMP0_C2PMSG_24;
typedef union MP0_C2PMSG_25 regMP0_C2PMSG_25;
typedef union MP0_C2PMSG_26 regMP0_C2PMSG_26;
typedef union MP0_C2PMSG_27 regMP0_C2PMSG_27;
typedef union MP0_C2PMSG_28 regMP0_C2PMSG_28;
typedef union MP0_C2PMSG_29 regMP0_C2PMSG_29;
typedef union MP0_C2PMSG_30 regMP0_C2PMSG_30;
typedef union MP0_C2PMSG_31 regMP0_C2PMSG_31;
typedef union MP0_C2PMSG_32 regMP0_C2PMSG_32;
typedef union MP0_C2PMSG_33 regMP0_C2PMSG_33;
typedef union MP0_C2PMSG_34 regMP0_C2PMSG_34;
typedef union MP0_C2PMSG_35 regMP0_C2PMSG_35;
typedef union MP0_C2PMSG_36 regMP0_C2PMSG_36;
typedef union MP0_C2PMSG_37 regMP0_C2PMSG_37;
typedef union MP0_C2PMSG_38 regMP0_C2PMSG_38;
typedef union MP0_C2PMSG_39 regMP0_C2PMSG_39;
typedef union MP0_C2PMSG_40 regMP0_C2PMSG_40;
typedef union MP0_C2PMSG_41 regMP0_C2PMSG_41;
typedef union MP0_C2PMSG_42 regMP0_C2PMSG_42;
typedef union MP0_C2PMSG_43 regMP0_C2PMSG_43;
typedef union MP0_C2PMSG_44 regMP0_C2PMSG_44;
typedef union MP0_C2PMSG_45 regMP0_C2PMSG_45;
typedef union MP0_C2PMSG_46 regMP0_C2PMSG_46;
typedef union MP0_C2PMSG_47 regMP0_C2PMSG_47;
typedef union MP0_C2PMSG_48 regMP0_C2PMSG_48;
typedef union MP0_C2PMSG_49 regMP0_C2PMSG_49;
typedef union MP0_C2PMSG_50 regMP0_C2PMSG_50;
typedef union MP0_C2PMSG_51 regMP0_C2PMSG_51;
typedef union MP0_C2PMSG_52 regMP0_C2PMSG_52;
typedef union MP0_C2PMSG_53 regMP0_C2PMSG_53;
typedef union MP0_C2PMSG_54 regMP0_C2PMSG_54;
typedef union MP0_C2PMSG_55 regMP0_C2PMSG_55;
typedef union MP0_C2PMSG_56 regMP0_C2PMSG_56;
typedef union MP0_C2PMSG_57 regMP0_C2PMSG_57;
typedef union MP0_C2PMSG_58 regMP0_C2PMSG_58;
typedef union MP0_C2PMSG_59 regMP0_C2PMSG_59;
typedef union MP0_C2PMSG_60 regMP0_C2PMSG_60;
typedef union MP0_C2PMSG_61 regMP0_C2PMSG_61;
typedef union MP0_C2PMSG_62 regMP0_C2PMSG_62;
typedef union MP0_C2PMSG_63 regMP0_C2PMSG_63;
typedef union MP0_C2PMSG_64 regMP0_C2PMSG_64;
typedef union MP0_C2PMSG_65 regMP0_C2PMSG_65;
typedef union MP0_C2PMSG_66 regMP0_C2PMSG_66;
typedef union MP0_C2PMSG_67 regMP0_C2PMSG_67;
typedef union MP0_C2PMSG_68 regMP0_C2PMSG_68;
typedef union MP0_C2PMSG_69 regMP0_C2PMSG_69;
typedef union MP0_C2PMSG_70 regMP0_C2PMSG_70;
typedef union MP0_C2PMSG_71 regMP0_C2PMSG_71;
typedef union MP0_C2PMSG_72 regMP0_C2PMSG_72;
typedef union MP0_C2PMSG_73 regMP0_C2PMSG_73;
typedef union MP0_C2PMSG_74 regMP0_C2PMSG_74;
typedef union MP0_C2PMSG_75 regMP0_C2PMSG_75;
typedef union MP0_C2PMSG_76 regMP0_C2PMSG_76;
typedef union MP0_C2PMSG_77 regMP0_C2PMSG_77;
typedef union MP0_C2PMSG_78 regMP0_C2PMSG_78;
typedef union MP0_C2PMSG_79 regMP0_C2PMSG_79;
typedef union MP0_C2PMSG_80 regMP0_C2PMSG_80;
typedef union MP0_C2PMSG_81 regMP0_C2PMSG_81;
typedef union MP0_C2PMSG_82 regMP0_C2PMSG_82;
typedef union MP0_C2PMSG_83 regMP0_C2PMSG_83;
typedef union MP0_C2PMSG_84 regMP0_C2PMSG_84;
typedef union MP0_C2PMSG_85 regMP0_C2PMSG_85;
typedef union MP0_C2PMSG_86 regMP0_C2PMSG_86;
typedef union MP0_C2PMSG_87 regMP0_C2PMSG_87;
typedef union MP0_C2PMSG_88 regMP0_C2PMSG_88;
typedef union MP0_C2PMSG_89 regMP0_C2PMSG_89;
typedef union MP0_C2PMSG_90 regMP0_C2PMSG_90;
typedef union MP0_C2PMSG_91 regMP0_C2PMSG_91;
typedef union MP0_C2PMSG_92 regMP0_C2PMSG_92;
typedef union MP0_C2PMSG_93 regMP0_C2PMSG_93;
typedef union MP0_C2PMSG_94 regMP0_C2PMSG_94;
typedef union MP0_C2PMSG_95 regMP0_C2PMSG_95;
typedef union MP0_P2CMSG_0 regMP0_P2CMSG_0;
typedef union MP0_P2CMSG_1 regMP0_P2CMSG_1;
typedef union MP0_P2CMSG_2 regMP0_P2CMSG_2;
typedef union MP0_P2CMSG_3 regMP0_P2CMSG_3;
typedef union MP0_P2CMSG_INTEN regMP0_P2CMSG_INTEN;
typedef union MP0_P2CMSG_INTSTS regMP0_P2CMSG_INTSTS;
typedef union MP0_C2PMSG_ATTR_0 regMP0_C2PMSG_ATTR_0;
typedef union MP0_C2PMSG_ATTR_1 regMP0_C2PMSG_ATTR_1;
typedef union MP0_C2PMSG_ATTR_2 regMP0_C2PMSG_ATTR_2;
typedef union MP0_C2PMSG_ATTR_3 regMP0_C2PMSG_ATTR_3;
typedef union MP0_C2PMSG_ATTR_4 regMP0_C2PMSG_ATTR_4;
typedef union MP0_C2PMSG_ATTR_5 regMP0_C2PMSG_ATTR_5;
typedef union MP0_P2CMSG_ATTR regMP0_P2CMSG_ATTR;
typedef union MP0_P2SMSG_0 regMP0_P2SMSG_0;
typedef union MP0_P2SMSG_1 regMP0_P2SMSG_1;
typedef union MP0_P2SMSG_2 regMP0_P2SMSG_2;
typedef union MP0_P2SMSG_3 regMP0_P2SMSG_3;
typedef union MP0_P2SMSG_ATTR regMP0_P2SMSG_ATTR;
typedef union MP0_S2PMSG_ATTR regMP0_S2PMSG_ATTR;
typedef union MP0_P2SMSG_INTSTS regMP0_P2SMSG_INTSTS;
typedef union MP0_S2PMSG_0 regMP0_S2PMSG_0;
typedef union MP0_PUB_RSMU_HCID regMP0_PUB_RSMU_HCID;
typedef union MP0_PUB_RSMU_SIID regMP0_PUB_RSMU_SIID;
typedef union MP0_SAM_IH_EXT_ERR_INTR regMP0_SAM_IH_EXT_ERR_INTR;
typedef union MP0_SAM_IH_EXT_ERR_INTR_STATUS regMP0_SAM_IH_EXT_ERR_INTR_STATUS;
typedef union MP0_REVID regMP0_REVID;
typedef union MP0_RSMU_HCID regMP0_RSMU_HCID;
typedef union MP0_RSMU_SIID regMP0_RSMU_SIID;
typedef union MP0_RAM_REPAIR_DONE regMP0_RAM_REPAIR_DONE;
typedef union MP0_RAM_REPAIR_RESULT regMP0_RAM_REPAIR_RESULT;
typedef union MP0_FUSE_HARVESTING regMP0_FUSE_HARVESTING;
typedef union MP0_FUSE_RMBITS regMP0_FUSE_RMBITS;
typedef union MP0_SMS_CFG regMP0_SMS_CFG;
typedef union MP0_FUSE_SMS_0 regMP0_FUSE_SMS_0;
typedef union MP0_FUSE_SMS_1 regMP0_FUSE_SMS_1;
typedef union MP0_FUSE_SMS_2 regMP0_FUSE_SMS_2;
typedef union MP0_FUSE_SMS_3 regMP0_FUSE_SMS_3;
typedef union MP0_FUSE_SMS_4 regMP0_FUSE_SMS_4;
typedef union MP0_FUSE_SMS_5 regMP0_FUSE_SMS_5;
typedef union MP0_FUSE_SMS_6 regMP0_FUSE_SMS_6;
typedef union MP0_FUSE_SMS_7 regMP0_FUSE_SMS_7;
typedef union MP0_ACC_VIO_INTSTS regMP0_ACC_VIO_INTSTS;
typedef union MP0_TDR_MISC0_STATUS regMP0_TDR_MISC0_STATUS;
typedef union MP0_FW_OVERRIDE regMP0_FW_OVERRIDE;
typedef union MP0_BOOTROM_REVID regMP0_BOOTROM_REVID;
typedef union MP0_CRU_CPU_CTRL_STS regMP0_CRU_CPU_CTRL_STS;
typedef union MP0_SFUSE_SEC regMP0_SFUSE_SEC;
typedef union MP0_COLD_BOOT_EVENTS regMP0_COLD_BOOT_EVENTS;
typedef union MP0_WARM_BOOT_EVENTS regMP0_WARM_BOOT_EVENTS;
typedef union MP0_NSWORLD_P2CMSG_INTR_CTRL regMP0_NSWORLD_P2CMSG_INTR_CTRL;
typedef union MP0_NSWORLD_P2CMSG_CTRL regMP0_NSWORLD_P2CMSG_CTRL;
typedef union MP0_NSWORLD_C2PMSG_CTRL regMP0_NSWORLD_C2PMSG_CTRL;
typedef union MP0_NSWORLD_C2PMSG_CTRL_1 regMP0_NSWORLD_C2PMSG_CTRL_1;
typedef union MP0_NSWORLD_C2PMSG_CTRL_2 regMP0_NSWORLD_C2PMSG_CTRL_2;
typedef union MP0_NSWORLD_P2SMSG_CTRL regMP0_NSWORLD_P2SMSG_CTRL;
typedef union MP0_NSWORLD_S2PMSG_CTRL regMP0_NSWORLD_S2PMSG_CTRL;
typedef union MP0_NSWORLD_PIC0_CTRL_0 regMP0_NSWORLD_PIC0_CTRL_0;
typedef union MP0_NSWORLD_PIC0_CTRL_1 regMP0_NSWORLD_PIC0_CTRL_1;
typedef union MP0_NSWORLD_PIC0_CTRL_2 regMP0_NSWORLD_PIC0_CTRL_2;
typedef union MP0_NSWORLD_PIC0_CTRL_3 regMP0_NSWORLD_PIC0_CTRL_3;
typedef union MP0_NSWORLD_PIC1_CTRL_0 regMP0_NSWORLD_PIC1_CTRL_0;
typedef union MP0_NSWORLD_PIC1_CTRL_1 regMP0_NSWORLD_PIC1_CTRL_1;
typedef union MP0_NSWORLD_PIC1_CTRL_2 regMP0_NSWORLD_PIC1_CTRL_2;
typedef union MP0_NSWORLD_PIC1_CTRL_3 regMP0_NSWORLD_PIC1_CTRL_3;
typedef union MP0_NSWORLD_TIMER_CTRL regMP0_NSWORLD_TIMER_CTRL;
typedef union MP0_EVCNTCTL regMP0_EVCNTCTL;
typedef union MP0_EVCNTSEL regMP0_EVCNTSEL;
typedef union MP0_EVCNT0 regMP0_EVCNT0;
typedef union MP0_EVCNT1 regMP0_EVCNT1;
typedef union MP0_EVCNTHI regMP0_EVCNTHI;
typedef union MP0_J2P_MBOX0 regMP0_J2P_MBOX0;
typedef union MP0_J2P_MBOX1 regMP0_J2P_MBOX1;
typedef union MP0_J2P_ATTR regMP0_J2P_ATTR;
typedef union MP0_CRU_ACC_VIO_INTSTS regMP0_CRU_ACC_VIO_INTSTS;
typedef union MP0_ACC_VIOL_LOG0 regMP0_ACC_VIOL_LOG0;
typedef union MP0_ACC_VIOL_LOG1 regMP0_ACC_VIOL_LOG1;
typedef union MP0_SEC_SCRATCH0 regMP0_SEC_SCRATCH0;
typedef union MP0_SEC_SCRATCH1 regMP0_SEC_SCRATCH1;
typedef union MP0_SEC_SCRATCH2 regMP0_SEC_SCRATCH2;
typedef union MP0_SEC_SCRATCH3 regMP0_SEC_SCRATCH3;
typedef union MP0_STICKY regMP0_STICKY;
typedef union MP0_CRU_MISC_CTRL regMP0_CRU_MISC_CTRL;
typedef union MP0_SOFT_RESET_CTRL regMP0_SOFT_RESET_CTRL;
typedef union MP0_NS_PROT_FAULT_STATUS_0 regMP0_NS_PROT_FAULT_STATUS_0;
typedef union MP0_FW_STATUS regMP0_FW_STATUS;
typedef union MP0_ROM_FW_CNTL regMP0_ROM_FW_CNTL;
typedef union MP0_FW_MISC_CTRL regMP0_FW_MISC_CTRL;
typedef union MP0_AEB_STATUS_0 regMP0_AEB_STATUS_0;
typedef union MP0_AEB_STATUS_1 regMP0_AEB_STATUS_1;
typedef union MP0_AEB_JTAG_DBG_CTRL regMP0_AEB_JTAG_DBG_CTRL;
typedef union MP0_AEB_JTAG_DBG_CTRL_LOCK regMP0_AEB_JTAG_DBG_CTRL_LOCK;
typedef union MP0_AEB_CNTL_0 regMP0_AEB_CNTL_0;
typedef union MP0_AEB_CNTL_1 regMP0_AEB_CNTL_1;
typedef union MP0_PIC0_LEVEL_0 regMP0_PIC0_LEVEL_0;
typedef union MP0_PIC0_LEVEL_1 regMP0_PIC0_LEVEL_1;
typedef union MP0_PIC0_LEVEL_2 regMP0_PIC0_LEVEL_2;
typedef union MP0_PIC0_LEVEL_3 regMP0_PIC0_LEVEL_3;
typedef union MP0_PIC0_EDGE_0 regMP0_PIC0_EDGE_0;
typedef union MP0_PIC0_EDGE_1 regMP0_PIC0_EDGE_1;
typedef union MP0_PIC0_EDGE_2 regMP0_PIC0_EDGE_2;
typedef union MP0_PIC0_EDGE_3 regMP0_PIC0_EDGE_3;
typedef union MP0_PIC0_PRIORITY_0 regMP0_PIC0_PRIORITY_0;
typedef union MP0_PIC0_PRIORITY_1 regMP0_PIC0_PRIORITY_1;
typedef union MP0_PIC0_PRIORITY_2 regMP0_PIC0_PRIORITY_2;
typedef union MP0_PIC0_PRIORITY_3 regMP0_PIC0_PRIORITY_3;
typedef union MP0_PIC0_PRIORITY_4 regMP0_PIC0_PRIORITY_4;
typedef union MP0_PIC0_PRIORITY_5 regMP0_PIC0_PRIORITY_5;
typedef union MP0_PIC0_PRIORITY_6 regMP0_PIC0_PRIORITY_6;
typedef union MP0_PIC0_PRIORITY_7 regMP0_PIC0_PRIORITY_7;
typedef union MP0_PIC0_PRIORITY_8 regMP0_PIC0_PRIORITY_8;
typedef union MP0_PIC0_PRIORITY_9 regMP0_PIC0_PRIORITY_9;
typedef union MP0_PIC0_PRIORITY_10 regMP0_PIC0_PRIORITY_10;
typedef union MP0_PIC0_PRIORITY_11 regMP0_PIC0_PRIORITY_11;
typedef union MP0_PIC0_PRIORITY_12 regMP0_PIC0_PRIORITY_12;
typedef union MP0_PIC0_PRIORITY_13 regMP0_PIC0_PRIORITY_13;
typedef union MP0_PIC0_PRIORITY_14 regMP0_PIC0_PRIORITY_14;
typedef union MP0_PIC0_PRIORITY_15 regMP0_PIC0_PRIORITY_15;
typedef union MP0_PIC0_PRIORITY_16 regMP0_PIC0_PRIORITY_16;
typedef union MP0_PIC0_PRIORITY_17 regMP0_PIC0_PRIORITY_17;
typedef union MP0_PIC0_PRIORITY_18 regMP0_PIC0_PRIORITY_18;
typedef union MP0_PIC0_PRIORITY_19 regMP0_PIC0_PRIORITY_19;
typedef union MP0_PIC0_PRIORITY_20 regMP0_PIC0_PRIORITY_20;
typedef union MP0_PIC0_PRIORITY_21 regMP0_PIC0_PRIORITY_21;
typedef union MP0_PIC0_PRIORITY_22 regMP0_PIC0_PRIORITY_22;
typedef union MP0_PIC0_PRIORITY_23 regMP0_PIC0_PRIORITY_23;
typedef union MP0_PIC0_PRIORITY_24 regMP0_PIC0_PRIORITY_24;
typedef union MP0_PIC0_PRIORITY_25 regMP0_PIC0_PRIORITY_25;
typedef union MP0_PIC0_PRIORITY_26 regMP0_PIC0_PRIORITY_26;
typedef union MP0_PIC0_PRIORITY_27 regMP0_PIC0_PRIORITY_27;
typedef union MP0_PIC0_PRIORITY_28 regMP0_PIC0_PRIORITY_28;
typedef union MP0_PIC0_PRIORITY_29 regMP0_PIC0_PRIORITY_29;
typedef union MP0_PIC0_PRIORITY_30 regMP0_PIC0_PRIORITY_30;
typedef union MP0_PIC0_PRIORITY_31 regMP0_PIC0_PRIORITY_31;
typedef union MP0_PIC1_LEVEL_0 regMP0_PIC1_LEVEL_0;
typedef union MP0_PIC1_LEVEL_1 regMP0_PIC1_LEVEL_1;
typedef union MP0_PIC1_LEVEL_2 regMP0_PIC1_LEVEL_2;
typedef union MP0_PIC1_LEVEL_3 regMP0_PIC1_LEVEL_3;
typedef union MP0_PIC1_EDGE_0 regMP0_PIC1_EDGE_0;
typedef union MP0_PIC1_EDGE_1 regMP0_PIC1_EDGE_1;
typedef union MP0_PIC1_EDGE_2 regMP0_PIC1_EDGE_2;
typedef union MP0_PIC1_EDGE_3 regMP0_PIC1_EDGE_3;
typedef union MP0_PIC1_PRIORITY_0 regMP0_PIC1_PRIORITY_0;
typedef union MP0_PIC1_PRIORITY_1 regMP0_PIC1_PRIORITY_1;
typedef union MP0_PIC1_PRIORITY_2 regMP0_PIC1_PRIORITY_2;
typedef union MP0_PIC1_PRIORITY_3 regMP0_PIC1_PRIORITY_3;
typedef union MP0_PIC1_PRIORITY_4 regMP0_PIC1_PRIORITY_4;
typedef union MP0_PIC1_PRIORITY_5 regMP0_PIC1_PRIORITY_5;
typedef union MP0_PIC1_PRIORITY_6 regMP0_PIC1_PRIORITY_6;
typedef union MP0_PIC1_PRIORITY_7 regMP0_PIC1_PRIORITY_7;
typedef union MP0_PIC1_PRIORITY_8 regMP0_PIC1_PRIORITY_8;
typedef union MP0_PIC1_PRIORITY_9 regMP0_PIC1_PRIORITY_9;
typedef union MP0_PIC1_PRIORITY_10 regMP0_PIC1_PRIORITY_10;
typedef union MP0_PIC1_PRIORITY_11 regMP0_PIC1_PRIORITY_11;
typedef union MP0_PIC1_PRIORITY_12 regMP0_PIC1_PRIORITY_12;
typedef union MP0_PIC1_PRIORITY_13 regMP0_PIC1_PRIORITY_13;
typedef union MP0_PIC1_PRIORITY_14 regMP0_PIC1_PRIORITY_14;
typedef union MP0_PIC1_PRIORITY_15 regMP0_PIC1_PRIORITY_15;
typedef union MP0_PIC1_PRIORITY_16 regMP0_PIC1_PRIORITY_16;
typedef union MP0_PIC1_PRIORITY_17 regMP0_PIC1_PRIORITY_17;
typedef union MP0_PIC1_PRIORITY_18 regMP0_PIC1_PRIORITY_18;
typedef union MP0_PIC1_PRIORITY_19 regMP0_PIC1_PRIORITY_19;
typedef union MP0_PIC1_PRIORITY_20 regMP0_PIC1_PRIORITY_20;
typedef union MP0_PIC1_PRIORITY_21 regMP0_PIC1_PRIORITY_21;
typedef union MP0_PIC1_PRIORITY_22 regMP0_PIC1_PRIORITY_22;
typedef union MP0_PIC1_PRIORITY_23 regMP0_PIC1_PRIORITY_23;
typedef union MP0_PIC1_PRIORITY_24 regMP0_PIC1_PRIORITY_24;
typedef union MP0_PIC1_PRIORITY_25 regMP0_PIC1_PRIORITY_25;
typedef union MP0_PIC1_PRIORITY_26 regMP0_PIC1_PRIORITY_26;
typedef union MP0_PIC1_PRIORITY_27 regMP0_PIC1_PRIORITY_27;
typedef union MP0_PIC1_PRIORITY_28 regMP0_PIC1_PRIORITY_28;
typedef union MP0_PIC1_PRIORITY_29 regMP0_PIC1_PRIORITY_29;
typedef union MP0_PIC1_PRIORITY_30 regMP0_PIC1_PRIORITY_30;
typedef union MP0_PIC1_PRIORITY_31 regMP0_PIC1_PRIORITY_31;
typedef union MP0_SAM_IH_EXT_ERR_INTR_ACK regMP0_SAM_IH_EXT_ERR_INTR_ACK;
typedef union MP0_RSMU_SECINTR_FETCH0 regMP0_RSMU_SECINTR_FETCH0;
typedef union MP0_RSMU_SECINTR_FETCH1 regMP0_RSMU_SECINTR_FETCH1;
typedef union MP0_RSMU_SECINTR_STATUS regMP0_RSMU_SECINTR_STATUS;
typedef union MP0_RSMU_SECINTR_FLUSH0 regMP0_RSMU_SECINTR_FLUSH0;
typedef union MP0_RSMU_SECINTR_FLUSH1 regMP0_RSMU_SECINTR_FLUSH1;
typedef union MP0_RSMU_SECINTR_CTRL regMP0_RSMU_SECINTR_CTRL;
typedef union MP0_RSMU_SECINTR_OFCNT regMP0_RSMU_SECINTR_OFCNT;
typedef union MP0_SMN_SAM_IH_EXT_ERR_INTR regMP0_SMN_SAM_IH_EXT_ERR_INTR;
typedef union MP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS regMP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS;
typedef union MP0_SMN_C2PMSG_32 regMP0_SMN_C2PMSG_32;
typedef union MP0_SMN_C2PMSG_33 regMP0_SMN_C2PMSG_33;
typedef union MP0_SMN_C2PMSG_34 regMP0_SMN_C2PMSG_34;
typedef union MP0_SMN_C2PMSG_35 regMP0_SMN_C2PMSG_35;
typedef union MP0_SMN_C2PMSG_36 regMP0_SMN_C2PMSG_36;
typedef union MP0_SMN_C2PMSG_37 regMP0_SMN_C2PMSG_37;
typedef union MP0_SMN_C2PMSG_38 regMP0_SMN_C2PMSG_38;
typedef union MP0_SMN_C2PMSG_39 regMP0_SMN_C2PMSG_39;
typedef union MP0_SMN_C2PMSG_40 regMP0_SMN_C2PMSG_40;
typedef union MP0_SMN_C2PMSG_41 regMP0_SMN_C2PMSG_41;
typedef union MP0_SMN_C2PMSG_42 regMP0_SMN_C2PMSG_42;
typedef union MP0_SMN_C2PMSG_43 regMP0_SMN_C2PMSG_43;
typedef union MP0_SMN_C2PMSG_44 regMP0_SMN_C2PMSG_44;
typedef union MP0_SMN_C2PMSG_45 regMP0_SMN_C2PMSG_45;
typedef union MP0_SMN_C2PMSG_46 regMP0_SMN_C2PMSG_46;
typedef union MP0_SMN_C2PMSG_47 regMP0_SMN_C2PMSG_47;
typedef union MP0_SMN_C2PMSG_48 regMP0_SMN_C2PMSG_48;
typedef union MP0_SMN_C2PMSG_49 regMP0_SMN_C2PMSG_49;
typedef union MP0_SMN_C2PMSG_50 regMP0_SMN_C2PMSG_50;
typedef union MP0_SMN_C2PMSG_51 regMP0_SMN_C2PMSG_51;
typedef union MP0_SMN_C2PMSG_52 regMP0_SMN_C2PMSG_52;
typedef union MP0_SMN_C2PMSG_53 regMP0_SMN_C2PMSG_53;
typedef union MP0_SMN_C2PMSG_54 regMP0_SMN_C2PMSG_54;
typedef union MP0_SMN_C2PMSG_55 regMP0_SMN_C2PMSG_55;
typedef union MP0_SMN_C2PMSG_56 regMP0_SMN_C2PMSG_56;
typedef union MP0_SMN_C2PMSG_57 regMP0_SMN_C2PMSG_57;
typedef union MP0_SMN_C2PMSG_58 regMP0_SMN_C2PMSG_58;
typedef union MP0_SMN_C2PMSG_59 regMP0_SMN_C2PMSG_59;
typedef union MP0_SMN_C2PMSG_60 regMP0_SMN_C2PMSG_60;
typedef union MP0_SMN_C2PMSG_61 regMP0_SMN_C2PMSG_61;
typedef union MP0_SMN_C2PMSG_62 regMP0_SMN_C2PMSG_62;
typedef union MP0_SMN_C2PMSG_63 regMP0_SMN_C2PMSG_63;
typedef union MP0_SMN_C2PMSG_64 regMP0_SMN_C2PMSG_64;
typedef union MP0_SMN_C2PMSG_65 regMP0_SMN_C2PMSG_65;
typedef union MP0_SMN_C2PMSG_66 regMP0_SMN_C2PMSG_66;
typedef union MP0_SMN_C2PMSG_67 regMP0_SMN_C2PMSG_67;
typedef union MP0_SMN_C2PMSG_68 regMP0_SMN_C2PMSG_68;
typedef union MP0_SMN_C2PMSG_69 regMP0_SMN_C2PMSG_69;
typedef union MP0_SMN_C2PMSG_70 regMP0_SMN_C2PMSG_70;
typedef union MP0_SMN_C2PMSG_71 regMP0_SMN_C2PMSG_71;
typedef union MP0_SMN_C2PMSG_72 regMP0_SMN_C2PMSG_72;
typedef union MP0_SMN_C2PMSG_73 regMP0_SMN_C2PMSG_73;
typedef union MP0_SMN_C2PMSG_74 regMP0_SMN_C2PMSG_74;
typedef union MP0_SMN_C2PMSG_75 regMP0_SMN_C2PMSG_75;
typedef union MP0_SMN_C2PMSG_76 regMP0_SMN_C2PMSG_76;
typedef union MP0_SMN_C2PMSG_77 regMP0_SMN_C2PMSG_77;
typedef union MP0_SMN_C2PMSG_78 regMP0_SMN_C2PMSG_78;
typedef union MP0_SMN_C2PMSG_79 regMP0_SMN_C2PMSG_79;
typedef union MP0_SMN_C2PMSG_80 regMP0_SMN_C2PMSG_80;
typedef union MP0_SMN_C2PMSG_81 regMP0_SMN_C2PMSG_81;
typedef union MP0_SMN_C2PMSG_82 regMP0_SMN_C2PMSG_82;
typedef union MP0_SMN_C2PMSG_83 regMP0_SMN_C2PMSG_83;
typedef union MP0_SMN_C2PMSG_84 regMP0_SMN_C2PMSG_84;
typedef union MP0_SMN_C2PMSG_85 regMP0_SMN_C2PMSG_85;
typedef union MP0_SMN_C2PMSG_86 regMP0_SMN_C2PMSG_86;
typedef union MP0_SMN_C2PMSG_87 regMP0_SMN_C2PMSG_87;
typedef union MP0_SMN_C2PMSG_88 regMP0_SMN_C2PMSG_88;
typedef union MP0_SMN_C2PMSG_89 regMP0_SMN_C2PMSG_89;
typedef union MP0_SMN_C2PMSG_90 regMP0_SMN_C2PMSG_90;
typedef union MP0_SMN_C2PMSG_91 regMP0_SMN_C2PMSG_91;
typedef union MP0_SMN_C2PMSG_92 regMP0_SMN_C2PMSG_92;
typedef union MP0_SMN_C2PMSG_93 regMP0_SMN_C2PMSG_93;
typedef union MP0_SMN_C2PMSG_94 regMP0_SMN_C2PMSG_94;
typedef union MP0_SMN_C2PMSG_95 regMP0_SMN_C2PMSG_95;
typedef union MP0_RSMU_PUB_RSMU_HCID regMP0_RSMU_PUB_RSMU_HCID;
typedef union MP0_RSMU_PUB_RSMU_SIID regMP0_RSMU_PUB_RSMU_SIID;
typedef union MP0_MMU_SRAM_FLOP_START_ADDR regMP0_MMU_SRAM_FLOP_START_ADDR;
typedef union MP0_MMU_SRAM_ACC_VIOLATION_LOG_ADDR regMP0_MMU_SRAM_ACC_VIOLATION_LOG_ADDR;
typedef union MP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS regMP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS;
typedef union MP0_MMU_MISC_CNTL regMP0_MMU_MISC_CNTL;
typedef union MP0_MMU_ACCESS_ERR_LOG regMP0_MMU_ACCESS_ERR_LOG;
typedef union MP0_MMU_SRAM_UNSECURE_BAR regMP0_MMU_SRAM_UNSECURE_BAR;
typedef union MP0_MMU_SCRATCH_0 regMP0_MMU_SCRATCH_0;
typedef union MP0_MMU_SCRATCH_1 regMP0_MMU_SCRATCH_1;
typedef union MP0_MMU_SCRATCH_2 regMP0_MMU_SCRATCH_2;
typedef union MP0_MMU_SCRATCH_3 regMP0_MMU_SCRATCH_3;
typedef union MP0_MMU_SCRATCH_4 regMP0_MMU_SCRATCH_4;
typedef union MP0_MMU_SCRATCH_5 regMP0_MMU_SCRATCH_5;
typedef union MP0_MMU_SCRATCH_6 regMP0_MMU_SCRATCH_6;
typedef union MP0_MMU_SCRATCH_7 regMP0_MMU_SCRATCH_7;
typedef union MP0_MCA_ACCESS_CNTL regMP0_MCA_ACCESS_CNTL;
typedef union MP0_MCA_ACCESS_WR_DATA regMP0_MCA_ACCESS_WR_DATA;
typedef union MP0_MCA_ACCESS_RD_DATA regMP0_MCA_ACCESS_RD_DATA;
typedef union MP0_MMHUB_SOC_TLB0_1 regMP0_MMHUB_SOC_TLB0_1;
typedef union MP0_MMHUB_SOC_TLB0_2 regMP0_MMHUB_SOC_TLB0_2;
typedef union MP0_MMHUB_SOC_TLB0_3 regMP0_MMHUB_SOC_TLB0_3;
typedef union MP0_MMHUB_SOC_TLB0_4 regMP0_MMHUB_SOC_TLB0_4;
typedef union MP0_MMHUB_SOC_TLB0_5 regMP0_MMHUB_SOC_TLB0_5;
typedef union MP0_MMHUB_SOC_TLB0_6 regMP0_MMHUB_SOC_TLB0_6;
typedef union MP0_MMHUB_SOC_TLB0_7 regMP0_MMHUB_SOC_TLB0_7;
typedef union MP0_MMHUB_SOC_TLB0_8 regMP0_MMHUB_SOC_TLB0_8;
typedef union MP0_MMHUB_SOC_TLB0_9 regMP0_MMHUB_SOC_TLB0_9;
typedef union MP0_MMHUB_SOC_TLB0_10 regMP0_MMHUB_SOC_TLB0_10;
typedef union MP0_MMHUB_SOC_TLB0_11 regMP0_MMHUB_SOC_TLB0_11;
typedef union MP0_MMHUB_SOC_TLB0_12 regMP0_MMHUB_SOC_TLB0_12;
typedef union MP0_MMHUB_SOC_TLB0_13 regMP0_MMHUB_SOC_TLB0_13;
typedef union MP0_MMHUB_SOC_TLB0_14 regMP0_MMHUB_SOC_TLB0_14;
typedef union MP0_MMHUB_SOC_TLB0_15 regMP0_MMHUB_SOC_TLB0_15;
typedef union MP0_MMHUB_SOC_TLB0_16 regMP0_MMHUB_SOC_TLB0_16;
typedef union MP0_MMHUB_SOC_TLB0_17 regMP0_MMHUB_SOC_TLB0_17;
typedef union MP0_MMHUB_SOC_TLB0_18 regMP0_MMHUB_SOC_TLB0_18;
typedef union MP0_MMHUB_SOC_TLB0_19 regMP0_MMHUB_SOC_TLB0_19;
typedef union MP0_MMHUB_SOC_TLB0_20 regMP0_MMHUB_SOC_TLB0_20;
typedef union MP0_MMHUB_SOC_TLB0_21 regMP0_MMHUB_SOC_TLB0_21;
typedef union MP0_MMHUB_SOC_TLB0_22 regMP0_MMHUB_SOC_TLB0_22;
typedef union MP0_MMHUB_SOC_TLB0_23 regMP0_MMHUB_SOC_TLB0_23;
typedef union MP0_MMHUB_SOC_TLB0_24 regMP0_MMHUB_SOC_TLB0_24;
typedef union MP0_MMHUB_SOC_TLB0_25 regMP0_MMHUB_SOC_TLB0_25;
typedef union MP0_MMHUB_SOC_TLB0_26 regMP0_MMHUB_SOC_TLB0_26;
typedef union MP0_MMHUB_SOC_TLB0_27 regMP0_MMHUB_SOC_TLB0_27;
typedef union MP0_MMHUB_SOC_TLB0_28 regMP0_MMHUB_SOC_TLB0_28;
typedef union MP0_MMHUB_SOC_TLB0_29 regMP0_MMHUB_SOC_TLB0_29;
typedef union MP0_MMHUB_SOC_TLB0_30 regMP0_MMHUB_SOC_TLB0_30;
typedef union MP0_MMHUB_SOC_TLB0_31 regMP0_MMHUB_SOC_TLB0_31;
typedef union MP0_MMHUB_SOC_TLB0_32 regMP0_MMHUB_SOC_TLB0_32;
typedef union MP0_MMHUB_SOC_TLB0_33 regMP0_MMHUB_SOC_TLB0_33;
typedef union MP0_MMHUB_SOC_TLB0_34 regMP0_MMHUB_SOC_TLB0_34;
typedef union MP0_MMHUB_SOC_TLB0_35 regMP0_MMHUB_SOC_TLB0_35;
typedef union MP0_MMHUB_SOC_TLB0_36 regMP0_MMHUB_SOC_TLB0_36;
typedef union MP0_MMHUB_SOC_TLB0_37 regMP0_MMHUB_SOC_TLB0_37;
typedef union MP0_MMHUB_SOC_TLB0_38 regMP0_MMHUB_SOC_TLB0_38;
typedef union MP0_MMHUB_SOC_TLB0_39 regMP0_MMHUB_SOC_TLB0_39;
typedef union MP0_MMHUB_SOC_TLB0_40 regMP0_MMHUB_SOC_TLB0_40;
typedef union MP0_MMHUB_SOC_TLB0_41 regMP0_MMHUB_SOC_TLB0_41;
typedef union MP0_MMHUB_SOC_TLB0_42 regMP0_MMHUB_SOC_TLB0_42;
typedef union MP0_MMHUB_SOC_TLB0_43 regMP0_MMHUB_SOC_TLB0_43;
typedef union MP0_MMHUB_SOC_TLB0_44 regMP0_MMHUB_SOC_TLB0_44;
typedef union MP0_MMHUB_SOC_TLB0_45 regMP0_MMHUB_SOC_TLB0_45;
typedef union MP0_MMHUB_SOC_TLB0_46 regMP0_MMHUB_SOC_TLB0_46;
typedef union MP0_MMHUB_SOC_TLB0_47 regMP0_MMHUB_SOC_TLB0_47;
typedef union MP0_MMHUB_SOC_TLB0_48 regMP0_MMHUB_SOC_TLB0_48;
typedef union MP0_MMHUB_SOC_TLB0_49 regMP0_MMHUB_SOC_TLB0_49;
typedef union MP0_MMHUB_SOC_TLB0_50 regMP0_MMHUB_SOC_TLB0_50;
typedef union MP0_MMHUB_SOC_TLB0_51 regMP0_MMHUB_SOC_TLB0_51;
typedef union MP0_MMHUB_SOC_TLB0_52 regMP0_MMHUB_SOC_TLB0_52;
typedef union MP0_MMHUB_SOC_TLB0_53 regMP0_MMHUB_SOC_TLB0_53;
typedef union MP0_MMHUB_SOC_TLB0_54 regMP0_MMHUB_SOC_TLB0_54;
typedef union MP0_MMHUB_SOC_TLB0_55 regMP0_MMHUB_SOC_TLB0_55;
typedef union MP0_MMHUB_SOC_TLB0_56 regMP0_MMHUB_SOC_TLB0_56;
typedef union MP0_MMHUB_SOC_TLB0_57 regMP0_MMHUB_SOC_TLB0_57;
typedef union MP0_MMHUB_SOC_TLB0_58 regMP0_MMHUB_SOC_TLB0_58;
typedef union MP0_MMHUB_SOC_TLB0_59 regMP0_MMHUB_SOC_TLB0_59;
typedef union MP0_MMHUB_SOC_TLB0_60 regMP0_MMHUB_SOC_TLB0_60;
typedef union MP0_MMHUB_SOC_TLB0_61 regMP0_MMHUB_SOC_TLB0_61;
typedef union MP0_MMHUB_SOC_TLB0_62 regMP0_MMHUB_SOC_TLB0_62;
typedef union MP0_MMHUB_SOC_TLB1_1 regMP0_MMHUB_SOC_TLB1_1;
typedef union MP0_MMHUB_SOC_TLB1_2 regMP0_MMHUB_SOC_TLB1_2;
typedef union MP0_MMHUB_SOC_TLB1_3 regMP0_MMHUB_SOC_TLB1_3;
typedef union MP0_MMHUB_SOC_TLB1_4 regMP0_MMHUB_SOC_TLB1_4;
typedef union MP0_MMHUB_SOC_TLB1_5 regMP0_MMHUB_SOC_TLB1_5;
typedef union MP0_MMHUB_SOC_TLB1_6 regMP0_MMHUB_SOC_TLB1_6;
typedef union MP0_MMHUB_SOC_TLB1_7 regMP0_MMHUB_SOC_TLB1_7;
typedef union MP0_MMHUB_SOC_TLB1_8 regMP0_MMHUB_SOC_TLB1_8;
typedef union MP0_MMHUB_SOC_TLB1_9 regMP0_MMHUB_SOC_TLB1_9;
typedef union MP0_MMHUB_SOC_TLB1_10 regMP0_MMHUB_SOC_TLB1_10;
typedef union MP0_MMHUB_SOC_TLB1_11 regMP0_MMHUB_SOC_TLB1_11;
typedef union MP0_MMHUB_SOC_TLB1_12 regMP0_MMHUB_SOC_TLB1_12;
typedef union MP0_MMHUB_SOC_TLB1_13 regMP0_MMHUB_SOC_TLB1_13;
typedef union MP0_MMHUB_SOC_TLB1_14 regMP0_MMHUB_SOC_TLB1_14;
typedef union MP0_MMHUB_SOC_TLB1_15 regMP0_MMHUB_SOC_TLB1_15;
typedef union MP0_MMHUB_SOC_TLB1_16 regMP0_MMHUB_SOC_TLB1_16;
typedef union MP0_MMHUB_SOC_TLB1_17 regMP0_MMHUB_SOC_TLB1_17;
typedef union MP0_MMHUB_SOC_TLB1_18 regMP0_MMHUB_SOC_TLB1_18;
typedef union MP0_MMHUB_SOC_TLB1_19 regMP0_MMHUB_SOC_TLB1_19;
typedef union MP0_MMHUB_SOC_TLB1_20 regMP0_MMHUB_SOC_TLB1_20;
typedef union MP0_MMHUB_SOC_TLB1_21 regMP0_MMHUB_SOC_TLB1_21;
typedef union MP0_MMHUB_SOC_TLB1_22 regMP0_MMHUB_SOC_TLB1_22;
typedef union MP0_MMHUB_SOC_TLB1_23 regMP0_MMHUB_SOC_TLB1_23;
typedef union MP0_MMHUB_SOC_TLB1_24 regMP0_MMHUB_SOC_TLB1_24;
typedef union MP0_MMHUB_SOC_TLB1_25 regMP0_MMHUB_SOC_TLB1_25;
typedef union MP0_MMHUB_SOC_TLB1_26 regMP0_MMHUB_SOC_TLB1_26;
typedef union MP0_MMHUB_SOC_TLB1_27 regMP0_MMHUB_SOC_TLB1_27;
typedef union MP0_MMHUB_SOC_TLB1_28 regMP0_MMHUB_SOC_TLB1_28;
typedef union MP0_MMHUB_SOC_TLB1_29 regMP0_MMHUB_SOC_TLB1_29;
typedef union MP0_MMHUB_SOC_TLB1_30 regMP0_MMHUB_SOC_TLB1_30;
typedef union MP0_MMHUB_SOC_TLB1_31 regMP0_MMHUB_SOC_TLB1_31;
typedef union MP0_MMHUB_SOC_TLB1_32 regMP0_MMHUB_SOC_TLB1_32;
typedef union MP0_MMHUB_SOC_TLB1_33 regMP0_MMHUB_SOC_TLB1_33;
typedef union MP0_MMHUB_SOC_TLB1_34 regMP0_MMHUB_SOC_TLB1_34;
typedef union MP0_MMHUB_SOC_TLB1_35 regMP0_MMHUB_SOC_TLB1_35;
typedef union MP0_MMHUB_SOC_TLB1_36 regMP0_MMHUB_SOC_TLB1_36;
typedef union MP0_MMHUB_SOC_TLB1_37 regMP0_MMHUB_SOC_TLB1_37;
typedef union MP0_MMHUB_SOC_TLB1_38 regMP0_MMHUB_SOC_TLB1_38;
typedef union MP0_MMHUB_SOC_TLB1_39 regMP0_MMHUB_SOC_TLB1_39;
typedef union MP0_MMHUB_SOC_TLB1_40 regMP0_MMHUB_SOC_TLB1_40;
typedef union MP0_MMHUB_SOC_TLB1_41 regMP0_MMHUB_SOC_TLB1_41;
typedef union MP0_MMHUB_SOC_TLB1_42 regMP0_MMHUB_SOC_TLB1_42;
typedef union MP0_MMHUB_SOC_TLB1_43 regMP0_MMHUB_SOC_TLB1_43;
typedef union MP0_MMHUB_SOC_TLB1_44 regMP0_MMHUB_SOC_TLB1_44;
typedef union MP0_MMHUB_SOC_TLB1_45 regMP0_MMHUB_SOC_TLB1_45;
typedef union MP0_MMHUB_SOC_TLB1_46 regMP0_MMHUB_SOC_TLB1_46;
typedef union MP0_MMHUB_SOC_TLB1_47 regMP0_MMHUB_SOC_TLB1_47;
typedef union MP0_MMHUB_SOC_TLB1_48 regMP0_MMHUB_SOC_TLB1_48;
typedef union MP0_MMHUB_SOC_TLB1_49 regMP0_MMHUB_SOC_TLB1_49;
typedef union MP0_MMHUB_SOC_TLB1_50 regMP0_MMHUB_SOC_TLB1_50;
typedef union MP0_MMHUB_SOC_TLB1_51 regMP0_MMHUB_SOC_TLB1_51;
typedef union MP0_MMHUB_SOC_TLB1_52 regMP0_MMHUB_SOC_TLB1_52;
typedef union MP0_MMHUB_SOC_TLB1_53 regMP0_MMHUB_SOC_TLB1_53;
typedef union MP0_MMHUB_SOC_TLB1_54 regMP0_MMHUB_SOC_TLB1_54;
typedef union MP0_MMHUB_SOC_TLB1_55 regMP0_MMHUB_SOC_TLB1_55;
typedef union MP0_MMHUB_SOC_TLB1_56 regMP0_MMHUB_SOC_TLB1_56;
typedef union MP0_MMHUB_SOC_TLB1_57 regMP0_MMHUB_SOC_TLB1_57;
typedef union MP0_MMHUB_SOC_TLB1_58 regMP0_MMHUB_SOC_TLB1_58;
typedef union MP0_MMHUB_SOC_TLB1_59 regMP0_MMHUB_SOC_TLB1_59;
typedef union MP0_MMHUB_SOC_TLB1_60 regMP0_MMHUB_SOC_TLB1_60;
typedef union MP0_MMHUB_SOC_TLB1_61 regMP0_MMHUB_SOC_TLB1_61;
typedef union MP0_MMHUB_SOC_TLB1_62 regMP0_MMHUB_SOC_TLB1_62;
typedef union MP0_MMHUB_SOC_TLB2_1 regMP0_MMHUB_SOC_TLB2_1;
typedef union MP0_MMHUB_SOC_TLB2_2 regMP0_MMHUB_SOC_TLB2_2;
typedef union MP0_MMHUB_SOC_TLB2_3 regMP0_MMHUB_SOC_TLB2_3;
typedef union MP0_MMHUB_SOC_TLB2_4 regMP0_MMHUB_SOC_TLB2_4;
typedef union MP0_MMHUB_SOC_TLB2_5 regMP0_MMHUB_SOC_TLB2_5;
typedef union MP0_MMHUB_SOC_TLB2_6 regMP0_MMHUB_SOC_TLB2_6;
typedef union MP0_MMHUB_SOC_TLB2_7 regMP0_MMHUB_SOC_TLB2_7;
typedef union MP0_MMHUB_SOC_TLB2_8 regMP0_MMHUB_SOC_TLB2_8;
typedef union MP0_MMHUB_SOC_TLB2_9 regMP0_MMHUB_SOC_TLB2_9;
typedef union MP0_MMHUB_SOC_TLB2_10 regMP0_MMHUB_SOC_TLB2_10;
typedef union MP0_MMHUB_SOC_TLB2_11 regMP0_MMHUB_SOC_TLB2_11;
typedef union MP0_MMHUB_SOC_TLB2_12 regMP0_MMHUB_SOC_TLB2_12;
typedef union MP0_MMHUB_SOC_TLB2_13 regMP0_MMHUB_SOC_TLB2_13;
typedef union MP0_MMHUB_SOC_TLB2_14 regMP0_MMHUB_SOC_TLB2_14;
typedef union MP0_MMHUB_SOC_TLB2_15 regMP0_MMHUB_SOC_TLB2_15;
typedef union MP0_MMHUB_SOC_TLB2_16 regMP0_MMHUB_SOC_TLB2_16;
typedef union MP0_MMHUB_SOC_TLB2_17 regMP0_MMHUB_SOC_TLB2_17;
typedef union MP0_MMHUB_SOC_TLB2_18 regMP0_MMHUB_SOC_TLB2_18;
typedef union MP0_MMHUB_SOC_TLB2_19 regMP0_MMHUB_SOC_TLB2_19;
typedef union MP0_MMHUB_SOC_TLB2_20 regMP0_MMHUB_SOC_TLB2_20;
typedef union MP0_MMHUB_SOC_TLB2_21 regMP0_MMHUB_SOC_TLB2_21;
typedef union MP0_MMHUB_SOC_TLB2_22 regMP0_MMHUB_SOC_TLB2_22;
typedef union MP0_MMHUB_SOC_TLB2_23 regMP0_MMHUB_SOC_TLB2_23;
typedef union MP0_MMHUB_SOC_TLB2_24 regMP0_MMHUB_SOC_TLB2_24;
typedef union MP0_MMHUB_SOC_TLB2_25 regMP0_MMHUB_SOC_TLB2_25;
typedef union MP0_MMHUB_SOC_TLB2_26 regMP0_MMHUB_SOC_TLB2_26;
typedef union MP0_MMHUB_SOC_TLB2_27 regMP0_MMHUB_SOC_TLB2_27;
typedef union MP0_MMHUB_SOC_TLB2_28 regMP0_MMHUB_SOC_TLB2_28;
typedef union MP0_MMHUB_SOC_TLB2_29 regMP0_MMHUB_SOC_TLB2_29;
typedef union MP0_MMHUB_SOC_TLB2_30 regMP0_MMHUB_SOC_TLB2_30;
typedef union MP0_MMHUB_SOC_TLB2_31 regMP0_MMHUB_SOC_TLB2_31;
typedef union MP0_MMHUB_SOC_TLB2_32 regMP0_MMHUB_SOC_TLB2_32;
typedef union MP0_MMHUB_SOC_TLB2_33 regMP0_MMHUB_SOC_TLB2_33;
typedef union MP0_MMHUB_SOC_TLB2_34 regMP0_MMHUB_SOC_TLB2_34;
typedef union MP0_MMHUB_SOC_TLB2_35 regMP0_MMHUB_SOC_TLB2_35;
typedef union MP0_MMHUB_SOC_TLB2_36 regMP0_MMHUB_SOC_TLB2_36;
typedef union MP0_MMHUB_SOC_TLB2_37 regMP0_MMHUB_SOC_TLB2_37;
typedef union MP0_MMHUB_SOC_TLB2_38 regMP0_MMHUB_SOC_TLB2_38;
typedef union MP0_MMHUB_SOC_TLB2_39 regMP0_MMHUB_SOC_TLB2_39;
typedef union MP0_MMHUB_SOC_TLB2_40 regMP0_MMHUB_SOC_TLB2_40;
typedef union MP0_MMHUB_SOC_TLB2_41 regMP0_MMHUB_SOC_TLB2_41;
typedef union MP0_MMHUB_SOC_TLB2_42 regMP0_MMHUB_SOC_TLB2_42;
typedef union MP0_MMHUB_SOC_TLB2_43 regMP0_MMHUB_SOC_TLB2_43;
typedef union MP0_MMHUB_SOC_TLB2_44 regMP0_MMHUB_SOC_TLB2_44;
typedef union MP0_MMHUB_SOC_TLB2_45 regMP0_MMHUB_SOC_TLB2_45;
typedef union MP0_MMHUB_SOC_TLB2_46 regMP0_MMHUB_SOC_TLB2_46;
typedef union MP0_MMHUB_SOC_TLB2_47 regMP0_MMHUB_SOC_TLB2_47;
typedef union MP0_MMHUB_SOC_TLB2_48 regMP0_MMHUB_SOC_TLB2_48;
typedef union MP0_MMHUB_SOC_TLB2_49 regMP0_MMHUB_SOC_TLB2_49;
typedef union MP0_MMHUB_SOC_TLB2_50 regMP0_MMHUB_SOC_TLB2_50;
typedef union MP0_MMHUB_SOC_TLB2_51 regMP0_MMHUB_SOC_TLB2_51;
typedef union MP0_MMHUB_SOC_TLB2_52 regMP0_MMHUB_SOC_TLB2_52;
typedef union MP0_MMHUB_SOC_TLB2_53 regMP0_MMHUB_SOC_TLB2_53;
typedef union MP0_MMHUB_SOC_TLB2_54 regMP0_MMHUB_SOC_TLB2_54;
typedef union MP0_MMHUB_SOC_TLB2_55 regMP0_MMHUB_SOC_TLB2_55;
typedef union MP0_MMHUB_SOC_TLB2_56 regMP0_MMHUB_SOC_TLB2_56;
typedef union MP0_MMHUB_SOC_TLB2_57 regMP0_MMHUB_SOC_TLB2_57;
typedef union MP0_MMHUB_SOC_TLB2_58 regMP0_MMHUB_SOC_TLB2_58;
typedef union MP0_MMHUB_SOC_TLB2_59 regMP0_MMHUB_SOC_TLB2_59;
typedef union MP0_MMHUB_SOC_TLB2_60 regMP0_MMHUB_SOC_TLB2_60;
typedef union MP0_MMHUB_SOC_TLB2_61 regMP0_MMHUB_SOC_TLB2_61;
typedef union MP0_MMHUB_SOC_TLB2_62 regMP0_MMHUB_SOC_TLB2_62;
typedef union MP0_MMHUB_SOC_TLB3_1 regMP0_MMHUB_SOC_TLB3_1;
typedef union MP0_MMHUB_SOC_TLB3_2 regMP0_MMHUB_SOC_TLB3_2;
typedef union MP0_MMHUB_SOC_TLB3_3 regMP0_MMHUB_SOC_TLB3_3;
typedef union MP0_MMHUB_SOC_TLB3_4 regMP0_MMHUB_SOC_TLB3_4;
typedef union MP0_MMHUB_SOC_TLB3_5 regMP0_MMHUB_SOC_TLB3_5;
typedef union MP0_MMHUB_SOC_TLB3_6 regMP0_MMHUB_SOC_TLB3_6;
typedef union MP0_MMHUB_SOC_TLB3_7 regMP0_MMHUB_SOC_TLB3_7;
typedef union MP0_MMHUB_SOC_TLB3_8 regMP0_MMHUB_SOC_TLB3_8;
typedef union MP0_MMHUB_SOC_TLB3_9 regMP0_MMHUB_SOC_TLB3_9;
typedef union MP0_MMHUB_SOC_TLB3_10 regMP0_MMHUB_SOC_TLB3_10;
typedef union MP0_MMHUB_SOC_TLB3_11 regMP0_MMHUB_SOC_TLB3_11;
typedef union MP0_MMHUB_SOC_TLB3_12 regMP0_MMHUB_SOC_TLB3_12;
typedef union MP0_MMHUB_SOC_TLB3_13 regMP0_MMHUB_SOC_TLB3_13;
typedef union MP0_MMHUB_SOC_TLB3_14 regMP0_MMHUB_SOC_TLB3_14;
typedef union MP0_MMHUB_SOC_TLB3_15 regMP0_MMHUB_SOC_TLB3_15;
typedef union MP0_MMHUB_SOC_TLB3_16 regMP0_MMHUB_SOC_TLB3_16;
typedef union MP0_MMHUB_SOC_TLB3_17 regMP0_MMHUB_SOC_TLB3_17;
typedef union MP0_MMHUB_SOC_TLB3_18 regMP0_MMHUB_SOC_TLB3_18;
typedef union MP0_MMHUB_SOC_TLB3_19 regMP0_MMHUB_SOC_TLB3_19;
typedef union MP0_MMHUB_SOC_TLB3_20 regMP0_MMHUB_SOC_TLB3_20;
typedef union MP0_MMHUB_SOC_TLB3_21 regMP0_MMHUB_SOC_TLB3_21;
typedef union MP0_MMHUB_SOC_TLB3_22 regMP0_MMHUB_SOC_TLB3_22;
typedef union MP0_MMHUB_SOC_TLB3_23 regMP0_MMHUB_SOC_TLB3_23;
typedef union MP0_MMHUB_SOC_TLB3_24 regMP0_MMHUB_SOC_TLB3_24;
typedef union MP0_MMHUB_SOC_TLB3_25 regMP0_MMHUB_SOC_TLB3_25;
typedef union MP0_MMHUB_SOC_TLB3_26 regMP0_MMHUB_SOC_TLB3_26;
typedef union MP0_MMHUB_SOC_TLB3_27 regMP0_MMHUB_SOC_TLB3_27;
typedef union MP0_MMHUB_SOC_TLB3_28 regMP0_MMHUB_SOC_TLB3_28;
typedef union MP0_MMHUB_SOC_TLB3_29 regMP0_MMHUB_SOC_TLB3_29;
typedef union MP0_MMHUB_SOC_TLB3_30 regMP0_MMHUB_SOC_TLB3_30;
typedef union MP0_MMHUB_SOC_TLB3_31 regMP0_MMHUB_SOC_TLB3_31;
typedef union MP0_MMHUB_SOC_TLB3_32 regMP0_MMHUB_SOC_TLB3_32;
typedef union MP0_MMHUB_SOC_TLB3_33 regMP0_MMHUB_SOC_TLB3_33;
typedef union MP0_MMHUB_SOC_TLB3_34 regMP0_MMHUB_SOC_TLB3_34;
typedef union MP0_MMHUB_SOC_TLB3_35 regMP0_MMHUB_SOC_TLB3_35;
typedef union MP0_MMHUB_SOC_TLB3_36 regMP0_MMHUB_SOC_TLB3_36;
typedef union MP0_MMHUB_SOC_TLB3_37 regMP0_MMHUB_SOC_TLB3_37;
typedef union MP0_MMHUB_SOC_TLB3_38 regMP0_MMHUB_SOC_TLB3_38;
typedef union MP0_MMHUB_SOC_TLB3_39 regMP0_MMHUB_SOC_TLB3_39;
typedef union MP0_MMHUB_SOC_TLB3_40 regMP0_MMHUB_SOC_TLB3_40;
typedef union MP0_MMHUB_SOC_TLB3_41 regMP0_MMHUB_SOC_TLB3_41;
typedef union MP0_MMHUB_SOC_TLB3_42 regMP0_MMHUB_SOC_TLB3_42;
typedef union MP0_MMHUB_SOC_TLB3_43 regMP0_MMHUB_SOC_TLB3_43;
typedef union MP0_MMHUB_SOC_TLB3_44 regMP0_MMHUB_SOC_TLB3_44;
typedef union MP0_MMHUB_SOC_TLB3_45 regMP0_MMHUB_SOC_TLB3_45;
typedef union MP0_MMHUB_SOC_TLB3_46 regMP0_MMHUB_SOC_TLB3_46;
typedef union MP0_MMHUB_SOC_TLB3_47 regMP0_MMHUB_SOC_TLB3_47;
typedef union MP0_MMHUB_SOC_TLB3_48 regMP0_MMHUB_SOC_TLB3_48;
typedef union MP0_MMHUB_SOC_TLB3_49 regMP0_MMHUB_SOC_TLB3_49;
typedef union MP0_MMHUB_SOC_TLB3_50 regMP0_MMHUB_SOC_TLB3_50;
typedef union MP0_MMHUB_SOC_TLB3_51 regMP0_MMHUB_SOC_TLB3_51;
typedef union MP0_MMHUB_SOC_TLB3_52 regMP0_MMHUB_SOC_TLB3_52;
typedef union MP0_MMHUB_SOC_TLB3_53 regMP0_MMHUB_SOC_TLB3_53;
typedef union MP0_MMHUB_SOC_TLB3_54 regMP0_MMHUB_SOC_TLB3_54;
typedef union MP0_MMHUB_SOC_TLB3_55 regMP0_MMHUB_SOC_TLB3_55;
typedef union MP0_MMHUB_SOC_TLB3_56 regMP0_MMHUB_SOC_TLB3_56;
typedef union MP0_MMHUB_SOC_TLB3_57 regMP0_MMHUB_SOC_TLB3_57;
typedef union MP0_MMHUB_SOC_TLB3_58 regMP0_MMHUB_SOC_TLB3_58;
typedef union MP0_MMHUB_SOC_TLB3_59 regMP0_MMHUB_SOC_TLB3_59;
typedef union MP0_MMHUB_SOC_TLB3_60 regMP0_MMHUB_SOC_TLB3_60;
typedef union MP0_MMHUB_SOC_TLB3_61 regMP0_MMHUB_SOC_TLB3_61;
typedef union MP0_MMHUB_SOC_TLB3_62 regMP0_MMHUB_SOC_TLB3_62;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61;
typedef union MP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 regMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_1 regMP0_MMHUB_TLB_ATTRIBUTE_1;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_2 regMP0_MMHUB_TLB_ATTRIBUTE_2;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_3 regMP0_MMHUB_TLB_ATTRIBUTE_3;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_4 regMP0_MMHUB_TLB_ATTRIBUTE_4;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_5 regMP0_MMHUB_TLB_ATTRIBUTE_5;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_6 regMP0_MMHUB_TLB_ATTRIBUTE_6;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_7 regMP0_MMHUB_TLB_ATTRIBUTE_7;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_8 regMP0_MMHUB_TLB_ATTRIBUTE_8;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_9 regMP0_MMHUB_TLB_ATTRIBUTE_9;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_10 regMP0_MMHUB_TLB_ATTRIBUTE_10;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_11 regMP0_MMHUB_TLB_ATTRIBUTE_11;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_12 regMP0_MMHUB_TLB_ATTRIBUTE_12;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_13 regMP0_MMHUB_TLB_ATTRIBUTE_13;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_14 regMP0_MMHUB_TLB_ATTRIBUTE_14;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_15 regMP0_MMHUB_TLB_ATTRIBUTE_15;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_16 regMP0_MMHUB_TLB_ATTRIBUTE_16;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_17 regMP0_MMHUB_TLB_ATTRIBUTE_17;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_18 regMP0_MMHUB_TLB_ATTRIBUTE_18;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_19 regMP0_MMHUB_TLB_ATTRIBUTE_19;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_20 regMP0_MMHUB_TLB_ATTRIBUTE_20;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_21 regMP0_MMHUB_TLB_ATTRIBUTE_21;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_22 regMP0_MMHUB_TLB_ATTRIBUTE_22;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_23 regMP0_MMHUB_TLB_ATTRIBUTE_23;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_24 regMP0_MMHUB_TLB_ATTRIBUTE_24;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_25 regMP0_MMHUB_TLB_ATTRIBUTE_25;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_26 regMP0_MMHUB_TLB_ATTRIBUTE_26;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_27 regMP0_MMHUB_TLB_ATTRIBUTE_27;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_28 regMP0_MMHUB_TLB_ATTRIBUTE_28;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_29 regMP0_MMHUB_TLB_ATTRIBUTE_29;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_30 regMP0_MMHUB_TLB_ATTRIBUTE_30;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_31 regMP0_MMHUB_TLB_ATTRIBUTE_31;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_32 regMP0_MMHUB_TLB_ATTRIBUTE_32;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_33 regMP0_MMHUB_TLB_ATTRIBUTE_33;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_34 regMP0_MMHUB_TLB_ATTRIBUTE_34;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_35 regMP0_MMHUB_TLB_ATTRIBUTE_35;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_36 regMP0_MMHUB_TLB_ATTRIBUTE_36;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_37 regMP0_MMHUB_TLB_ATTRIBUTE_37;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_38 regMP0_MMHUB_TLB_ATTRIBUTE_38;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_39 regMP0_MMHUB_TLB_ATTRIBUTE_39;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_40 regMP0_MMHUB_TLB_ATTRIBUTE_40;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_41 regMP0_MMHUB_TLB_ATTRIBUTE_41;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_42 regMP0_MMHUB_TLB_ATTRIBUTE_42;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_43 regMP0_MMHUB_TLB_ATTRIBUTE_43;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_44 regMP0_MMHUB_TLB_ATTRIBUTE_44;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_45 regMP0_MMHUB_TLB_ATTRIBUTE_45;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_46 regMP0_MMHUB_TLB_ATTRIBUTE_46;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_47 regMP0_MMHUB_TLB_ATTRIBUTE_47;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_48 regMP0_MMHUB_TLB_ATTRIBUTE_48;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_49 regMP0_MMHUB_TLB_ATTRIBUTE_49;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_50 regMP0_MMHUB_TLB_ATTRIBUTE_50;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_51 regMP0_MMHUB_TLB_ATTRIBUTE_51;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_52 regMP0_MMHUB_TLB_ATTRIBUTE_52;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_53 regMP0_MMHUB_TLB_ATTRIBUTE_53;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_54 regMP0_MMHUB_TLB_ATTRIBUTE_54;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_55 regMP0_MMHUB_TLB_ATTRIBUTE_55;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_56 regMP0_MMHUB_TLB_ATTRIBUTE_56;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_57 regMP0_MMHUB_TLB_ATTRIBUTE_57;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_58 regMP0_MMHUB_TLB_ATTRIBUTE_58;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_59 regMP0_MMHUB_TLB_ATTRIBUTE_59;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_60 regMP0_MMHUB_TLB_ATTRIBUTE_60;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_61 regMP0_MMHUB_TLB_ATTRIBUTE_61;
typedef union MP0_MMHUB_TLB_ATTRIBUTE_62 regMP0_MMHUB_TLB_ATTRIBUTE_62;
typedef union MP0_MMHUB_INT_STATUS regMP0_MMHUB_INT_STATUS;
typedef union MP0_MMHUB_WR_INT_ADDR regMP0_MMHUB_WR_INT_ADDR;
typedef union MP0_MMHUB_WR_INT_OTHER regMP0_MMHUB_WR_INT_OTHER;
typedef union MP0_MMHUB_RD_INT_ADDR regMP0_MMHUB_RD_INT_ADDR;
typedef union MP0_MMHUB_RD_INT_OTHER regMP0_MMHUB_RD_INT_OTHER;
typedef union MP0_MMHUB_REG_INT_ADDR regMP0_MMHUB_REG_INT_ADDR;
typedef union MP0_MMHUB_REG_INT_OTHER regMP0_MMHUB_REG_INT_OTHER;
typedef union MP0_MMHUB_AXCACHE_CFG regMP0_MMHUB_AXCACHE_CFG;
typedef union MP0_MMHUB_DS_OVERRIDE regMP0_MMHUB_DS_OVERRIDE;
typedef union MP0_MMHUB_OUTSTANDING regMP0_MMHUB_OUTSTANDING;
typedef union MP0_SYSHUB_SOC_TLB0_1 regMP0_SYSHUB_SOC_TLB0_1;
typedef union MP0_SYSHUB_SOC_TLB0_2 regMP0_SYSHUB_SOC_TLB0_2;
typedef union MP0_SYSHUB_SOC_TLB0_3 regMP0_SYSHUB_SOC_TLB0_3;
typedef union MP0_SYSHUB_SOC_TLB0_4 regMP0_SYSHUB_SOC_TLB0_4;
typedef union MP0_SYSHUB_SOC_TLB0_5 regMP0_SYSHUB_SOC_TLB0_5;
typedef union MP0_SYSHUB_SOC_TLB0_6 regMP0_SYSHUB_SOC_TLB0_6;
typedef union MP0_SYSHUB_SOC_TLB0_7 regMP0_SYSHUB_SOC_TLB0_7;
typedef union MP0_SYSHUB_SOC_TLB0_8 regMP0_SYSHUB_SOC_TLB0_8;
typedef union MP0_SYSHUB_SOC_TLB0_9 regMP0_SYSHUB_SOC_TLB0_9;
typedef union MP0_SYSHUB_SOC_TLB0_10 regMP0_SYSHUB_SOC_TLB0_10;
typedef union MP0_SYSHUB_SOC_TLB0_11 regMP0_SYSHUB_SOC_TLB0_11;
typedef union MP0_SYSHUB_SOC_TLB0_12 regMP0_SYSHUB_SOC_TLB0_12;
typedef union MP0_SYSHUB_SOC_TLB0_13 regMP0_SYSHUB_SOC_TLB0_13;
typedef union MP0_SYSHUB_SOC_TLB0_14 regMP0_SYSHUB_SOC_TLB0_14;
typedef union MP0_SYSHUB_SOC_TLB0_15 regMP0_SYSHUB_SOC_TLB0_15;
typedef union MP0_SYSHUB_SOC_TLB0_16 regMP0_SYSHUB_SOC_TLB0_16;
typedef union MP0_SYSHUB_SOC_TLB0_17 regMP0_SYSHUB_SOC_TLB0_17;
typedef union MP0_SYSHUB_SOC_TLB0_18 regMP0_SYSHUB_SOC_TLB0_18;
typedef union MP0_SYSHUB_SOC_TLB0_19 regMP0_SYSHUB_SOC_TLB0_19;
typedef union MP0_SYSHUB_SOC_TLB0_20 regMP0_SYSHUB_SOC_TLB0_20;
typedef union MP0_SYSHUB_SOC_TLB0_21 regMP0_SYSHUB_SOC_TLB0_21;
typedef union MP0_SYSHUB_SOC_TLB0_22 regMP0_SYSHUB_SOC_TLB0_22;
typedef union MP0_SYSHUB_SOC_TLB0_23 regMP0_SYSHUB_SOC_TLB0_23;
typedef union MP0_SYSHUB_SOC_TLB0_24 regMP0_SYSHUB_SOC_TLB0_24;
typedef union MP0_SYSHUB_SOC_TLB0_25 regMP0_SYSHUB_SOC_TLB0_25;
typedef union MP0_SYSHUB_SOC_TLB0_26 regMP0_SYSHUB_SOC_TLB0_26;
typedef union MP0_SYSHUB_SOC_TLB0_27 regMP0_SYSHUB_SOC_TLB0_27;
typedef union MP0_SYSHUB_SOC_TLB0_28 regMP0_SYSHUB_SOC_TLB0_28;
typedef union MP0_SYSHUB_SOC_TLB0_29 regMP0_SYSHUB_SOC_TLB0_29;
typedef union MP0_SYSHUB_SOC_TLB0_30 regMP0_SYSHUB_SOC_TLB0_30;
typedef union MP0_SYSHUB_SOC_TLB0_31 regMP0_SYSHUB_SOC_TLB0_31;
typedef union MP0_SYSHUB_SOC_TLB0_32 regMP0_SYSHUB_SOC_TLB0_32;
typedef union MP0_SYSHUB_SOC_TLB0_33 regMP0_SYSHUB_SOC_TLB0_33;
typedef union MP0_SYSHUB_SOC_TLB0_34 regMP0_SYSHUB_SOC_TLB0_34;
typedef union MP0_SYSHUB_SOC_TLB0_35 regMP0_SYSHUB_SOC_TLB0_35;
typedef union MP0_SYSHUB_SOC_TLB0_36 regMP0_SYSHUB_SOC_TLB0_36;
typedef union MP0_SYSHUB_SOC_TLB0_37 regMP0_SYSHUB_SOC_TLB0_37;
typedef union MP0_SYSHUB_SOC_TLB0_38 regMP0_SYSHUB_SOC_TLB0_38;
typedef union MP0_SYSHUB_SOC_TLB0_39 regMP0_SYSHUB_SOC_TLB0_39;
typedef union MP0_SYSHUB_SOC_TLB0_40 regMP0_SYSHUB_SOC_TLB0_40;
typedef union MP0_SYSHUB_SOC_TLB0_41 regMP0_SYSHUB_SOC_TLB0_41;
typedef union MP0_SYSHUB_SOC_TLB0_42 regMP0_SYSHUB_SOC_TLB0_42;
typedef union MP0_SYSHUB_SOC_TLB0_43 regMP0_SYSHUB_SOC_TLB0_43;
typedef union MP0_SYSHUB_SOC_TLB0_44 regMP0_SYSHUB_SOC_TLB0_44;
typedef union MP0_SYSHUB_SOC_TLB0_45 regMP0_SYSHUB_SOC_TLB0_45;
typedef union MP0_SYSHUB_SOC_TLB0_46 regMP0_SYSHUB_SOC_TLB0_46;
typedef union MP0_SYSHUB_SOC_TLB0_47 regMP0_SYSHUB_SOC_TLB0_47;
typedef union MP0_SYSHUB_SOC_TLB0_48 regMP0_SYSHUB_SOC_TLB0_48;
typedef union MP0_SYSHUB_SOC_TLB0_49 regMP0_SYSHUB_SOC_TLB0_49;
typedef union MP0_SYSHUB_SOC_TLB0_50 regMP0_SYSHUB_SOC_TLB0_50;
typedef union MP0_SYSHUB_SOC_TLB0_51 regMP0_SYSHUB_SOC_TLB0_51;
typedef union MP0_SYSHUB_SOC_TLB0_52 regMP0_SYSHUB_SOC_TLB0_52;
typedef union MP0_SYSHUB_SOC_TLB0_53 regMP0_SYSHUB_SOC_TLB0_53;
typedef union MP0_SYSHUB_SOC_TLB0_54 regMP0_SYSHUB_SOC_TLB0_54;
typedef union MP0_SYSHUB_SOC_TLB0_55 regMP0_SYSHUB_SOC_TLB0_55;
typedef union MP0_SYSHUB_SOC_TLB0_56 regMP0_SYSHUB_SOC_TLB0_56;
typedef union MP0_SYSHUB_SOC_TLB0_57 regMP0_SYSHUB_SOC_TLB0_57;
typedef union MP0_SYSHUB_SOC_TLB0_58 regMP0_SYSHUB_SOC_TLB0_58;
typedef union MP0_SYSHUB_SOC_TLB0_59 regMP0_SYSHUB_SOC_TLB0_59;
typedef union MP0_SYSHUB_SOC_TLB0_60 regMP0_SYSHUB_SOC_TLB0_60;
typedef union MP0_SYSHUB_SOC_TLB0_61 regMP0_SYSHUB_SOC_TLB0_61;
typedef union MP0_SYSHUB_SOC_TLB0_62 regMP0_SYSHUB_SOC_TLB0_62;
typedef union MP0_SYSHUB_SOC_TLB1_1 regMP0_SYSHUB_SOC_TLB1_1;
typedef union MP0_SYSHUB_SOC_TLB1_2 regMP0_SYSHUB_SOC_TLB1_2;
typedef union MP0_SYSHUB_SOC_TLB1_3 regMP0_SYSHUB_SOC_TLB1_3;
typedef union MP0_SYSHUB_SOC_TLB1_4 regMP0_SYSHUB_SOC_TLB1_4;
typedef union MP0_SYSHUB_SOC_TLB1_5 regMP0_SYSHUB_SOC_TLB1_5;
typedef union MP0_SYSHUB_SOC_TLB1_6 regMP0_SYSHUB_SOC_TLB1_6;
typedef union MP0_SYSHUB_SOC_TLB1_7 regMP0_SYSHUB_SOC_TLB1_7;
typedef union MP0_SYSHUB_SOC_TLB1_8 regMP0_SYSHUB_SOC_TLB1_8;
typedef union MP0_SYSHUB_SOC_TLB1_9 regMP0_SYSHUB_SOC_TLB1_9;
typedef union MP0_SYSHUB_SOC_TLB1_10 regMP0_SYSHUB_SOC_TLB1_10;
typedef union MP0_SYSHUB_SOC_TLB1_11 regMP0_SYSHUB_SOC_TLB1_11;
typedef union MP0_SYSHUB_SOC_TLB1_12 regMP0_SYSHUB_SOC_TLB1_12;
typedef union MP0_SYSHUB_SOC_TLB1_13 regMP0_SYSHUB_SOC_TLB1_13;
typedef union MP0_SYSHUB_SOC_TLB1_14 regMP0_SYSHUB_SOC_TLB1_14;
typedef union MP0_SYSHUB_SOC_TLB1_15 regMP0_SYSHUB_SOC_TLB1_15;
typedef union MP0_SYSHUB_SOC_TLB1_16 regMP0_SYSHUB_SOC_TLB1_16;
typedef union MP0_SYSHUB_SOC_TLB1_17 regMP0_SYSHUB_SOC_TLB1_17;
typedef union MP0_SYSHUB_SOC_TLB1_18 regMP0_SYSHUB_SOC_TLB1_18;
typedef union MP0_SYSHUB_SOC_TLB1_19 regMP0_SYSHUB_SOC_TLB1_19;
typedef union MP0_SYSHUB_SOC_TLB1_20 regMP0_SYSHUB_SOC_TLB1_20;
typedef union MP0_SYSHUB_SOC_TLB1_21 regMP0_SYSHUB_SOC_TLB1_21;
typedef union MP0_SYSHUB_SOC_TLB1_22 regMP0_SYSHUB_SOC_TLB1_22;
typedef union MP0_SYSHUB_SOC_TLB1_23 regMP0_SYSHUB_SOC_TLB1_23;
typedef union MP0_SYSHUB_SOC_TLB1_24 regMP0_SYSHUB_SOC_TLB1_24;
typedef union MP0_SYSHUB_SOC_TLB1_25 regMP0_SYSHUB_SOC_TLB1_25;
typedef union MP0_SYSHUB_SOC_TLB1_26 regMP0_SYSHUB_SOC_TLB1_26;
typedef union MP0_SYSHUB_SOC_TLB1_27 regMP0_SYSHUB_SOC_TLB1_27;
typedef union MP0_SYSHUB_SOC_TLB1_28 regMP0_SYSHUB_SOC_TLB1_28;
typedef union MP0_SYSHUB_SOC_TLB1_29 regMP0_SYSHUB_SOC_TLB1_29;
typedef union MP0_SYSHUB_SOC_TLB1_30 regMP0_SYSHUB_SOC_TLB1_30;
typedef union MP0_SYSHUB_SOC_TLB1_31 regMP0_SYSHUB_SOC_TLB1_31;
typedef union MP0_SYSHUB_SOC_TLB1_32 regMP0_SYSHUB_SOC_TLB1_32;
typedef union MP0_SYSHUB_SOC_TLB1_33 regMP0_SYSHUB_SOC_TLB1_33;
typedef union MP0_SYSHUB_SOC_TLB1_34 regMP0_SYSHUB_SOC_TLB1_34;
typedef union MP0_SYSHUB_SOC_TLB1_35 regMP0_SYSHUB_SOC_TLB1_35;
typedef union MP0_SYSHUB_SOC_TLB1_36 regMP0_SYSHUB_SOC_TLB1_36;
typedef union MP0_SYSHUB_SOC_TLB1_37 regMP0_SYSHUB_SOC_TLB1_37;
typedef union MP0_SYSHUB_SOC_TLB1_38 regMP0_SYSHUB_SOC_TLB1_38;
typedef union MP0_SYSHUB_SOC_TLB1_39 regMP0_SYSHUB_SOC_TLB1_39;
typedef union MP0_SYSHUB_SOC_TLB1_40 regMP0_SYSHUB_SOC_TLB1_40;
typedef union MP0_SYSHUB_SOC_TLB1_41 regMP0_SYSHUB_SOC_TLB1_41;
typedef union MP0_SYSHUB_SOC_TLB1_42 regMP0_SYSHUB_SOC_TLB1_42;
typedef union MP0_SYSHUB_SOC_TLB1_43 regMP0_SYSHUB_SOC_TLB1_43;
typedef union MP0_SYSHUB_SOC_TLB1_44 regMP0_SYSHUB_SOC_TLB1_44;
typedef union MP0_SYSHUB_SOC_TLB1_45 regMP0_SYSHUB_SOC_TLB1_45;
typedef union MP0_SYSHUB_SOC_TLB1_46 regMP0_SYSHUB_SOC_TLB1_46;
typedef union MP0_SYSHUB_SOC_TLB1_47 regMP0_SYSHUB_SOC_TLB1_47;
typedef union MP0_SYSHUB_SOC_TLB1_48 regMP0_SYSHUB_SOC_TLB1_48;
typedef union MP0_SYSHUB_SOC_TLB1_49 regMP0_SYSHUB_SOC_TLB1_49;
typedef union MP0_SYSHUB_SOC_TLB1_50 regMP0_SYSHUB_SOC_TLB1_50;
typedef union MP0_SYSHUB_SOC_TLB1_51 regMP0_SYSHUB_SOC_TLB1_51;
typedef union MP0_SYSHUB_SOC_TLB1_52 regMP0_SYSHUB_SOC_TLB1_52;
typedef union MP0_SYSHUB_SOC_TLB1_53 regMP0_SYSHUB_SOC_TLB1_53;
typedef union MP0_SYSHUB_SOC_TLB1_54 regMP0_SYSHUB_SOC_TLB1_54;
typedef union MP0_SYSHUB_SOC_TLB1_55 regMP0_SYSHUB_SOC_TLB1_55;
typedef union MP0_SYSHUB_SOC_TLB1_56 regMP0_SYSHUB_SOC_TLB1_56;
typedef union MP0_SYSHUB_SOC_TLB1_57 regMP0_SYSHUB_SOC_TLB1_57;
typedef union MP0_SYSHUB_SOC_TLB1_58 regMP0_SYSHUB_SOC_TLB1_58;
typedef union MP0_SYSHUB_SOC_TLB1_59 regMP0_SYSHUB_SOC_TLB1_59;
typedef union MP0_SYSHUB_SOC_TLB1_60 regMP0_SYSHUB_SOC_TLB1_60;
typedef union MP0_SYSHUB_SOC_TLB1_61 regMP0_SYSHUB_SOC_TLB1_61;
typedef union MP0_SYSHUB_SOC_TLB1_62 regMP0_SYSHUB_SOC_TLB1_62;
typedef union MP0_SYSHUB_SOC_TLB2_1 regMP0_SYSHUB_SOC_TLB2_1;
typedef union MP0_SYSHUB_SOC_TLB2_2 regMP0_SYSHUB_SOC_TLB2_2;
typedef union MP0_SYSHUB_SOC_TLB2_3 regMP0_SYSHUB_SOC_TLB2_3;
typedef union MP0_SYSHUB_SOC_TLB2_4 regMP0_SYSHUB_SOC_TLB2_4;
typedef union MP0_SYSHUB_SOC_TLB2_5 regMP0_SYSHUB_SOC_TLB2_5;
typedef union MP0_SYSHUB_SOC_TLB2_6 regMP0_SYSHUB_SOC_TLB2_6;
typedef union MP0_SYSHUB_SOC_TLB2_7 regMP0_SYSHUB_SOC_TLB2_7;
typedef union MP0_SYSHUB_SOC_TLB2_8 regMP0_SYSHUB_SOC_TLB2_8;
typedef union MP0_SYSHUB_SOC_TLB2_9 regMP0_SYSHUB_SOC_TLB2_9;
typedef union MP0_SYSHUB_SOC_TLB2_10 regMP0_SYSHUB_SOC_TLB2_10;
typedef union MP0_SYSHUB_SOC_TLB2_11 regMP0_SYSHUB_SOC_TLB2_11;
typedef union MP0_SYSHUB_SOC_TLB2_12 regMP0_SYSHUB_SOC_TLB2_12;
typedef union MP0_SYSHUB_SOC_TLB2_13 regMP0_SYSHUB_SOC_TLB2_13;
typedef union MP0_SYSHUB_SOC_TLB2_14 regMP0_SYSHUB_SOC_TLB2_14;
typedef union MP0_SYSHUB_SOC_TLB2_15 regMP0_SYSHUB_SOC_TLB2_15;
typedef union MP0_SYSHUB_SOC_TLB2_16 regMP0_SYSHUB_SOC_TLB2_16;
typedef union MP0_SYSHUB_SOC_TLB2_17 regMP0_SYSHUB_SOC_TLB2_17;
typedef union MP0_SYSHUB_SOC_TLB2_18 regMP0_SYSHUB_SOC_TLB2_18;
typedef union MP0_SYSHUB_SOC_TLB2_19 regMP0_SYSHUB_SOC_TLB2_19;
typedef union MP0_SYSHUB_SOC_TLB2_20 regMP0_SYSHUB_SOC_TLB2_20;
typedef union MP0_SYSHUB_SOC_TLB2_21 regMP0_SYSHUB_SOC_TLB2_21;
typedef union MP0_SYSHUB_SOC_TLB2_22 regMP0_SYSHUB_SOC_TLB2_22;
typedef union MP0_SYSHUB_SOC_TLB2_23 regMP0_SYSHUB_SOC_TLB2_23;
typedef union MP0_SYSHUB_SOC_TLB2_24 regMP0_SYSHUB_SOC_TLB2_24;
typedef union MP0_SYSHUB_SOC_TLB2_25 regMP0_SYSHUB_SOC_TLB2_25;
typedef union MP0_SYSHUB_SOC_TLB2_26 regMP0_SYSHUB_SOC_TLB2_26;
typedef union MP0_SYSHUB_SOC_TLB2_27 regMP0_SYSHUB_SOC_TLB2_27;
typedef union MP0_SYSHUB_SOC_TLB2_28 regMP0_SYSHUB_SOC_TLB2_28;
typedef union MP0_SYSHUB_SOC_TLB2_29 regMP0_SYSHUB_SOC_TLB2_29;
typedef union MP0_SYSHUB_SOC_TLB2_30 regMP0_SYSHUB_SOC_TLB2_30;
typedef union MP0_SYSHUB_SOC_TLB2_31 regMP0_SYSHUB_SOC_TLB2_31;
typedef union MP0_SYSHUB_SOC_TLB2_32 regMP0_SYSHUB_SOC_TLB2_32;
typedef union MP0_SYSHUB_SOC_TLB2_33 regMP0_SYSHUB_SOC_TLB2_33;
typedef union MP0_SYSHUB_SOC_TLB2_34 regMP0_SYSHUB_SOC_TLB2_34;
typedef union MP0_SYSHUB_SOC_TLB2_35 regMP0_SYSHUB_SOC_TLB2_35;
typedef union MP0_SYSHUB_SOC_TLB2_36 regMP0_SYSHUB_SOC_TLB2_36;
typedef union MP0_SYSHUB_SOC_TLB2_37 regMP0_SYSHUB_SOC_TLB2_37;
typedef union MP0_SYSHUB_SOC_TLB2_38 regMP0_SYSHUB_SOC_TLB2_38;
typedef union MP0_SYSHUB_SOC_TLB2_39 regMP0_SYSHUB_SOC_TLB2_39;
typedef union MP0_SYSHUB_SOC_TLB2_40 regMP0_SYSHUB_SOC_TLB2_40;
typedef union MP0_SYSHUB_SOC_TLB2_41 regMP0_SYSHUB_SOC_TLB2_41;
typedef union MP0_SYSHUB_SOC_TLB2_42 regMP0_SYSHUB_SOC_TLB2_42;
typedef union MP0_SYSHUB_SOC_TLB2_43 regMP0_SYSHUB_SOC_TLB2_43;
typedef union MP0_SYSHUB_SOC_TLB2_44 regMP0_SYSHUB_SOC_TLB2_44;
typedef union MP0_SYSHUB_SOC_TLB2_45 regMP0_SYSHUB_SOC_TLB2_45;
typedef union MP0_SYSHUB_SOC_TLB2_46 regMP0_SYSHUB_SOC_TLB2_46;
typedef union MP0_SYSHUB_SOC_TLB2_47 regMP0_SYSHUB_SOC_TLB2_47;
typedef union MP0_SYSHUB_SOC_TLB2_48 regMP0_SYSHUB_SOC_TLB2_48;
typedef union MP0_SYSHUB_SOC_TLB2_49 regMP0_SYSHUB_SOC_TLB2_49;
typedef union MP0_SYSHUB_SOC_TLB2_50 regMP0_SYSHUB_SOC_TLB2_50;
typedef union MP0_SYSHUB_SOC_TLB2_51 regMP0_SYSHUB_SOC_TLB2_51;
typedef union MP0_SYSHUB_SOC_TLB2_52 regMP0_SYSHUB_SOC_TLB2_52;
typedef union MP0_SYSHUB_SOC_TLB2_53 regMP0_SYSHUB_SOC_TLB2_53;
typedef union MP0_SYSHUB_SOC_TLB2_54 regMP0_SYSHUB_SOC_TLB2_54;
typedef union MP0_SYSHUB_SOC_TLB2_55 regMP0_SYSHUB_SOC_TLB2_55;
typedef union MP0_SYSHUB_SOC_TLB2_56 regMP0_SYSHUB_SOC_TLB2_56;
typedef union MP0_SYSHUB_SOC_TLB2_57 regMP0_SYSHUB_SOC_TLB2_57;
typedef union MP0_SYSHUB_SOC_TLB2_58 regMP0_SYSHUB_SOC_TLB2_58;
typedef union MP0_SYSHUB_SOC_TLB2_59 regMP0_SYSHUB_SOC_TLB2_59;
typedef union MP0_SYSHUB_SOC_TLB2_60 regMP0_SYSHUB_SOC_TLB2_60;
typedef union MP0_SYSHUB_SOC_TLB2_61 regMP0_SYSHUB_SOC_TLB2_61;
typedef union MP0_SYSHUB_SOC_TLB2_62 regMP0_SYSHUB_SOC_TLB2_62;
typedef union MP0_SYSHUB_SOC_TLB3_1 regMP0_SYSHUB_SOC_TLB3_1;
typedef union MP0_SYSHUB_SOC_TLB3_2 regMP0_SYSHUB_SOC_TLB3_2;
typedef union MP0_SYSHUB_SOC_TLB3_3 regMP0_SYSHUB_SOC_TLB3_3;
typedef union MP0_SYSHUB_SOC_TLB3_4 regMP0_SYSHUB_SOC_TLB3_4;
typedef union MP0_SYSHUB_SOC_TLB3_5 regMP0_SYSHUB_SOC_TLB3_5;
typedef union MP0_SYSHUB_SOC_TLB3_6 regMP0_SYSHUB_SOC_TLB3_6;
typedef union MP0_SYSHUB_SOC_TLB3_7 regMP0_SYSHUB_SOC_TLB3_7;
typedef union MP0_SYSHUB_SOC_TLB3_8 regMP0_SYSHUB_SOC_TLB3_8;
typedef union MP0_SYSHUB_SOC_TLB3_9 regMP0_SYSHUB_SOC_TLB3_9;
typedef union MP0_SYSHUB_SOC_TLB3_10 regMP0_SYSHUB_SOC_TLB3_10;
typedef union MP0_SYSHUB_SOC_TLB3_11 regMP0_SYSHUB_SOC_TLB3_11;
typedef union MP0_SYSHUB_SOC_TLB3_12 regMP0_SYSHUB_SOC_TLB3_12;
typedef union MP0_SYSHUB_SOC_TLB3_13 regMP0_SYSHUB_SOC_TLB3_13;
typedef union MP0_SYSHUB_SOC_TLB3_14 regMP0_SYSHUB_SOC_TLB3_14;
typedef union MP0_SYSHUB_SOC_TLB3_15 regMP0_SYSHUB_SOC_TLB3_15;
typedef union MP0_SYSHUB_SOC_TLB3_16 regMP0_SYSHUB_SOC_TLB3_16;
typedef union MP0_SYSHUB_SOC_TLB3_17 regMP0_SYSHUB_SOC_TLB3_17;
typedef union MP0_SYSHUB_SOC_TLB3_18 regMP0_SYSHUB_SOC_TLB3_18;
typedef union MP0_SYSHUB_SOC_TLB3_19 regMP0_SYSHUB_SOC_TLB3_19;
typedef union MP0_SYSHUB_SOC_TLB3_20 regMP0_SYSHUB_SOC_TLB3_20;
typedef union MP0_SYSHUB_SOC_TLB3_21 regMP0_SYSHUB_SOC_TLB3_21;
typedef union MP0_SYSHUB_SOC_TLB3_22 regMP0_SYSHUB_SOC_TLB3_22;
typedef union MP0_SYSHUB_SOC_TLB3_23 regMP0_SYSHUB_SOC_TLB3_23;
typedef union MP0_SYSHUB_SOC_TLB3_24 regMP0_SYSHUB_SOC_TLB3_24;
typedef union MP0_SYSHUB_SOC_TLB3_25 regMP0_SYSHUB_SOC_TLB3_25;
typedef union MP0_SYSHUB_SOC_TLB3_26 regMP0_SYSHUB_SOC_TLB3_26;
typedef union MP0_SYSHUB_SOC_TLB3_27 regMP0_SYSHUB_SOC_TLB3_27;
typedef union MP0_SYSHUB_SOC_TLB3_28 regMP0_SYSHUB_SOC_TLB3_28;
typedef union MP0_SYSHUB_SOC_TLB3_29 regMP0_SYSHUB_SOC_TLB3_29;
typedef union MP0_SYSHUB_SOC_TLB3_30 regMP0_SYSHUB_SOC_TLB3_30;
typedef union MP0_SYSHUB_SOC_TLB3_31 regMP0_SYSHUB_SOC_TLB3_31;
typedef union MP0_SYSHUB_SOC_TLB3_32 regMP0_SYSHUB_SOC_TLB3_32;
typedef union MP0_SYSHUB_SOC_TLB3_33 regMP0_SYSHUB_SOC_TLB3_33;
typedef union MP0_SYSHUB_SOC_TLB3_34 regMP0_SYSHUB_SOC_TLB3_34;
typedef union MP0_SYSHUB_SOC_TLB3_35 regMP0_SYSHUB_SOC_TLB3_35;
typedef union MP0_SYSHUB_SOC_TLB3_36 regMP0_SYSHUB_SOC_TLB3_36;
typedef union MP0_SYSHUB_SOC_TLB3_37 regMP0_SYSHUB_SOC_TLB3_37;
typedef union MP0_SYSHUB_SOC_TLB3_38 regMP0_SYSHUB_SOC_TLB3_38;
typedef union MP0_SYSHUB_SOC_TLB3_39 regMP0_SYSHUB_SOC_TLB3_39;
typedef union MP0_SYSHUB_SOC_TLB3_40 regMP0_SYSHUB_SOC_TLB3_40;
typedef union MP0_SYSHUB_SOC_TLB3_41 regMP0_SYSHUB_SOC_TLB3_41;
typedef union MP0_SYSHUB_SOC_TLB3_42 regMP0_SYSHUB_SOC_TLB3_42;
typedef union MP0_SYSHUB_SOC_TLB3_43 regMP0_SYSHUB_SOC_TLB3_43;
typedef union MP0_SYSHUB_SOC_TLB3_44 regMP0_SYSHUB_SOC_TLB3_44;
typedef union MP0_SYSHUB_SOC_TLB3_45 regMP0_SYSHUB_SOC_TLB3_45;
typedef union MP0_SYSHUB_SOC_TLB3_46 regMP0_SYSHUB_SOC_TLB3_46;
typedef union MP0_SYSHUB_SOC_TLB3_47 regMP0_SYSHUB_SOC_TLB3_47;
typedef union MP0_SYSHUB_SOC_TLB3_48 regMP0_SYSHUB_SOC_TLB3_48;
typedef union MP0_SYSHUB_SOC_TLB3_49 regMP0_SYSHUB_SOC_TLB3_49;
typedef union MP0_SYSHUB_SOC_TLB3_50 regMP0_SYSHUB_SOC_TLB3_50;
typedef union MP0_SYSHUB_SOC_TLB3_51 regMP0_SYSHUB_SOC_TLB3_51;
typedef union MP0_SYSHUB_SOC_TLB3_52 regMP0_SYSHUB_SOC_TLB3_52;
typedef union MP0_SYSHUB_SOC_TLB3_53 regMP0_SYSHUB_SOC_TLB3_53;
typedef union MP0_SYSHUB_SOC_TLB3_54 regMP0_SYSHUB_SOC_TLB3_54;
typedef union MP0_SYSHUB_SOC_TLB3_55 regMP0_SYSHUB_SOC_TLB3_55;
typedef union MP0_SYSHUB_SOC_TLB3_56 regMP0_SYSHUB_SOC_TLB3_56;
typedef union MP0_SYSHUB_SOC_TLB3_57 regMP0_SYSHUB_SOC_TLB3_57;
typedef union MP0_SYSHUB_SOC_TLB3_58 regMP0_SYSHUB_SOC_TLB3_58;
typedef union MP0_SYSHUB_SOC_TLB3_59 regMP0_SYSHUB_SOC_TLB3_59;
typedef union MP0_SYSHUB_SOC_TLB3_60 regMP0_SYSHUB_SOC_TLB3_60;
typedef union MP0_SYSHUB_SOC_TLB3_61 regMP0_SYSHUB_SOC_TLB3_61;
typedef union MP0_SYSHUB_SOC_TLB3_62 regMP0_SYSHUB_SOC_TLB3_62;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61;
typedef union MP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 regMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_1 regMP0_SYSHUB_TLB_ATTRIBUTE_1;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_2 regMP0_SYSHUB_TLB_ATTRIBUTE_2;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_3 regMP0_SYSHUB_TLB_ATTRIBUTE_3;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_4 regMP0_SYSHUB_TLB_ATTRIBUTE_4;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_5 regMP0_SYSHUB_TLB_ATTRIBUTE_5;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_6 regMP0_SYSHUB_TLB_ATTRIBUTE_6;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_7 regMP0_SYSHUB_TLB_ATTRIBUTE_7;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_8 regMP0_SYSHUB_TLB_ATTRIBUTE_8;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_9 regMP0_SYSHUB_TLB_ATTRIBUTE_9;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_10 regMP0_SYSHUB_TLB_ATTRIBUTE_10;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_11 regMP0_SYSHUB_TLB_ATTRIBUTE_11;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_12 regMP0_SYSHUB_TLB_ATTRIBUTE_12;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_13 regMP0_SYSHUB_TLB_ATTRIBUTE_13;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_14 regMP0_SYSHUB_TLB_ATTRIBUTE_14;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_15 regMP0_SYSHUB_TLB_ATTRIBUTE_15;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_16 regMP0_SYSHUB_TLB_ATTRIBUTE_16;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_17 regMP0_SYSHUB_TLB_ATTRIBUTE_17;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_18 regMP0_SYSHUB_TLB_ATTRIBUTE_18;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_19 regMP0_SYSHUB_TLB_ATTRIBUTE_19;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_20 regMP0_SYSHUB_TLB_ATTRIBUTE_20;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_21 regMP0_SYSHUB_TLB_ATTRIBUTE_21;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_22 regMP0_SYSHUB_TLB_ATTRIBUTE_22;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_23 regMP0_SYSHUB_TLB_ATTRIBUTE_23;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_24 regMP0_SYSHUB_TLB_ATTRIBUTE_24;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_25 regMP0_SYSHUB_TLB_ATTRIBUTE_25;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_26 regMP0_SYSHUB_TLB_ATTRIBUTE_26;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_27 regMP0_SYSHUB_TLB_ATTRIBUTE_27;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_28 regMP0_SYSHUB_TLB_ATTRIBUTE_28;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_29 regMP0_SYSHUB_TLB_ATTRIBUTE_29;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_30 regMP0_SYSHUB_TLB_ATTRIBUTE_30;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_31 regMP0_SYSHUB_TLB_ATTRIBUTE_31;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_32 regMP0_SYSHUB_TLB_ATTRIBUTE_32;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_33 regMP0_SYSHUB_TLB_ATTRIBUTE_33;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_34 regMP0_SYSHUB_TLB_ATTRIBUTE_34;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_35 regMP0_SYSHUB_TLB_ATTRIBUTE_35;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_36 regMP0_SYSHUB_TLB_ATTRIBUTE_36;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_37 regMP0_SYSHUB_TLB_ATTRIBUTE_37;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_38 regMP0_SYSHUB_TLB_ATTRIBUTE_38;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_39 regMP0_SYSHUB_TLB_ATTRIBUTE_39;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_40 regMP0_SYSHUB_TLB_ATTRIBUTE_40;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_41 regMP0_SYSHUB_TLB_ATTRIBUTE_41;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_42 regMP0_SYSHUB_TLB_ATTRIBUTE_42;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_43 regMP0_SYSHUB_TLB_ATTRIBUTE_43;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_44 regMP0_SYSHUB_TLB_ATTRIBUTE_44;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_45 regMP0_SYSHUB_TLB_ATTRIBUTE_45;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_46 regMP0_SYSHUB_TLB_ATTRIBUTE_46;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_47 regMP0_SYSHUB_TLB_ATTRIBUTE_47;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_48 regMP0_SYSHUB_TLB_ATTRIBUTE_48;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_49 regMP0_SYSHUB_TLB_ATTRIBUTE_49;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_50 regMP0_SYSHUB_TLB_ATTRIBUTE_50;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_51 regMP0_SYSHUB_TLB_ATTRIBUTE_51;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_52 regMP0_SYSHUB_TLB_ATTRIBUTE_52;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_53 regMP0_SYSHUB_TLB_ATTRIBUTE_53;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_54 regMP0_SYSHUB_TLB_ATTRIBUTE_54;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_55 regMP0_SYSHUB_TLB_ATTRIBUTE_55;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_56 regMP0_SYSHUB_TLB_ATTRIBUTE_56;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_57 regMP0_SYSHUB_TLB_ATTRIBUTE_57;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_58 regMP0_SYSHUB_TLB_ATTRIBUTE_58;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_59 regMP0_SYSHUB_TLB_ATTRIBUTE_59;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_60 regMP0_SYSHUB_TLB_ATTRIBUTE_60;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_61 regMP0_SYSHUB_TLB_ATTRIBUTE_61;
typedef union MP0_SYSHUB_TLB_ATTRIBUTE_62 regMP0_SYSHUB_TLB_ATTRIBUTE_62;
typedef union MP0_SYSHUB_INT_STATUS regMP0_SYSHUB_INT_STATUS;
typedef union MP0_SYSHUB_WR_INT_ADDR regMP0_SYSHUB_WR_INT_ADDR;
typedef union MP0_SYSHUB_WR_INT_OTHER regMP0_SYSHUB_WR_INT_OTHER;
typedef union MP0_SYSHUB_RD_INT_ADDR regMP0_SYSHUB_RD_INT_ADDR;
typedef union MP0_SYSHUB_RD_INT_OTHER regMP0_SYSHUB_RD_INT_OTHER;
typedef union MP0_SYSHUB_REG_INT_ADDR regMP0_SYSHUB_REG_INT_ADDR;
typedef union MP0_SYSHUB_REG_INT_OTHER regMP0_SYSHUB_REG_INT_OTHER;
typedef union MP0_SYSHUB_AXCACHE_CFG regMP0_SYSHUB_AXCACHE_CFG;
typedef union MP0_SYSHUB_DS_OVERRIDE regMP0_SYSHUB_DS_OVERRIDE;
typedef union MP0_SYSHUB_OUTSTANDING regMP0_SYSHUB_OUTSTANDING;
typedef union MP1_SMNIF_ERROR regMP1_SMNIF_ERROR;
typedef union MP1_LX3_PDEBUGPC regMP1_LX3_PDEBUGPC;
typedef union MP1_LX3_PWAITMODE regMP1_LX3_PWAITMODE;
typedef union MP1_IH_MP0SW_INT_CTXID regMP1_IH_MP0SW_INT_CTXID;
typedef union MP1_IH_MP1SW_INT_CTXID regMP1_IH_MP1SW_INT_CTXID;
typedef union MP1_IH_DISP_TIMER_ID regMP1_IH_DISP_TIMER_ID;
typedef union MP1_FW_DEBUG_CNT0 regMP1_FW_DEBUG_CNT0;
typedef union MP1_FW_DEBUG_CNT1 regMP1_FW_DEBUG_CNT1;
typedef union MP1_FW_DEBUG_CNT2 regMP1_FW_DEBUG_CNT2;
typedef union MP1_FW_DEBUG_CNT3 regMP1_FW_DEBUG_CNT3;
typedef union MP1_FW_DEBUG_SIGNAL0 regMP1_FW_DEBUG_SIGNAL0;
typedef union MP1_FW_DEBUG_SIGNAL1 regMP1_FW_DEBUG_SIGNAL1;
typedef union MP1_DSM_ENABLE regMP1_DSM_ENABLE;
typedef union MP1_FIRMWARE_FLAGS regMP1_FIRMWARE_FLAGS;
typedef union MP1_MUTEX_0 regMP1_MUTEX_0;
typedef union MP1_MUTEX_1 regMP1_MUTEX_1;
typedef union MP1_MUTEX_2 regMP1_MUTEX_2;
typedef union MP1_MUTEX_3 regMP1_MUTEX_3;
typedef union MP1_PUB_SCRATCH0 regMP1_PUB_SCRATCH0;
typedef union MP1_PUB_SCRATCH1 regMP1_PUB_SCRATCH1;
typedef union MP1_PUB_SCRATCH2 regMP1_PUB_SCRATCH2;
typedef union MP1_PUB_SCRATCH3 regMP1_PUB_SCRATCH3;
typedef union MP1_FW_CHRONO_LO regMP1_FW_CHRONO_LO;
typedef union MP1_FW_CHRONO_HI regMP1_FW_CHRONO_HI;
typedef union MP1_C2PMSG_0 regMP1_C2PMSG_0;
typedef union MP1_C2PMSG_1 regMP1_C2PMSG_1;
typedef union MP1_C2PMSG_2 regMP1_C2PMSG_2;
typedef union MP1_C2PMSG_3 regMP1_C2PMSG_3;
typedef union MP1_C2PMSG_4 regMP1_C2PMSG_4;
typedef union MP1_C2PMSG_5 regMP1_C2PMSG_5;
typedef union MP1_C2PMSG_6 regMP1_C2PMSG_6;
typedef union MP1_C2PMSG_7 regMP1_C2PMSG_7;
typedef union MP1_C2PMSG_8 regMP1_C2PMSG_8;
typedef union MP1_C2PMSG_9 regMP1_C2PMSG_9;
typedef union MP1_C2PMSG_10 regMP1_C2PMSG_10;
typedef union MP1_C2PMSG_11 regMP1_C2PMSG_11;
typedef union MP1_C2PMSG_12 regMP1_C2PMSG_12;
typedef union MP1_C2PMSG_13 regMP1_C2PMSG_13;
typedef union MP1_C2PMSG_14 regMP1_C2PMSG_14;
typedef union MP1_C2PMSG_15 regMP1_C2PMSG_15;
typedef union MP1_C2PMSG_16 regMP1_C2PMSG_16;
typedef union MP1_C2PMSG_17 regMP1_C2PMSG_17;
typedef union MP1_C2PMSG_18 regMP1_C2PMSG_18;
typedef union MP1_C2PMSG_19 regMP1_C2PMSG_19;
typedef union MP1_C2PMSG_20 regMP1_C2PMSG_20;
typedef union MP1_C2PMSG_21 regMP1_C2PMSG_21;
typedef union MP1_C2PMSG_22 regMP1_C2PMSG_22;
typedef union MP1_C2PMSG_23 regMP1_C2PMSG_23;
typedef union MP1_C2PMSG_24 regMP1_C2PMSG_24;
typedef union MP1_C2PMSG_25 regMP1_C2PMSG_25;
typedef union MP1_C2PMSG_26 regMP1_C2PMSG_26;
typedef union MP1_C2PMSG_27 regMP1_C2PMSG_27;
typedef union MP1_C2PMSG_28 regMP1_C2PMSG_28;
typedef union MP1_C2PMSG_29 regMP1_C2PMSG_29;
typedef union MP1_C2PMSG_30 regMP1_C2PMSG_30;
typedef union MP1_C2PMSG_31 regMP1_C2PMSG_31;
typedef union MP1_C2PMSG_32 regMP1_C2PMSG_32;
typedef union MP1_C2PMSG_33 regMP1_C2PMSG_33;
typedef union MP1_C2PMSG_34 regMP1_C2PMSG_34;
typedef union MP1_C2PMSG_35 regMP1_C2PMSG_35;
typedef union MP1_C2PMSG_36 regMP1_C2PMSG_36;
typedef union MP1_C2PMSG_37 regMP1_C2PMSG_37;
typedef union MP1_C2PMSG_38 regMP1_C2PMSG_38;
typedef union MP1_C2PMSG_39 regMP1_C2PMSG_39;
typedef union MP1_C2PMSG_40 regMP1_C2PMSG_40;
typedef union MP1_C2PMSG_41 regMP1_C2PMSG_41;
typedef union MP1_C2PMSG_42 regMP1_C2PMSG_42;
typedef union MP1_C2PMSG_43 regMP1_C2PMSG_43;
typedef union MP1_C2PMSG_44 regMP1_C2PMSG_44;
typedef union MP1_C2PMSG_45 regMP1_C2PMSG_45;
typedef union MP1_C2PMSG_46 regMP1_C2PMSG_46;
typedef union MP1_C2PMSG_47 regMP1_C2PMSG_47;
typedef union MP1_C2PMSG_48 regMP1_C2PMSG_48;
typedef union MP1_C2PMSG_49 regMP1_C2PMSG_49;
typedef union MP1_C2PMSG_50 regMP1_C2PMSG_50;
typedef union MP1_C2PMSG_51 regMP1_C2PMSG_51;
typedef union MP1_C2PMSG_52 regMP1_C2PMSG_52;
typedef union MP1_C2PMSG_53 regMP1_C2PMSG_53;
typedef union MP1_C2PMSG_54 regMP1_C2PMSG_54;
typedef union MP1_C2PMSG_55 regMP1_C2PMSG_55;
typedef union MP1_C2PMSG_56 regMP1_C2PMSG_56;
typedef union MP1_C2PMSG_57 regMP1_C2PMSG_57;
typedef union MP1_C2PMSG_58 regMP1_C2PMSG_58;
typedef union MP1_C2PMSG_59 regMP1_C2PMSG_59;
typedef union MP1_C2PMSG_60 regMP1_C2PMSG_60;
typedef union MP1_C2PMSG_61 regMP1_C2PMSG_61;
typedef union MP1_C2PMSG_62 regMP1_C2PMSG_62;
typedef union MP1_C2PMSG_63 regMP1_C2PMSG_63;
typedef union MP1_C2PMSG_64 regMP1_C2PMSG_64;
typedef union MP1_C2PMSG_65 regMP1_C2PMSG_65;
typedef union MP1_C2PMSG_66 regMP1_C2PMSG_66;
typedef union MP1_C2PMSG_67 regMP1_C2PMSG_67;
typedef union MP1_C2PMSG_68 regMP1_C2PMSG_68;
typedef union MP1_C2PMSG_69 regMP1_C2PMSG_69;
typedef union MP1_C2PMSG_70 regMP1_C2PMSG_70;
typedef union MP1_C2PMSG_71 regMP1_C2PMSG_71;
typedef union MP1_C2PMSG_72 regMP1_C2PMSG_72;
typedef union MP1_C2PMSG_73 regMP1_C2PMSG_73;
typedef union MP1_C2PMSG_74 regMP1_C2PMSG_74;
typedef union MP1_C2PMSG_75 regMP1_C2PMSG_75;
typedef union MP1_C2PMSG_76 regMP1_C2PMSG_76;
typedef union MP1_C2PMSG_77 regMP1_C2PMSG_77;
typedef union MP1_C2PMSG_78 regMP1_C2PMSG_78;
typedef union MP1_C2PMSG_79 regMP1_C2PMSG_79;
typedef union MP1_C2PMSG_80 regMP1_C2PMSG_80;
typedef union MP1_C2PMSG_81 regMP1_C2PMSG_81;
typedef union MP1_C2PMSG_82 regMP1_C2PMSG_82;
typedef union MP1_C2PMSG_83 regMP1_C2PMSG_83;
typedef union MP1_C2PMSG_84 regMP1_C2PMSG_84;
typedef union MP1_C2PMSG_85 regMP1_C2PMSG_85;
typedef union MP1_C2PMSG_86 regMP1_C2PMSG_86;
typedef union MP1_C2PMSG_87 regMP1_C2PMSG_87;
typedef union MP1_C2PMSG_88 regMP1_C2PMSG_88;
typedef union MP1_C2PMSG_89 regMP1_C2PMSG_89;
typedef union MP1_C2PMSG_90 regMP1_C2PMSG_90;
typedef union MP1_C2PMSG_91 regMP1_C2PMSG_91;
typedef union MP1_C2PMSG_92 regMP1_C2PMSG_92;
typedef union MP1_C2PMSG_93 regMP1_C2PMSG_93;
typedef union MP1_C2PMSG_94 regMP1_C2PMSG_94;
typedef union MP1_C2PMSG_95 regMP1_C2PMSG_95;
typedef union MP1_P2CMSG_0 regMP1_P2CMSG_0;
typedef union MP1_P2CMSG_1 regMP1_P2CMSG_1;
typedef union MP1_P2CMSG_2 regMP1_P2CMSG_2;
typedef union MP1_P2CMSG_3 regMP1_P2CMSG_3;
typedef union MP1_P2CMSG_INTEN regMP1_P2CMSG_INTEN;
typedef union MP1_P2CMSG_INTSTS regMP1_P2CMSG_INTSTS;
typedef union MP1_P2SMSG_0 regMP1_P2SMSG_0;
typedef union MP1_P2SMSG_1 regMP1_P2SMSG_1;
typedef union MP1_P2SMSG_2 regMP1_P2SMSG_2;
typedef union MP1_P2SMSG_3 regMP1_P2SMSG_3;
typedef union MP1_P2SMSG_INTSTS regMP1_P2SMSG_INTSTS;
typedef union MP1_S2PMSG_0 regMP1_S2PMSG_0;
typedef union MP1_PUB_RSMU_HCID regMP1_PUB_RSMU_HCID;
typedef union MP1_PUB_RSMU_SIID regMP1_PUB_RSMU_SIID;
typedef union MP1_SRBMTMR_0_CTRL0 regMP1_SRBMTMR_0_CTRL0;
typedef union MP1_SRBMTMR_1_CTRL0 regMP1_SRBMTMR_1_CTRL0;
typedef union MP1_SRBMTMR_0_CTRL1 regMP1_SRBMTMR_0_CTRL1;
typedef union MP1_SRBMTMR_1_CTRL1 regMP1_SRBMTMR_1_CTRL1;
typedef union MP1_SRBMTMR_0_CMP_AUTOINC regMP1_SRBMTMR_0_CMP_AUTOINC;
typedef union MP1_SRBMTMR_1_CMP_AUTOINC regMP1_SRBMTMR_1_CMP_AUTOINC;
typedef union MP1_SRBMTMR_0_INTEN regMP1_SRBMTMR_0_INTEN;
typedef union MP1_SRBMTMR_1_INTEN regMP1_SRBMTMR_1_INTEN;
typedef union MP1_SRBMTMR_OCMP_0_0 regMP1_SRBMTMR_OCMP_0_0;
typedef union MP1_SRBMTMR_OCMP_1_0 regMP1_SRBMTMR_OCMP_1_0;
typedef union MP1_SRBMTMR_0_CNT regMP1_SRBMTMR_0_CNT;
typedef union MP1_SRBMTMR_1_CNT regMP1_SRBMTMR_1_CNT;
typedef union MP1_ACP2MP_RESP regMP1_ACP2MP_RESP;
typedef union MP1_DC2MP_RESP regMP1_DC2MP_RESP;
typedef union MP1_UVD2MP_RESP regMP1_UVD2MP_RESP;
typedef union MP1_VCE2MP_RESP regMP1_VCE2MP_RESP;
typedef union MP1_RLC2MP_RESP regMP1_RLC2MP_RESP;
typedef union MP1_IH_MP0SW_INT regMP1_IH_MP0SW_INT;
typedef union MP1_IH_MP1SW_INT regMP1_IH_MP1SW_INT;
typedef union MP1_IH_SW_INT_CTRL regMP1_IH_SW_INT_CTRL;
typedef union MP1_IH_DISPTMR0_INT_CTRL regMP1_IH_DISPTMR0_INT_CTRL;
typedef union MP1_IH_DISPTMR1_INT_CTRL regMP1_IH_DISPTMR1_INT_CTRL;
typedef union MP1_FPS_CNT regMP1_FPS_CNT;
typedef union MP1_REVID regMP1_REVID;
typedef union MP1_RSMU_HCID regMP1_RSMU_HCID;
typedef union MP1_RSMU_SIID regMP1_RSMU_SIID;
typedef union MP1_RAM_REPAIR_DONE regMP1_RAM_REPAIR_DONE;
typedef union MP1_RAM_REPAIR_RESULT regMP1_RAM_REPAIR_RESULT;
typedef union MP1_FUSE_HARVESTING regMP1_FUSE_HARVESTING;
typedef union MP1_FUSE_RMBITS regMP1_FUSE_RMBITS;
typedef union MP1_SMS_CFG regMP1_SMS_CFG;
typedef union MP1_FUSE_SMS_0 regMP1_FUSE_SMS_0;
typedef union MP1_FUSE_SMS_1 regMP1_FUSE_SMS_1;
typedef union MP1_FUSE_SMS_2 regMP1_FUSE_SMS_2;
typedef union MP1_FUSE_SMS_3 regMP1_FUSE_SMS_3;
typedef union MP1_FUSE_SMS_4 regMP1_FUSE_SMS_4;
typedef union MP1_FUSE_SMS_5 regMP1_FUSE_SMS_5;
typedef union MP1_FUSE_SMS_6 regMP1_FUSE_SMS_6;
typedef union MP1_FUSE_SMS_7 regMP1_FUSE_SMS_7;
typedef union MP1_ACC_VIO_INTSTS regMP1_ACC_VIO_INTSTS;
typedef union MP1_TDR_MISC0_STATUS regMP1_TDR_MISC0_STATUS;
typedef union MP1_EVCNTCTL regMP1_EVCNTCTL;
typedef union MP1_EVCNTSEL regMP1_EVCNTSEL;
typedef union MP1_EVCNT0 regMP1_EVCNT0;
typedef union MP1_EVCNT1 regMP1_EVCNT1;
typedef union MP1_EVCNTHI regMP1_EVCNTHI;
typedef union MP1_J2P_MBOX0 regMP1_J2P_MBOX0;
typedef union MP1_J2P_MBOX1 regMP1_J2P_MBOX1;
typedef union MP1_J2P_ATTR regMP1_J2P_ATTR;
typedef union MP1_CRU_ACC_VIO_INTSTS regMP1_CRU_ACC_VIO_INTSTS;
typedef union MP1_ACC_VIOL_LOG0 regMP1_ACC_VIOL_LOG0;
typedef union MP1_ACC_VIOL_LOG1 regMP1_ACC_VIOL_LOG1;
typedef union MP1_SEC_SCRATCH0 regMP1_SEC_SCRATCH0;
typedef union MP1_SEC_SCRATCH1 regMP1_SEC_SCRATCH1;
typedef union MP1_SEC_SCRATCH2 regMP1_SEC_SCRATCH2;
typedef union MP1_SEC_SCRATCH3 regMP1_SEC_SCRATCH3;
typedef union MP1_STICKY regMP1_STICKY;
typedef union MP1_CRU_MISC_CTRL regMP1_CRU_MISC_CTRL;
typedef union MP1_SOFT_RESET_CTRL regMP1_SOFT_RESET_CTRL;
typedef union MP1_NS_PROT_FAULT_STATUS_0 regMP1_NS_PROT_FAULT_STATUS_0;
typedef union MP1_FW_MISC_CTRL regMP1_FW_MISC_CTRL;
typedef union MP1_AEB_STATUS_0 regMP1_AEB_STATUS_0;
typedef union MP1_PIC0_MASK_0 regMP1_PIC0_MASK_0;
typedef union MP1_PIC0_LEVEL_0 regMP1_PIC0_LEVEL_0;
typedef union MP1_PIC0_EDGE_0 regMP1_PIC0_EDGE_0;
typedef union MP1_PIC0_PRIORITY_0 regMP1_PIC0_PRIORITY_0;
typedef union MP1_PIC0_PRIORITY_1 regMP1_PIC0_PRIORITY_1;
typedef union MP1_PIC0_STATUS_0 regMP1_PIC0_STATUS_0;
typedef union MP1_PIC0_INTR regMP1_PIC0_INTR;
typedef union MP1_PIC0_ID regMP1_PIC0_ID;
typedef union MP1_PIC1_MASK_0 regMP1_PIC1_MASK_0;
typedef union MP1_PIC1_MASK_1 regMP1_PIC1_MASK_1;
typedef union MP1_PIC1_MASK_2 regMP1_PIC1_MASK_2;
typedef union MP1_PIC1_MASK_3 regMP1_PIC1_MASK_3;
typedef union MP1_PIC1_LEVEL_0 regMP1_PIC1_LEVEL_0;
typedef union MP1_PIC1_LEVEL_1 regMP1_PIC1_LEVEL_1;
typedef union MP1_PIC1_LEVEL_2 regMP1_PIC1_LEVEL_2;
typedef union MP1_PIC1_LEVEL_3 regMP1_PIC1_LEVEL_3;
typedef union MP1_PIC1_EDGE_0 regMP1_PIC1_EDGE_0;
typedef union MP1_PIC1_EDGE_1 regMP1_PIC1_EDGE_1;
typedef union MP1_PIC1_EDGE_2 regMP1_PIC1_EDGE_2;
typedef union MP1_PIC1_EDGE_3 regMP1_PIC1_EDGE_3;
typedef union MP1_PIC1_PRIORITY_0 regMP1_PIC1_PRIORITY_0;
typedef union MP1_PIC1_PRIORITY_1 regMP1_PIC1_PRIORITY_1;
typedef union MP1_PIC1_PRIORITY_2 regMP1_PIC1_PRIORITY_2;
typedef union MP1_PIC1_PRIORITY_3 regMP1_PIC1_PRIORITY_3;
typedef union MP1_PIC1_PRIORITY_4 regMP1_PIC1_PRIORITY_4;
typedef union MP1_PIC1_PRIORITY_5 regMP1_PIC1_PRIORITY_5;
typedef union MP1_PIC1_PRIORITY_6 regMP1_PIC1_PRIORITY_6;
typedef union MP1_PIC1_PRIORITY_7 regMP1_PIC1_PRIORITY_7;
typedef union MP1_PIC1_PRIORITY_8 regMP1_PIC1_PRIORITY_8;
typedef union MP1_PIC1_PRIORITY_9 regMP1_PIC1_PRIORITY_9;
typedef union MP1_PIC1_PRIORITY_10 regMP1_PIC1_PRIORITY_10;
typedef union MP1_PIC1_PRIORITY_11 regMP1_PIC1_PRIORITY_11;
typedef union MP1_PIC1_PRIORITY_12 regMP1_PIC1_PRIORITY_12;
typedef union MP1_PIC1_PRIORITY_13 regMP1_PIC1_PRIORITY_13;
typedef union MP1_PIC1_PRIORITY_14 regMP1_PIC1_PRIORITY_14;
typedef union MP1_PIC1_PRIORITY_15 regMP1_PIC1_PRIORITY_15;
typedef union MP1_PIC1_PRIORITY_16 regMP1_PIC1_PRIORITY_16;
typedef union MP1_PIC1_PRIORITY_17 regMP1_PIC1_PRIORITY_17;
typedef union MP1_PIC1_PRIORITY_18 regMP1_PIC1_PRIORITY_18;
typedef union MP1_PIC1_PRIORITY_19 regMP1_PIC1_PRIORITY_19;
typedef union MP1_PIC1_PRIORITY_20 regMP1_PIC1_PRIORITY_20;
typedef union MP1_PIC1_PRIORITY_21 regMP1_PIC1_PRIORITY_21;
typedef union MP1_PIC1_PRIORITY_22 regMP1_PIC1_PRIORITY_22;
typedef union MP1_PIC1_PRIORITY_23 regMP1_PIC1_PRIORITY_23;
typedef union MP1_PIC1_PRIORITY_24 regMP1_PIC1_PRIORITY_24;
typedef union MP1_PIC1_PRIORITY_25 regMP1_PIC1_PRIORITY_25;
typedef union MP1_PIC1_PRIORITY_26 regMP1_PIC1_PRIORITY_26;
typedef union MP1_PIC1_PRIORITY_27 regMP1_PIC1_PRIORITY_27;
typedef union MP1_PIC1_PRIORITY_28 regMP1_PIC1_PRIORITY_28;
typedef union MP1_PIC1_PRIORITY_29 regMP1_PIC1_PRIORITY_29;
typedef union MP1_PIC1_PRIORITY_30 regMP1_PIC1_PRIORITY_30;
typedef union MP1_PIC1_PRIORITY_31 regMP1_PIC1_PRIORITY_31;
typedef union MP1_PIC1_STATUS_0 regMP1_PIC1_STATUS_0;
typedef union MP1_PIC1_STATUS_1 regMP1_PIC1_STATUS_1;
typedef union MP1_PIC1_STATUS_2 regMP1_PIC1_STATUS_2;
typedef union MP1_PIC1_STATUS_3 regMP1_PIC1_STATUS_3;
typedef union MP1_PIC1_INTR regMP1_PIC1_INTR;
typedef union MP1_PIC1_ID regMP1_PIC1_ID;
typedef union MP1_TIMER_0_CTRL0 regMP1_TIMER_0_CTRL0;
typedef union MP1_TIMER_1_CTRL0 regMP1_TIMER_1_CTRL0;
typedef union MP1_TIMER_2_CTRL0 regMP1_TIMER_2_CTRL0;
typedef union MP1_TIMER_3_CTRL0 regMP1_TIMER_3_CTRL0;
typedef union MP1_TIMER_4_CTRL0 regMP1_TIMER_4_CTRL0;
typedef union MP1_TIMER_5_CTRL0 regMP1_TIMER_5_CTRL0;
typedef union MP1_TIMER_6_CTRL0 regMP1_TIMER_6_CTRL0;
typedef union MP1_TIMER_7_CTRL0 regMP1_TIMER_7_CTRL0;
typedef union MP1_TIMER_0_CTRL1 regMP1_TIMER_0_CTRL1;
typedef union MP1_TIMER_1_CTRL1 regMP1_TIMER_1_CTRL1;
typedef union MP1_TIMER_2_CTRL1 regMP1_TIMER_2_CTRL1;
typedef union MP1_TIMER_3_CTRL1 regMP1_TIMER_3_CTRL1;
typedef union MP1_TIMER_4_CTRL1 regMP1_TIMER_4_CTRL1;
typedef union MP1_TIMER_5_CTRL1 regMP1_TIMER_5_CTRL1;
typedef union MP1_TIMER_6_CTRL1 regMP1_TIMER_6_CTRL1;
typedef union MP1_TIMER_7_CTRL1 regMP1_TIMER_7_CTRL1;
typedef union MP1_TIMER_0_CMP_AUTOINC regMP1_TIMER_0_CMP_AUTOINC;
typedef union MP1_TIMER_1_CMP_AUTOINC regMP1_TIMER_1_CMP_AUTOINC;
typedef union MP1_TIMER_2_CMP_AUTOINC regMP1_TIMER_2_CMP_AUTOINC;
typedef union MP1_TIMER_3_CMP_AUTOINC regMP1_TIMER_3_CMP_AUTOINC;
typedef union MP1_TIMER_4_CMP_AUTOINC regMP1_TIMER_4_CMP_AUTOINC;
typedef union MP1_TIMER_5_CMP_AUTOINC regMP1_TIMER_5_CMP_AUTOINC;
typedef union MP1_TIMER_6_CMP_AUTOINC regMP1_TIMER_6_CMP_AUTOINC;
typedef union MP1_TIMER_7_CMP_AUTOINC regMP1_TIMER_7_CMP_AUTOINC;
typedef union MP1_TIMER_0_INTEN regMP1_TIMER_0_INTEN;
typedef union MP1_TIMER_1_INTEN regMP1_TIMER_1_INTEN;
typedef union MP1_TIMER_2_INTEN regMP1_TIMER_2_INTEN;
typedef union MP1_TIMER_3_INTEN regMP1_TIMER_3_INTEN;
typedef union MP1_TIMER_4_INTEN regMP1_TIMER_4_INTEN;
typedef union MP1_TIMER_5_INTEN regMP1_TIMER_5_INTEN;
typedef union MP1_TIMER_6_INTEN regMP1_TIMER_6_INTEN;
typedef union MP1_TIMER_7_INTEN regMP1_TIMER_7_INTEN;
typedef union MP1_TIMER_OCMP_0_0 regMP1_TIMER_OCMP_0_0;
typedef union MP1_TIMER_OCMP_1_0 regMP1_TIMER_OCMP_1_0;
typedef union MP1_TIMER_OCMP_2_0 regMP1_TIMER_OCMP_2_0;
typedef union MP1_TIMER_OCMP_3_0 regMP1_TIMER_OCMP_3_0;
typedef union MP1_TIMER_OCMP_4_0 regMP1_TIMER_OCMP_4_0;
typedef union MP1_TIMER_OCMP_5_0 regMP1_TIMER_OCMP_5_0;
typedef union MP1_TIMER_OCMP_6_0 regMP1_TIMER_OCMP_6_0;
typedef union MP1_TIMER_OCMP_7_0 regMP1_TIMER_OCMP_7_0;
typedef union MP1_TIMER_OCMP_0_1 regMP1_TIMER_OCMP_0_1;
typedef union MP1_TIMER_OCMP_1_1 regMP1_TIMER_OCMP_1_1;
typedef union MP1_TIMER_OCMP_2_1 regMP1_TIMER_OCMP_2_1;
typedef union MP1_TIMER_OCMP_3_1 regMP1_TIMER_OCMP_3_1;
typedef union MP1_TIMER_OCMP_4_1 regMP1_TIMER_OCMP_4_1;
typedef union MP1_TIMER_OCMP_5_1 regMP1_TIMER_OCMP_5_1;
typedef union MP1_TIMER_OCMP_6_1 regMP1_TIMER_OCMP_6_1;
typedef union MP1_TIMER_OCMP_7_1 regMP1_TIMER_OCMP_7_1;
typedef union MP1_TIMER_OCMP_0_2 regMP1_TIMER_OCMP_0_2;
typedef union MP1_TIMER_OCMP_1_2 regMP1_TIMER_OCMP_1_2;
typedef union MP1_TIMER_OCMP_2_2 regMP1_TIMER_OCMP_2_2;
typedef union MP1_TIMER_OCMP_3_2 regMP1_TIMER_OCMP_3_2;
typedef union MP1_TIMER_OCMP_4_2 regMP1_TIMER_OCMP_4_2;
typedef union MP1_TIMER_OCMP_5_2 regMP1_TIMER_OCMP_5_2;
typedef union MP1_TIMER_OCMP_6_2 regMP1_TIMER_OCMP_6_2;
typedef union MP1_TIMER_OCMP_7_2 regMP1_TIMER_OCMP_7_2;
typedef union MP1_TIMER_OCMP_0_3 regMP1_TIMER_OCMP_0_3;
typedef union MP1_TIMER_OCMP_1_3 regMP1_TIMER_OCMP_1_3;
typedef union MP1_TIMER_OCMP_2_3 regMP1_TIMER_OCMP_2_3;
typedef union MP1_TIMER_OCMP_3_3 regMP1_TIMER_OCMP_3_3;
typedef union MP1_TIMER_OCMP_4_3 regMP1_TIMER_OCMP_4_3;
typedef union MP1_TIMER_OCMP_5_3 regMP1_TIMER_OCMP_5_3;
typedef union MP1_TIMER_OCMP_6_3 regMP1_TIMER_OCMP_6_3;
typedef union MP1_TIMER_OCMP_7_3 regMP1_TIMER_OCMP_7_3;
typedef union MP1_TIMER_0_CNT regMP1_TIMER_0_CNT;
typedef union MP1_TIMER_1_CNT regMP1_TIMER_1_CNT;
typedef union MP1_TIMER_2_CNT regMP1_TIMER_2_CNT;
typedef union MP1_TIMER_3_CNT regMP1_TIMER_3_CNT;
typedef union MP1_TIMER_4_CNT regMP1_TIMER_4_CNT;
typedef union MP1_TIMER_5_CNT regMP1_TIMER_5_CNT;
typedef union MP1_TIMER_6_CNT regMP1_TIMER_6_CNT;
typedef union MP1_TIMER_7_CNT regMP1_TIMER_7_CNT;
typedef union MP1_C2PMSG_ATTR_0 regMP1_C2PMSG_ATTR_0;
typedef union MP1_C2PMSG_ATTR_1 regMP1_C2PMSG_ATTR_1;
typedef union MP1_C2PMSG_ATTR_2 regMP1_C2PMSG_ATTR_2;
typedef union MP1_C2PMSG_ATTR_3 regMP1_C2PMSG_ATTR_3;
typedef union MP1_C2PMSG_ATTR_4 regMP1_C2PMSG_ATTR_4;
typedef union MP1_C2PMSG_ATTR_5 regMP1_C2PMSG_ATTR_5;
typedef union MP1_P2CMSG_ATTR regMP1_P2CMSG_ATTR;
typedef union MP1_S2PMSG_ATTR regMP1_S2PMSG_ATTR;
typedef union MP1_P2SMSG_ATTR regMP1_P2SMSG_ATTR;
typedef union MP1_SMN_SRBMTMR_0_CTRL0 regMP1_SMN_SRBMTMR_0_CTRL0;
typedef union MP1_SMN_SRBMTMR_1_CTRL0 regMP1_SMN_SRBMTMR_1_CTRL0;
typedef union MP1_SMN_SRBMTMR_0_CTRL1 regMP1_SMN_SRBMTMR_0_CTRL1;
typedef union MP1_SMN_SRBMTMR_1_CTRL1 regMP1_SMN_SRBMTMR_1_CTRL1;
typedef union MP1_SMN_SRBMTMR_0_CMP_AUTOINC regMP1_SMN_SRBMTMR_0_CMP_AUTOINC;
typedef union MP1_SMN_SRBMTMR_1_CMP_AUTOINC regMP1_SMN_SRBMTMR_1_CMP_AUTOINC;
typedef union MP1_SMN_SRBMTMR_0_INTEN regMP1_SMN_SRBMTMR_0_INTEN;
typedef union MP1_SMN_SRBMTMR_1_INTEN regMP1_SMN_SRBMTMR_1_INTEN;
typedef union MP1_SMN_SRBMTMR_OCMP_0_0 regMP1_SMN_SRBMTMR_OCMP_0_0;
typedef union MP1_SMN_SRBMTMR_OCMP_1_0 regMP1_SMN_SRBMTMR_OCMP_1_0;
typedef union MP1_SMN_SRBMTMR_0_CNT regMP1_SMN_SRBMTMR_0_CNT;
typedef union MP1_SMN_SRBMTMR_1_CNT regMP1_SMN_SRBMTMR_1_CNT;
typedef union MP1_SMN_ACP2MP_RESP regMP1_SMN_ACP2MP_RESP;
typedef union MP1_SMN_DC2MP_RESP regMP1_SMN_DC2MP_RESP;
typedef union MP1_SMN_UVD2MP_RESP regMP1_SMN_UVD2MP_RESP;
typedef union MP1_SMN_VCE2MP_RESP regMP1_SMN_VCE2MP_RESP;
typedef union MP1_SMN_RLC2MP_RESP regMP1_SMN_RLC2MP_RESP;
typedef union MP1_SMN_C2PMSG_32 regMP1_SMN_C2PMSG_32;
typedef union MP1_SMN_C2PMSG_33 regMP1_SMN_C2PMSG_33;
typedef union MP1_SMN_C2PMSG_34 regMP1_SMN_C2PMSG_34;
typedef union MP1_SMN_C2PMSG_35 regMP1_SMN_C2PMSG_35;
typedef union MP1_SMN_C2PMSG_36 regMP1_SMN_C2PMSG_36;
typedef union MP1_SMN_C2PMSG_37 regMP1_SMN_C2PMSG_37;
typedef union MP1_SMN_C2PMSG_38 regMP1_SMN_C2PMSG_38;
typedef union MP1_SMN_C2PMSG_39 regMP1_SMN_C2PMSG_39;
typedef union MP1_SMN_C2PMSG_40 regMP1_SMN_C2PMSG_40;
typedef union MP1_SMN_C2PMSG_41 regMP1_SMN_C2PMSG_41;
typedef union MP1_SMN_C2PMSG_42 regMP1_SMN_C2PMSG_42;
typedef union MP1_SMN_C2PMSG_43 regMP1_SMN_C2PMSG_43;
typedef union MP1_SMN_C2PMSG_44 regMP1_SMN_C2PMSG_44;
typedef union MP1_SMN_C2PMSG_45 regMP1_SMN_C2PMSG_45;
typedef union MP1_SMN_C2PMSG_46 regMP1_SMN_C2PMSG_46;
typedef union MP1_SMN_C2PMSG_47 regMP1_SMN_C2PMSG_47;
typedef union MP1_SMN_C2PMSG_48 regMP1_SMN_C2PMSG_48;
typedef union MP1_SMN_C2PMSG_49 regMP1_SMN_C2PMSG_49;
typedef union MP1_SMN_C2PMSG_50 regMP1_SMN_C2PMSG_50;
typedef union MP1_SMN_C2PMSG_51 regMP1_SMN_C2PMSG_51;
typedef union MP1_SMN_C2PMSG_52 regMP1_SMN_C2PMSG_52;
typedef union MP1_SMN_C2PMSG_53 regMP1_SMN_C2PMSG_53;
typedef union MP1_SMN_C2PMSG_54 regMP1_SMN_C2PMSG_54;
typedef union MP1_SMN_C2PMSG_55 regMP1_SMN_C2PMSG_55;
typedef union MP1_SMN_C2PMSG_56 regMP1_SMN_C2PMSG_56;
typedef union MP1_SMN_C2PMSG_57 regMP1_SMN_C2PMSG_57;
typedef union MP1_SMN_C2PMSG_58 regMP1_SMN_C2PMSG_58;
typedef union MP1_SMN_C2PMSG_59 regMP1_SMN_C2PMSG_59;
typedef union MP1_SMN_C2PMSG_60 regMP1_SMN_C2PMSG_60;
typedef union MP1_SMN_C2PMSG_61 regMP1_SMN_C2PMSG_61;
typedef union MP1_SMN_C2PMSG_62 regMP1_SMN_C2PMSG_62;
typedef union MP1_SMN_C2PMSG_63 regMP1_SMN_C2PMSG_63;
typedef union MP1_SMN_C2PMSG_64 regMP1_SMN_C2PMSG_64;
typedef union MP1_SMN_C2PMSG_65 regMP1_SMN_C2PMSG_65;
typedef union MP1_SMN_C2PMSG_66 regMP1_SMN_C2PMSG_66;
typedef union MP1_SMN_C2PMSG_67 regMP1_SMN_C2PMSG_67;
typedef union MP1_SMN_C2PMSG_68 regMP1_SMN_C2PMSG_68;
typedef union MP1_SMN_C2PMSG_69 regMP1_SMN_C2PMSG_69;
typedef union MP1_SMN_C2PMSG_70 regMP1_SMN_C2PMSG_70;
typedef union MP1_SMN_C2PMSG_71 regMP1_SMN_C2PMSG_71;
typedef union MP1_SMN_C2PMSG_72 regMP1_SMN_C2PMSG_72;
typedef union MP1_SMN_C2PMSG_73 regMP1_SMN_C2PMSG_73;
typedef union MP1_SMN_C2PMSG_74 regMP1_SMN_C2PMSG_74;
typedef union MP1_SMN_C2PMSG_75 regMP1_SMN_C2PMSG_75;
typedef union MP1_SMN_C2PMSG_76 regMP1_SMN_C2PMSG_76;
typedef union MP1_SMN_C2PMSG_77 regMP1_SMN_C2PMSG_77;
typedef union MP1_SMN_C2PMSG_78 regMP1_SMN_C2PMSG_78;
typedef union MP1_SMN_C2PMSG_79 regMP1_SMN_C2PMSG_79;
typedef union MP1_SMN_C2PMSG_80 regMP1_SMN_C2PMSG_80;
typedef union MP1_SMN_C2PMSG_81 regMP1_SMN_C2PMSG_81;
typedef union MP1_SMN_C2PMSG_82 regMP1_SMN_C2PMSG_82;
typedef union MP1_SMN_C2PMSG_83 regMP1_SMN_C2PMSG_83;
typedef union MP1_SMN_C2PMSG_84 regMP1_SMN_C2PMSG_84;
typedef union MP1_SMN_C2PMSG_85 regMP1_SMN_C2PMSG_85;
typedef union MP1_SMN_C2PMSG_86 regMP1_SMN_C2PMSG_86;
typedef union MP1_SMN_C2PMSG_87 regMP1_SMN_C2PMSG_87;
typedef union MP1_SMN_C2PMSG_88 regMP1_SMN_C2PMSG_88;
typedef union MP1_SMN_C2PMSG_89 regMP1_SMN_C2PMSG_89;
typedef union MP1_SMN_C2PMSG_90 regMP1_SMN_C2PMSG_90;
typedef union MP1_SMN_C2PMSG_91 regMP1_SMN_C2PMSG_91;
typedef union MP1_SMN_C2PMSG_92 regMP1_SMN_C2PMSG_92;
typedef union MP1_SMN_C2PMSG_93 regMP1_SMN_C2PMSG_93;
typedef union MP1_SMN_C2PMSG_94 regMP1_SMN_C2PMSG_94;
typedef union MP1_SMN_C2PMSG_95 regMP1_SMN_C2PMSG_95;
typedef union MP1_SMN_IH_MP0SW_INT regMP1_SMN_IH_MP0SW_INT;
typedef union MP1_SMN_IH_MP1SW_INT regMP1_SMN_IH_MP1SW_INT;
typedef union MP1_SMN_IH_SW_INT_CTRL regMP1_SMN_IH_SW_INT_CTRL;
typedef union MP1_SMN_IH_DISPTMR0_INT_CTRL regMP1_SMN_IH_DISPTMR0_INT_CTRL;
typedef union MP1_SMN_IH_DISPTMR1_INT_CTRL regMP1_SMN_IH_DISPTMR1_INT_CTRL;
typedef union MP1_SMN_FPS_CNT regMP1_SMN_FPS_CNT;
typedef union MP1_RSMU_PUB_RSMU_HCID regMP1_RSMU_PUB_RSMU_HCID;
typedef union MP1_RSMU_PUB_RSMU_SIID regMP1_RSMU_PUB_RSMU_SIID;
typedef union MP1_PMI_0_START regMP1_PMI_0_START;
typedef union MP1_PMI_0_FIFO regMP1_PMI_0_FIFO;
typedef union MP1_PMI_0_STATUS regMP1_PMI_0_STATUS;
typedef union MP1_PMI_0_READ_POINTER regMP1_PMI_0_READ_POINTER;
typedef union MP1_PMI_0_WRITE_POINTER regMP1_PMI_0_WRITE_POINTER;
typedef union MP1_PMI_1_START regMP1_PMI_1_START;
typedef union MP1_PMI_1_FIFO regMP1_PMI_1_FIFO;
typedef union MP1_PMI_1_STATUS regMP1_PMI_1_STATUS;
typedef union MP1_PMI_1_READ_POINTER regMP1_PMI_1_READ_POINTER;
typedef union MP1_PMI_1_WRITE_POINTER regMP1_PMI_1_WRITE_POINTER;
typedef union MP1_PMI_2_START regMP1_PMI_2_START;
typedef union MP1_PMI_2_FIFO regMP1_PMI_2_FIFO;
typedef union MP1_PMI_2_STATUS regMP1_PMI_2_STATUS;
typedef union MP1_PMI_2_READ_POINTER regMP1_PMI_2_READ_POINTER;
typedef union MP1_PMI_2_WRITE_POINTER regMP1_PMI_2_WRITE_POINTER;
typedef union MP1_PMI_OUT_CONFIG regMP1_PMI_OUT_CONFIG;
typedef union MP1_PMI_RELOAD regMP1_PMI_RELOAD;
typedef union MP1_PMI_INTERRUPT_CONTROL regMP1_PMI_INTERRUPT_CONTROL;
typedef union MP1_MMU_SRAM_ACC_VIOLATION_LOG_ADDR regMP1_MMU_SRAM_ACC_VIOLATION_LOG_ADDR;
typedef union MP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS regMP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS;
typedef union MP1_MMU_MISC_CNTL regMP1_MMU_MISC_CNTL;
typedef union MP1_MMU_ACCESS_ERR_LOG regMP1_MMU_ACCESS_ERR_LOG;
typedef union MP1_MMU_SRAM_UNSECURE_BAR regMP1_MMU_SRAM_UNSECURE_BAR;
typedef union MP1_MMU_SCRATCH_0 regMP1_MMU_SCRATCH_0;
typedef union MP1_MMU_SCRATCH_1 regMP1_MMU_SCRATCH_1;
typedef union MP1_MMU_SCRATCH_2 regMP1_MMU_SCRATCH_2;
typedef union MP1_MMU_SCRATCH_3 regMP1_MMU_SCRATCH_3;
typedef union MP1_MMU_SCRATCH_4 regMP1_MMU_SCRATCH_4;
typedef union MP1_MMU_SCRATCH_5 regMP1_MMU_SCRATCH_5;
typedef union MP1_MMU_SCRATCH_6 regMP1_MMU_SCRATCH_6;
typedef union MP1_MMU_SCRATCH_7 regMP1_MMU_SCRATCH_7;
typedef union MP1_MCA_ACCESS_CNTL regMP1_MCA_ACCESS_CNTL;
typedef union MP1_MCA_ACCESS_WR_DATA regMP1_MCA_ACCESS_WR_DATA;
typedef union MP1_MCA_ACCESS_RD_DATA regMP1_MCA_ACCESS_RD_DATA;
typedef union MP1_PMI_0 regMP1_PMI_0;
typedef union MP1_PMI_1 regMP1_PMI_1;
typedef union MP1_PMI_2 regMP1_PMI_2;
typedef union MP1_MMHUB_SOC_TLB0_1 regMP1_MMHUB_SOC_TLB0_1;
typedef union MP1_MMHUB_SOC_TLB0_2 regMP1_MMHUB_SOC_TLB0_2;
typedef union MP1_MMHUB_SOC_TLB0_3 regMP1_MMHUB_SOC_TLB0_3;
typedef union MP1_MMHUB_SOC_TLB0_4 regMP1_MMHUB_SOC_TLB0_4;
typedef union MP1_MMHUB_SOC_TLB0_5 regMP1_MMHUB_SOC_TLB0_5;
typedef union MP1_MMHUB_SOC_TLB0_6 regMP1_MMHUB_SOC_TLB0_6;
typedef union MP1_MMHUB_SOC_TLB0_7 regMP1_MMHUB_SOC_TLB0_7;
typedef union MP1_MMHUB_SOC_TLB0_8 regMP1_MMHUB_SOC_TLB0_8;
typedef union MP1_MMHUB_SOC_TLB0_9 regMP1_MMHUB_SOC_TLB0_9;
typedef union MP1_MMHUB_SOC_TLB0_10 regMP1_MMHUB_SOC_TLB0_10;
typedef union MP1_MMHUB_SOC_TLB0_11 regMP1_MMHUB_SOC_TLB0_11;
typedef union MP1_MMHUB_SOC_TLB0_12 regMP1_MMHUB_SOC_TLB0_12;
typedef union MP1_MMHUB_SOC_TLB0_13 regMP1_MMHUB_SOC_TLB0_13;
typedef union MP1_MMHUB_SOC_TLB0_14 regMP1_MMHUB_SOC_TLB0_14;
typedef union MP1_MMHUB_SOC_TLB0_15 regMP1_MMHUB_SOC_TLB0_15;
typedef union MP1_MMHUB_SOC_TLB0_16 regMP1_MMHUB_SOC_TLB0_16;
typedef union MP1_MMHUB_SOC_TLB0_17 regMP1_MMHUB_SOC_TLB0_17;
typedef union MP1_MMHUB_SOC_TLB0_18 regMP1_MMHUB_SOC_TLB0_18;
typedef union MP1_MMHUB_SOC_TLB0_19 regMP1_MMHUB_SOC_TLB0_19;
typedef union MP1_MMHUB_SOC_TLB0_20 regMP1_MMHUB_SOC_TLB0_20;
typedef union MP1_MMHUB_SOC_TLB0_21 regMP1_MMHUB_SOC_TLB0_21;
typedef union MP1_MMHUB_SOC_TLB0_22 regMP1_MMHUB_SOC_TLB0_22;
typedef union MP1_MMHUB_SOC_TLB0_23 regMP1_MMHUB_SOC_TLB0_23;
typedef union MP1_MMHUB_SOC_TLB0_24 regMP1_MMHUB_SOC_TLB0_24;
typedef union MP1_MMHUB_SOC_TLB0_25 regMP1_MMHUB_SOC_TLB0_25;
typedef union MP1_MMHUB_SOC_TLB0_26 regMP1_MMHUB_SOC_TLB0_26;
typedef union MP1_MMHUB_SOC_TLB0_27 regMP1_MMHUB_SOC_TLB0_27;
typedef union MP1_MMHUB_SOC_TLB0_28 regMP1_MMHUB_SOC_TLB0_28;
typedef union MP1_MMHUB_SOC_TLB0_29 regMP1_MMHUB_SOC_TLB0_29;
typedef union MP1_MMHUB_SOC_TLB0_30 regMP1_MMHUB_SOC_TLB0_30;
typedef union MP1_MMHUB_SOC_TLB0_31 regMP1_MMHUB_SOC_TLB0_31;
typedef union MP1_MMHUB_SOC_TLB0_32 regMP1_MMHUB_SOC_TLB0_32;
typedef union MP1_MMHUB_SOC_TLB0_33 regMP1_MMHUB_SOC_TLB0_33;
typedef union MP1_MMHUB_SOC_TLB0_34 regMP1_MMHUB_SOC_TLB0_34;
typedef union MP1_MMHUB_SOC_TLB0_35 regMP1_MMHUB_SOC_TLB0_35;
typedef union MP1_MMHUB_SOC_TLB0_36 regMP1_MMHUB_SOC_TLB0_36;
typedef union MP1_MMHUB_SOC_TLB0_37 regMP1_MMHUB_SOC_TLB0_37;
typedef union MP1_MMHUB_SOC_TLB0_38 regMP1_MMHUB_SOC_TLB0_38;
typedef union MP1_MMHUB_SOC_TLB0_39 regMP1_MMHUB_SOC_TLB0_39;
typedef union MP1_MMHUB_SOC_TLB0_40 regMP1_MMHUB_SOC_TLB0_40;
typedef union MP1_MMHUB_SOC_TLB0_41 regMP1_MMHUB_SOC_TLB0_41;
typedef union MP1_MMHUB_SOC_TLB0_42 regMP1_MMHUB_SOC_TLB0_42;
typedef union MP1_MMHUB_SOC_TLB0_43 regMP1_MMHUB_SOC_TLB0_43;
typedef union MP1_MMHUB_SOC_TLB0_44 regMP1_MMHUB_SOC_TLB0_44;
typedef union MP1_MMHUB_SOC_TLB0_45 regMP1_MMHUB_SOC_TLB0_45;
typedef union MP1_MMHUB_SOC_TLB0_46 regMP1_MMHUB_SOC_TLB0_46;
typedef union MP1_MMHUB_SOC_TLB0_47 regMP1_MMHUB_SOC_TLB0_47;
typedef union MP1_MMHUB_SOC_TLB0_48 regMP1_MMHUB_SOC_TLB0_48;
typedef union MP1_MMHUB_SOC_TLB0_49 regMP1_MMHUB_SOC_TLB0_49;
typedef union MP1_MMHUB_SOC_TLB0_50 regMP1_MMHUB_SOC_TLB0_50;
typedef union MP1_MMHUB_SOC_TLB0_51 regMP1_MMHUB_SOC_TLB0_51;
typedef union MP1_MMHUB_SOC_TLB0_52 regMP1_MMHUB_SOC_TLB0_52;
typedef union MP1_MMHUB_SOC_TLB0_53 regMP1_MMHUB_SOC_TLB0_53;
typedef union MP1_MMHUB_SOC_TLB0_54 regMP1_MMHUB_SOC_TLB0_54;
typedef union MP1_MMHUB_SOC_TLB0_55 regMP1_MMHUB_SOC_TLB0_55;
typedef union MP1_MMHUB_SOC_TLB0_56 regMP1_MMHUB_SOC_TLB0_56;
typedef union MP1_MMHUB_SOC_TLB0_57 regMP1_MMHUB_SOC_TLB0_57;
typedef union MP1_MMHUB_SOC_TLB0_58 regMP1_MMHUB_SOC_TLB0_58;
typedef union MP1_MMHUB_SOC_TLB0_59 regMP1_MMHUB_SOC_TLB0_59;
typedef union MP1_MMHUB_SOC_TLB0_60 regMP1_MMHUB_SOC_TLB0_60;
typedef union MP1_MMHUB_SOC_TLB0_61 regMP1_MMHUB_SOC_TLB0_61;
typedef union MP1_MMHUB_SOC_TLB0_62 regMP1_MMHUB_SOC_TLB0_62;
typedef union MP1_MMHUB_SOC_TLB1_1 regMP1_MMHUB_SOC_TLB1_1;
typedef union MP1_MMHUB_SOC_TLB1_2 regMP1_MMHUB_SOC_TLB1_2;
typedef union MP1_MMHUB_SOC_TLB1_3 regMP1_MMHUB_SOC_TLB1_3;
typedef union MP1_MMHUB_SOC_TLB1_4 regMP1_MMHUB_SOC_TLB1_4;
typedef union MP1_MMHUB_SOC_TLB1_5 regMP1_MMHUB_SOC_TLB1_5;
typedef union MP1_MMHUB_SOC_TLB1_6 regMP1_MMHUB_SOC_TLB1_6;
typedef union MP1_MMHUB_SOC_TLB1_7 regMP1_MMHUB_SOC_TLB1_7;
typedef union MP1_MMHUB_SOC_TLB1_8 regMP1_MMHUB_SOC_TLB1_8;
typedef union MP1_MMHUB_SOC_TLB1_9 regMP1_MMHUB_SOC_TLB1_9;
typedef union MP1_MMHUB_SOC_TLB1_10 regMP1_MMHUB_SOC_TLB1_10;
typedef union MP1_MMHUB_SOC_TLB1_11 regMP1_MMHUB_SOC_TLB1_11;
typedef union MP1_MMHUB_SOC_TLB1_12 regMP1_MMHUB_SOC_TLB1_12;
typedef union MP1_MMHUB_SOC_TLB1_13 regMP1_MMHUB_SOC_TLB1_13;
typedef union MP1_MMHUB_SOC_TLB1_14 regMP1_MMHUB_SOC_TLB1_14;
typedef union MP1_MMHUB_SOC_TLB1_15 regMP1_MMHUB_SOC_TLB1_15;
typedef union MP1_MMHUB_SOC_TLB1_16 regMP1_MMHUB_SOC_TLB1_16;
typedef union MP1_MMHUB_SOC_TLB1_17 regMP1_MMHUB_SOC_TLB1_17;
typedef union MP1_MMHUB_SOC_TLB1_18 regMP1_MMHUB_SOC_TLB1_18;
typedef union MP1_MMHUB_SOC_TLB1_19 regMP1_MMHUB_SOC_TLB1_19;
typedef union MP1_MMHUB_SOC_TLB1_20 regMP1_MMHUB_SOC_TLB1_20;
typedef union MP1_MMHUB_SOC_TLB1_21 regMP1_MMHUB_SOC_TLB1_21;
typedef union MP1_MMHUB_SOC_TLB1_22 regMP1_MMHUB_SOC_TLB1_22;
typedef union MP1_MMHUB_SOC_TLB1_23 regMP1_MMHUB_SOC_TLB1_23;
typedef union MP1_MMHUB_SOC_TLB1_24 regMP1_MMHUB_SOC_TLB1_24;
typedef union MP1_MMHUB_SOC_TLB1_25 regMP1_MMHUB_SOC_TLB1_25;
typedef union MP1_MMHUB_SOC_TLB1_26 regMP1_MMHUB_SOC_TLB1_26;
typedef union MP1_MMHUB_SOC_TLB1_27 regMP1_MMHUB_SOC_TLB1_27;
typedef union MP1_MMHUB_SOC_TLB1_28 regMP1_MMHUB_SOC_TLB1_28;
typedef union MP1_MMHUB_SOC_TLB1_29 regMP1_MMHUB_SOC_TLB1_29;
typedef union MP1_MMHUB_SOC_TLB1_30 regMP1_MMHUB_SOC_TLB1_30;
typedef union MP1_MMHUB_SOC_TLB1_31 regMP1_MMHUB_SOC_TLB1_31;
typedef union MP1_MMHUB_SOC_TLB1_32 regMP1_MMHUB_SOC_TLB1_32;
typedef union MP1_MMHUB_SOC_TLB1_33 regMP1_MMHUB_SOC_TLB1_33;
typedef union MP1_MMHUB_SOC_TLB1_34 regMP1_MMHUB_SOC_TLB1_34;
typedef union MP1_MMHUB_SOC_TLB1_35 regMP1_MMHUB_SOC_TLB1_35;
typedef union MP1_MMHUB_SOC_TLB1_36 regMP1_MMHUB_SOC_TLB1_36;
typedef union MP1_MMHUB_SOC_TLB1_37 regMP1_MMHUB_SOC_TLB1_37;
typedef union MP1_MMHUB_SOC_TLB1_38 regMP1_MMHUB_SOC_TLB1_38;
typedef union MP1_MMHUB_SOC_TLB1_39 regMP1_MMHUB_SOC_TLB1_39;
typedef union MP1_MMHUB_SOC_TLB1_40 regMP1_MMHUB_SOC_TLB1_40;
typedef union MP1_MMHUB_SOC_TLB1_41 regMP1_MMHUB_SOC_TLB1_41;
typedef union MP1_MMHUB_SOC_TLB1_42 regMP1_MMHUB_SOC_TLB1_42;
typedef union MP1_MMHUB_SOC_TLB1_43 regMP1_MMHUB_SOC_TLB1_43;
typedef union MP1_MMHUB_SOC_TLB1_44 regMP1_MMHUB_SOC_TLB1_44;
typedef union MP1_MMHUB_SOC_TLB1_45 regMP1_MMHUB_SOC_TLB1_45;
typedef union MP1_MMHUB_SOC_TLB1_46 regMP1_MMHUB_SOC_TLB1_46;
typedef union MP1_MMHUB_SOC_TLB1_47 regMP1_MMHUB_SOC_TLB1_47;
typedef union MP1_MMHUB_SOC_TLB1_48 regMP1_MMHUB_SOC_TLB1_48;
typedef union MP1_MMHUB_SOC_TLB1_49 regMP1_MMHUB_SOC_TLB1_49;
typedef union MP1_MMHUB_SOC_TLB1_50 regMP1_MMHUB_SOC_TLB1_50;
typedef union MP1_MMHUB_SOC_TLB1_51 regMP1_MMHUB_SOC_TLB1_51;
typedef union MP1_MMHUB_SOC_TLB1_52 regMP1_MMHUB_SOC_TLB1_52;
typedef union MP1_MMHUB_SOC_TLB1_53 regMP1_MMHUB_SOC_TLB1_53;
typedef union MP1_MMHUB_SOC_TLB1_54 regMP1_MMHUB_SOC_TLB1_54;
typedef union MP1_MMHUB_SOC_TLB1_55 regMP1_MMHUB_SOC_TLB1_55;
typedef union MP1_MMHUB_SOC_TLB1_56 regMP1_MMHUB_SOC_TLB1_56;
typedef union MP1_MMHUB_SOC_TLB1_57 regMP1_MMHUB_SOC_TLB1_57;
typedef union MP1_MMHUB_SOC_TLB1_58 regMP1_MMHUB_SOC_TLB1_58;
typedef union MP1_MMHUB_SOC_TLB1_59 regMP1_MMHUB_SOC_TLB1_59;
typedef union MP1_MMHUB_SOC_TLB1_60 regMP1_MMHUB_SOC_TLB1_60;
typedef union MP1_MMHUB_SOC_TLB1_61 regMP1_MMHUB_SOC_TLB1_61;
typedef union MP1_MMHUB_SOC_TLB1_62 regMP1_MMHUB_SOC_TLB1_62;
typedef union MP1_MMHUB_SOC_TLB2_1 regMP1_MMHUB_SOC_TLB2_1;
typedef union MP1_MMHUB_SOC_TLB2_2 regMP1_MMHUB_SOC_TLB2_2;
typedef union MP1_MMHUB_SOC_TLB2_3 regMP1_MMHUB_SOC_TLB2_3;
typedef union MP1_MMHUB_SOC_TLB2_4 regMP1_MMHUB_SOC_TLB2_4;
typedef union MP1_MMHUB_SOC_TLB2_5 regMP1_MMHUB_SOC_TLB2_5;
typedef union MP1_MMHUB_SOC_TLB2_6 regMP1_MMHUB_SOC_TLB2_6;
typedef union MP1_MMHUB_SOC_TLB2_7 regMP1_MMHUB_SOC_TLB2_7;
typedef union MP1_MMHUB_SOC_TLB2_8 regMP1_MMHUB_SOC_TLB2_8;
typedef union MP1_MMHUB_SOC_TLB2_9 regMP1_MMHUB_SOC_TLB2_9;
typedef union MP1_MMHUB_SOC_TLB2_10 regMP1_MMHUB_SOC_TLB2_10;
typedef union MP1_MMHUB_SOC_TLB2_11 regMP1_MMHUB_SOC_TLB2_11;
typedef union MP1_MMHUB_SOC_TLB2_12 regMP1_MMHUB_SOC_TLB2_12;
typedef union MP1_MMHUB_SOC_TLB2_13 regMP1_MMHUB_SOC_TLB2_13;
typedef union MP1_MMHUB_SOC_TLB2_14 regMP1_MMHUB_SOC_TLB2_14;
typedef union MP1_MMHUB_SOC_TLB2_15 regMP1_MMHUB_SOC_TLB2_15;
typedef union MP1_MMHUB_SOC_TLB2_16 regMP1_MMHUB_SOC_TLB2_16;
typedef union MP1_MMHUB_SOC_TLB2_17 regMP1_MMHUB_SOC_TLB2_17;
typedef union MP1_MMHUB_SOC_TLB2_18 regMP1_MMHUB_SOC_TLB2_18;
typedef union MP1_MMHUB_SOC_TLB2_19 regMP1_MMHUB_SOC_TLB2_19;
typedef union MP1_MMHUB_SOC_TLB2_20 regMP1_MMHUB_SOC_TLB2_20;
typedef union MP1_MMHUB_SOC_TLB2_21 regMP1_MMHUB_SOC_TLB2_21;
typedef union MP1_MMHUB_SOC_TLB2_22 regMP1_MMHUB_SOC_TLB2_22;
typedef union MP1_MMHUB_SOC_TLB2_23 regMP1_MMHUB_SOC_TLB2_23;
typedef union MP1_MMHUB_SOC_TLB2_24 regMP1_MMHUB_SOC_TLB2_24;
typedef union MP1_MMHUB_SOC_TLB2_25 regMP1_MMHUB_SOC_TLB2_25;
typedef union MP1_MMHUB_SOC_TLB2_26 regMP1_MMHUB_SOC_TLB2_26;
typedef union MP1_MMHUB_SOC_TLB2_27 regMP1_MMHUB_SOC_TLB2_27;
typedef union MP1_MMHUB_SOC_TLB2_28 regMP1_MMHUB_SOC_TLB2_28;
typedef union MP1_MMHUB_SOC_TLB2_29 regMP1_MMHUB_SOC_TLB2_29;
typedef union MP1_MMHUB_SOC_TLB2_30 regMP1_MMHUB_SOC_TLB2_30;
typedef union MP1_MMHUB_SOC_TLB2_31 regMP1_MMHUB_SOC_TLB2_31;
typedef union MP1_MMHUB_SOC_TLB2_32 regMP1_MMHUB_SOC_TLB2_32;
typedef union MP1_MMHUB_SOC_TLB2_33 regMP1_MMHUB_SOC_TLB2_33;
typedef union MP1_MMHUB_SOC_TLB2_34 regMP1_MMHUB_SOC_TLB2_34;
typedef union MP1_MMHUB_SOC_TLB2_35 regMP1_MMHUB_SOC_TLB2_35;
typedef union MP1_MMHUB_SOC_TLB2_36 regMP1_MMHUB_SOC_TLB2_36;
typedef union MP1_MMHUB_SOC_TLB2_37 regMP1_MMHUB_SOC_TLB2_37;
typedef union MP1_MMHUB_SOC_TLB2_38 regMP1_MMHUB_SOC_TLB2_38;
typedef union MP1_MMHUB_SOC_TLB2_39 regMP1_MMHUB_SOC_TLB2_39;
typedef union MP1_MMHUB_SOC_TLB2_40 regMP1_MMHUB_SOC_TLB2_40;
typedef union MP1_MMHUB_SOC_TLB2_41 regMP1_MMHUB_SOC_TLB2_41;
typedef union MP1_MMHUB_SOC_TLB2_42 regMP1_MMHUB_SOC_TLB2_42;
typedef union MP1_MMHUB_SOC_TLB2_43 regMP1_MMHUB_SOC_TLB2_43;
typedef union MP1_MMHUB_SOC_TLB2_44 regMP1_MMHUB_SOC_TLB2_44;
typedef union MP1_MMHUB_SOC_TLB2_45 regMP1_MMHUB_SOC_TLB2_45;
typedef union MP1_MMHUB_SOC_TLB2_46 regMP1_MMHUB_SOC_TLB2_46;
typedef union MP1_MMHUB_SOC_TLB2_47 regMP1_MMHUB_SOC_TLB2_47;
typedef union MP1_MMHUB_SOC_TLB2_48 regMP1_MMHUB_SOC_TLB2_48;
typedef union MP1_MMHUB_SOC_TLB2_49 regMP1_MMHUB_SOC_TLB2_49;
typedef union MP1_MMHUB_SOC_TLB2_50 regMP1_MMHUB_SOC_TLB2_50;
typedef union MP1_MMHUB_SOC_TLB2_51 regMP1_MMHUB_SOC_TLB2_51;
typedef union MP1_MMHUB_SOC_TLB2_52 regMP1_MMHUB_SOC_TLB2_52;
typedef union MP1_MMHUB_SOC_TLB2_53 regMP1_MMHUB_SOC_TLB2_53;
typedef union MP1_MMHUB_SOC_TLB2_54 regMP1_MMHUB_SOC_TLB2_54;
typedef union MP1_MMHUB_SOC_TLB2_55 regMP1_MMHUB_SOC_TLB2_55;
typedef union MP1_MMHUB_SOC_TLB2_56 regMP1_MMHUB_SOC_TLB2_56;
typedef union MP1_MMHUB_SOC_TLB2_57 regMP1_MMHUB_SOC_TLB2_57;
typedef union MP1_MMHUB_SOC_TLB2_58 regMP1_MMHUB_SOC_TLB2_58;
typedef union MP1_MMHUB_SOC_TLB2_59 regMP1_MMHUB_SOC_TLB2_59;
typedef union MP1_MMHUB_SOC_TLB2_60 regMP1_MMHUB_SOC_TLB2_60;
typedef union MP1_MMHUB_SOC_TLB2_61 regMP1_MMHUB_SOC_TLB2_61;
typedef union MP1_MMHUB_SOC_TLB2_62 regMP1_MMHUB_SOC_TLB2_62;
typedef union MP1_MMHUB_SOC_TLB3_1 regMP1_MMHUB_SOC_TLB3_1;
typedef union MP1_MMHUB_SOC_TLB3_2 regMP1_MMHUB_SOC_TLB3_2;
typedef union MP1_MMHUB_SOC_TLB3_3 regMP1_MMHUB_SOC_TLB3_3;
typedef union MP1_MMHUB_SOC_TLB3_4 regMP1_MMHUB_SOC_TLB3_4;
typedef union MP1_MMHUB_SOC_TLB3_5 regMP1_MMHUB_SOC_TLB3_5;
typedef union MP1_MMHUB_SOC_TLB3_6 regMP1_MMHUB_SOC_TLB3_6;
typedef union MP1_MMHUB_SOC_TLB3_7 regMP1_MMHUB_SOC_TLB3_7;
typedef union MP1_MMHUB_SOC_TLB3_8 regMP1_MMHUB_SOC_TLB3_8;
typedef union MP1_MMHUB_SOC_TLB3_9 regMP1_MMHUB_SOC_TLB3_9;
typedef union MP1_MMHUB_SOC_TLB3_10 regMP1_MMHUB_SOC_TLB3_10;
typedef union MP1_MMHUB_SOC_TLB3_11 regMP1_MMHUB_SOC_TLB3_11;
typedef union MP1_MMHUB_SOC_TLB3_12 regMP1_MMHUB_SOC_TLB3_12;
typedef union MP1_MMHUB_SOC_TLB3_13 regMP1_MMHUB_SOC_TLB3_13;
typedef union MP1_MMHUB_SOC_TLB3_14 regMP1_MMHUB_SOC_TLB3_14;
typedef union MP1_MMHUB_SOC_TLB3_15 regMP1_MMHUB_SOC_TLB3_15;
typedef union MP1_MMHUB_SOC_TLB3_16 regMP1_MMHUB_SOC_TLB3_16;
typedef union MP1_MMHUB_SOC_TLB3_17 regMP1_MMHUB_SOC_TLB3_17;
typedef union MP1_MMHUB_SOC_TLB3_18 regMP1_MMHUB_SOC_TLB3_18;
typedef union MP1_MMHUB_SOC_TLB3_19 regMP1_MMHUB_SOC_TLB3_19;
typedef union MP1_MMHUB_SOC_TLB3_20 regMP1_MMHUB_SOC_TLB3_20;
typedef union MP1_MMHUB_SOC_TLB3_21 regMP1_MMHUB_SOC_TLB3_21;
typedef union MP1_MMHUB_SOC_TLB3_22 regMP1_MMHUB_SOC_TLB3_22;
typedef union MP1_MMHUB_SOC_TLB3_23 regMP1_MMHUB_SOC_TLB3_23;
typedef union MP1_MMHUB_SOC_TLB3_24 regMP1_MMHUB_SOC_TLB3_24;
typedef union MP1_MMHUB_SOC_TLB3_25 regMP1_MMHUB_SOC_TLB3_25;
typedef union MP1_MMHUB_SOC_TLB3_26 regMP1_MMHUB_SOC_TLB3_26;
typedef union MP1_MMHUB_SOC_TLB3_27 regMP1_MMHUB_SOC_TLB3_27;
typedef union MP1_MMHUB_SOC_TLB3_28 regMP1_MMHUB_SOC_TLB3_28;
typedef union MP1_MMHUB_SOC_TLB3_29 regMP1_MMHUB_SOC_TLB3_29;
typedef union MP1_MMHUB_SOC_TLB3_30 regMP1_MMHUB_SOC_TLB3_30;
typedef union MP1_MMHUB_SOC_TLB3_31 regMP1_MMHUB_SOC_TLB3_31;
typedef union MP1_MMHUB_SOC_TLB3_32 regMP1_MMHUB_SOC_TLB3_32;
typedef union MP1_MMHUB_SOC_TLB3_33 regMP1_MMHUB_SOC_TLB3_33;
typedef union MP1_MMHUB_SOC_TLB3_34 regMP1_MMHUB_SOC_TLB3_34;
typedef union MP1_MMHUB_SOC_TLB3_35 regMP1_MMHUB_SOC_TLB3_35;
typedef union MP1_MMHUB_SOC_TLB3_36 regMP1_MMHUB_SOC_TLB3_36;
typedef union MP1_MMHUB_SOC_TLB3_37 regMP1_MMHUB_SOC_TLB3_37;
typedef union MP1_MMHUB_SOC_TLB3_38 regMP1_MMHUB_SOC_TLB3_38;
typedef union MP1_MMHUB_SOC_TLB3_39 regMP1_MMHUB_SOC_TLB3_39;
typedef union MP1_MMHUB_SOC_TLB3_40 regMP1_MMHUB_SOC_TLB3_40;
typedef union MP1_MMHUB_SOC_TLB3_41 regMP1_MMHUB_SOC_TLB3_41;
typedef union MP1_MMHUB_SOC_TLB3_42 regMP1_MMHUB_SOC_TLB3_42;
typedef union MP1_MMHUB_SOC_TLB3_43 regMP1_MMHUB_SOC_TLB3_43;
typedef union MP1_MMHUB_SOC_TLB3_44 regMP1_MMHUB_SOC_TLB3_44;
typedef union MP1_MMHUB_SOC_TLB3_45 regMP1_MMHUB_SOC_TLB3_45;
typedef union MP1_MMHUB_SOC_TLB3_46 regMP1_MMHUB_SOC_TLB3_46;
typedef union MP1_MMHUB_SOC_TLB3_47 regMP1_MMHUB_SOC_TLB3_47;
typedef union MP1_MMHUB_SOC_TLB3_48 regMP1_MMHUB_SOC_TLB3_48;
typedef union MP1_MMHUB_SOC_TLB3_49 regMP1_MMHUB_SOC_TLB3_49;
typedef union MP1_MMHUB_SOC_TLB3_50 regMP1_MMHUB_SOC_TLB3_50;
typedef union MP1_MMHUB_SOC_TLB3_51 regMP1_MMHUB_SOC_TLB3_51;
typedef union MP1_MMHUB_SOC_TLB3_52 regMP1_MMHUB_SOC_TLB3_52;
typedef union MP1_MMHUB_SOC_TLB3_53 regMP1_MMHUB_SOC_TLB3_53;
typedef union MP1_MMHUB_SOC_TLB3_54 regMP1_MMHUB_SOC_TLB3_54;
typedef union MP1_MMHUB_SOC_TLB3_55 regMP1_MMHUB_SOC_TLB3_55;
typedef union MP1_MMHUB_SOC_TLB3_56 regMP1_MMHUB_SOC_TLB3_56;
typedef union MP1_MMHUB_SOC_TLB3_57 regMP1_MMHUB_SOC_TLB3_57;
typedef union MP1_MMHUB_SOC_TLB3_58 regMP1_MMHUB_SOC_TLB3_58;
typedef union MP1_MMHUB_SOC_TLB3_59 regMP1_MMHUB_SOC_TLB3_59;
typedef union MP1_MMHUB_SOC_TLB3_60 regMP1_MMHUB_SOC_TLB3_60;
typedef union MP1_MMHUB_SOC_TLB3_61 regMP1_MMHUB_SOC_TLB3_61;
typedef union MP1_MMHUB_SOC_TLB3_62 regMP1_MMHUB_SOC_TLB3_62;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61;
typedef union MP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 regMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_1 regMP1_MMHUB_TLB_ATTRIBUTE_1;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_2 regMP1_MMHUB_TLB_ATTRIBUTE_2;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_3 regMP1_MMHUB_TLB_ATTRIBUTE_3;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_4 regMP1_MMHUB_TLB_ATTRIBUTE_4;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_5 regMP1_MMHUB_TLB_ATTRIBUTE_5;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_6 regMP1_MMHUB_TLB_ATTRIBUTE_6;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_7 regMP1_MMHUB_TLB_ATTRIBUTE_7;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_8 regMP1_MMHUB_TLB_ATTRIBUTE_8;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_9 regMP1_MMHUB_TLB_ATTRIBUTE_9;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_10 regMP1_MMHUB_TLB_ATTRIBUTE_10;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_11 regMP1_MMHUB_TLB_ATTRIBUTE_11;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_12 regMP1_MMHUB_TLB_ATTRIBUTE_12;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_13 regMP1_MMHUB_TLB_ATTRIBUTE_13;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_14 regMP1_MMHUB_TLB_ATTRIBUTE_14;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_15 regMP1_MMHUB_TLB_ATTRIBUTE_15;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_16 regMP1_MMHUB_TLB_ATTRIBUTE_16;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_17 regMP1_MMHUB_TLB_ATTRIBUTE_17;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_18 regMP1_MMHUB_TLB_ATTRIBUTE_18;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_19 regMP1_MMHUB_TLB_ATTRIBUTE_19;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_20 regMP1_MMHUB_TLB_ATTRIBUTE_20;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_21 regMP1_MMHUB_TLB_ATTRIBUTE_21;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_22 regMP1_MMHUB_TLB_ATTRIBUTE_22;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_23 regMP1_MMHUB_TLB_ATTRIBUTE_23;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_24 regMP1_MMHUB_TLB_ATTRIBUTE_24;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_25 regMP1_MMHUB_TLB_ATTRIBUTE_25;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_26 regMP1_MMHUB_TLB_ATTRIBUTE_26;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_27 regMP1_MMHUB_TLB_ATTRIBUTE_27;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_28 regMP1_MMHUB_TLB_ATTRIBUTE_28;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_29 regMP1_MMHUB_TLB_ATTRIBUTE_29;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_30 regMP1_MMHUB_TLB_ATTRIBUTE_30;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_31 regMP1_MMHUB_TLB_ATTRIBUTE_31;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_32 regMP1_MMHUB_TLB_ATTRIBUTE_32;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_33 regMP1_MMHUB_TLB_ATTRIBUTE_33;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_34 regMP1_MMHUB_TLB_ATTRIBUTE_34;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_35 regMP1_MMHUB_TLB_ATTRIBUTE_35;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_36 regMP1_MMHUB_TLB_ATTRIBUTE_36;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_37 regMP1_MMHUB_TLB_ATTRIBUTE_37;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_38 regMP1_MMHUB_TLB_ATTRIBUTE_38;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_39 regMP1_MMHUB_TLB_ATTRIBUTE_39;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_40 regMP1_MMHUB_TLB_ATTRIBUTE_40;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_41 regMP1_MMHUB_TLB_ATTRIBUTE_41;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_42 regMP1_MMHUB_TLB_ATTRIBUTE_42;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_43 regMP1_MMHUB_TLB_ATTRIBUTE_43;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_44 regMP1_MMHUB_TLB_ATTRIBUTE_44;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_45 regMP1_MMHUB_TLB_ATTRIBUTE_45;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_46 regMP1_MMHUB_TLB_ATTRIBUTE_46;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_47 regMP1_MMHUB_TLB_ATTRIBUTE_47;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_48 regMP1_MMHUB_TLB_ATTRIBUTE_48;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_49 regMP1_MMHUB_TLB_ATTRIBUTE_49;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_50 regMP1_MMHUB_TLB_ATTRIBUTE_50;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_51 regMP1_MMHUB_TLB_ATTRIBUTE_51;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_52 regMP1_MMHUB_TLB_ATTRIBUTE_52;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_53 regMP1_MMHUB_TLB_ATTRIBUTE_53;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_54 regMP1_MMHUB_TLB_ATTRIBUTE_54;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_55 regMP1_MMHUB_TLB_ATTRIBUTE_55;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_56 regMP1_MMHUB_TLB_ATTRIBUTE_56;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_57 regMP1_MMHUB_TLB_ATTRIBUTE_57;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_58 regMP1_MMHUB_TLB_ATTRIBUTE_58;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_59 regMP1_MMHUB_TLB_ATTRIBUTE_59;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_60 regMP1_MMHUB_TLB_ATTRIBUTE_60;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_61 regMP1_MMHUB_TLB_ATTRIBUTE_61;
typedef union MP1_MMHUB_TLB_ATTRIBUTE_62 regMP1_MMHUB_TLB_ATTRIBUTE_62;
typedef union MP1_MMHUB_INT_STATUS regMP1_MMHUB_INT_STATUS;
typedef union MP1_MMHUB_WR_INT_ADDR regMP1_MMHUB_WR_INT_ADDR;
typedef union MP1_MMHUB_WR_INT_OTHER regMP1_MMHUB_WR_INT_OTHER;
typedef union MP1_MMHUB_RD_INT_ADDR regMP1_MMHUB_RD_INT_ADDR;
typedef union MP1_MMHUB_RD_INT_OTHER regMP1_MMHUB_RD_INT_OTHER;
typedef union MP1_MMHUB_REG_INT_ADDR regMP1_MMHUB_REG_INT_ADDR;
typedef union MP1_MMHUB_REG_INT_OTHER regMP1_MMHUB_REG_INT_OTHER;
typedef union MP1_MMHUB_AXCACHE_CFG regMP1_MMHUB_AXCACHE_CFG;
typedef union MP1_MMHUB_DS_OVERRIDE regMP1_MMHUB_DS_OVERRIDE;
typedef union MP1_MMHUB_OUTSTANDING regMP1_MMHUB_OUTSTANDING;
typedef union MP1_SYSHUB_SOC_TLB0_1 regMP1_SYSHUB_SOC_TLB0_1;
typedef union MP1_SYSHUB_SOC_TLB0_2 regMP1_SYSHUB_SOC_TLB0_2;
typedef union MP1_SYSHUB_SOC_TLB0_3 regMP1_SYSHUB_SOC_TLB0_3;
typedef union MP1_SYSHUB_SOC_TLB0_4 regMP1_SYSHUB_SOC_TLB0_4;
typedef union MP1_SYSHUB_SOC_TLB0_5 regMP1_SYSHUB_SOC_TLB0_5;
typedef union MP1_SYSHUB_SOC_TLB0_6 regMP1_SYSHUB_SOC_TLB0_6;
typedef union MP1_SYSHUB_SOC_TLB0_7 regMP1_SYSHUB_SOC_TLB0_7;
typedef union MP1_SYSHUB_SOC_TLB0_8 regMP1_SYSHUB_SOC_TLB0_8;
typedef union MP1_SYSHUB_SOC_TLB0_9 regMP1_SYSHUB_SOC_TLB0_9;
typedef union MP1_SYSHUB_SOC_TLB0_10 regMP1_SYSHUB_SOC_TLB0_10;
typedef union MP1_SYSHUB_SOC_TLB0_11 regMP1_SYSHUB_SOC_TLB0_11;
typedef union MP1_SYSHUB_SOC_TLB0_12 regMP1_SYSHUB_SOC_TLB0_12;
typedef union MP1_SYSHUB_SOC_TLB0_13 regMP1_SYSHUB_SOC_TLB0_13;
typedef union MP1_SYSHUB_SOC_TLB0_14 regMP1_SYSHUB_SOC_TLB0_14;
typedef union MP1_SYSHUB_SOC_TLB0_15 regMP1_SYSHUB_SOC_TLB0_15;
typedef union MP1_SYSHUB_SOC_TLB0_16 regMP1_SYSHUB_SOC_TLB0_16;
typedef union MP1_SYSHUB_SOC_TLB0_17 regMP1_SYSHUB_SOC_TLB0_17;
typedef union MP1_SYSHUB_SOC_TLB0_18 regMP1_SYSHUB_SOC_TLB0_18;
typedef union MP1_SYSHUB_SOC_TLB0_19 regMP1_SYSHUB_SOC_TLB0_19;
typedef union MP1_SYSHUB_SOC_TLB0_20 regMP1_SYSHUB_SOC_TLB0_20;
typedef union MP1_SYSHUB_SOC_TLB0_21 regMP1_SYSHUB_SOC_TLB0_21;
typedef union MP1_SYSHUB_SOC_TLB0_22 regMP1_SYSHUB_SOC_TLB0_22;
typedef union MP1_SYSHUB_SOC_TLB0_23 regMP1_SYSHUB_SOC_TLB0_23;
typedef union MP1_SYSHUB_SOC_TLB0_24 regMP1_SYSHUB_SOC_TLB0_24;
typedef union MP1_SYSHUB_SOC_TLB0_25 regMP1_SYSHUB_SOC_TLB0_25;
typedef union MP1_SYSHUB_SOC_TLB0_26 regMP1_SYSHUB_SOC_TLB0_26;
typedef union MP1_SYSHUB_SOC_TLB0_27 regMP1_SYSHUB_SOC_TLB0_27;
typedef union MP1_SYSHUB_SOC_TLB0_28 regMP1_SYSHUB_SOC_TLB0_28;
typedef union MP1_SYSHUB_SOC_TLB0_29 regMP1_SYSHUB_SOC_TLB0_29;
typedef union MP1_SYSHUB_SOC_TLB0_30 regMP1_SYSHUB_SOC_TLB0_30;
typedef union MP1_SYSHUB_SOC_TLB0_31 regMP1_SYSHUB_SOC_TLB0_31;
typedef union MP1_SYSHUB_SOC_TLB0_32 regMP1_SYSHUB_SOC_TLB0_32;
typedef union MP1_SYSHUB_SOC_TLB0_33 regMP1_SYSHUB_SOC_TLB0_33;
typedef union MP1_SYSHUB_SOC_TLB0_34 regMP1_SYSHUB_SOC_TLB0_34;
typedef union MP1_SYSHUB_SOC_TLB0_35 regMP1_SYSHUB_SOC_TLB0_35;
typedef union MP1_SYSHUB_SOC_TLB0_36 regMP1_SYSHUB_SOC_TLB0_36;
typedef union MP1_SYSHUB_SOC_TLB0_37 regMP1_SYSHUB_SOC_TLB0_37;
typedef union MP1_SYSHUB_SOC_TLB0_38 regMP1_SYSHUB_SOC_TLB0_38;
typedef union MP1_SYSHUB_SOC_TLB0_39 regMP1_SYSHUB_SOC_TLB0_39;
typedef union MP1_SYSHUB_SOC_TLB0_40 regMP1_SYSHUB_SOC_TLB0_40;
typedef union MP1_SYSHUB_SOC_TLB0_41 regMP1_SYSHUB_SOC_TLB0_41;
typedef union MP1_SYSHUB_SOC_TLB0_42 regMP1_SYSHUB_SOC_TLB0_42;
typedef union MP1_SYSHUB_SOC_TLB0_43 regMP1_SYSHUB_SOC_TLB0_43;
typedef union MP1_SYSHUB_SOC_TLB0_44 regMP1_SYSHUB_SOC_TLB0_44;
typedef union MP1_SYSHUB_SOC_TLB0_45 regMP1_SYSHUB_SOC_TLB0_45;
typedef union MP1_SYSHUB_SOC_TLB0_46 regMP1_SYSHUB_SOC_TLB0_46;
typedef union MP1_SYSHUB_SOC_TLB0_47 regMP1_SYSHUB_SOC_TLB0_47;
typedef union MP1_SYSHUB_SOC_TLB0_48 regMP1_SYSHUB_SOC_TLB0_48;
typedef union MP1_SYSHUB_SOC_TLB0_49 regMP1_SYSHUB_SOC_TLB0_49;
typedef union MP1_SYSHUB_SOC_TLB0_50 regMP1_SYSHUB_SOC_TLB0_50;
typedef union MP1_SYSHUB_SOC_TLB0_51 regMP1_SYSHUB_SOC_TLB0_51;
typedef union MP1_SYSHUB_SOC_TLB0_52 regMP1_SYSHUB_SOC_TLB0_52;
typedef union MP1_SYSHUB_SOC_TLB0_53 regMP1_SYSHUB_SOC_TLB0_53;
typedef union MP1_SYSHUB_SOC_TLB0_54 regMP1_SYSHUB_SOC_TLB0_54;
typedef union MP1_SYSHUB_SOC_TLB0_55 regMP1_SYSHUB_SOC_TLB0_55;
typedef union MP1_SYSHUB_SOC_TLB0_56 regMP1_SYSHUB_SOC_TLB0_56;
typedef union MP1_SYSHUB_SOC_TLB0_57 regMP1_SYSHUB_SOC_TLB0_57;
typedef union MP1_SYSHUB_SOC_TLB0_58 regMP1_SYSHUB_SOC_TLB0_58;
typedef union MP1_SYSHUB_SOC_TLB0_59 regMP1_SYSHUB_SOC_TLB0_59;
typedef union MP1_SYSHUB_SOC_TLB0_60 regMP1_SYSHUB_SOC_TLB0_60;
typedef union MP1_SYSHUB_SOC_TLB0_61 regMP1_SYSHUB_SOC_TLB0_61;
typedef union MP1_SYSHUB_SOC_TLB0_62 regMP1_SYSHUB_SOC_TLB0_62;
typedef union MP1_SYSHUB_SOC_TLB1_1 regMP1_SYSHUB_SOC_TLB1_1;
typedef union MP1_SYSHUB_SOC_TLB1_2 regMP1_SYSHUB_SOC_TLB1_2;
typedef union MP1_SYSHUB_SOC_TLB1_3 regMP1_SYSHUB_SOC_TLB1_3;
typedef union MP1_SYSHUB_SOC_TLB1_4 regMP1_SYSHUB_SOC_TLB1_4;
typedef union MP1_SYSHUB_SOC_TLB1_5 regMP1_SYSHUB_SOC_TLB1_5;
typedef union MP1_SYSHUB_SOC_TLB1_6 regMP1_SYSHUB_SOC_TLB1_6;
typedef union MP1_SYSHUB_SOC_TLB1_7 regMP1_SYSHUB_SOC_TLB1_7;
typedef union MP1_SYSHUB_SOC_TLB1_8 regMP1_SYSHUB_SOC_TLB1_8;
typedef union MP1_SYSHUB_SOC_TLB1_9 regMP1_SYSHUB_SOC_TLB1_9;
typedef union MP1_SYSHUB_SOC_TLB1_10 regMP1_SYSHUB_SOC_TLB1_10;
typedef union MP1_SYSHUB_SOC_TLB1_11 regMP1_SYSHUB_SOC_TLB1_11;
typedef union MP1_SYSHUB_SOC_TLB1_12 regMP1_SYSHUB_SOC_TLB1_12;
typedef union MP1_SYSHUB_SOC_TLB1_13 regMP1_SYSHUB_SOC_TLB1_13;
typedef union MP1_SYSHUB_SOC_TLB1_14 regMP1_SYSHUB_SOC_TLB1_14;
typedef union MP1_SYSHUB_SOC_TLB1_15 regMP1_SYSHUB_SOC_TLB1_15;
typedef union MP1_SYSHUB_SOC_TLB1_16 regMP1_SYSHUB_SOC_TLB1_16;
typedef union MP1_SYSHUB_SOC_TLB1_17 regMP1_SYSHUB_SOC_TLB1_17;
typedef union MP1_SYSHUB_SOC_TLB1_18 regMP1_SYSHUB_SOC_TLB1_18;
typedef union MP1_SYSHUB_SOC_TLB1_19 regMP1_SYSHUB_SOC_TLB1_19;
typedef union MP1_SYSHUB_SOC_TLB1_20 regMP1_SYSHUB_SOC_TLB1_20;
typedef union MP1_SYSHUB_SOC_TLB1_21 regMP1_SYSHUB_SOC_TLB1_21;
typedef union MP1_SYSHUB_SOC_TLB1_22 regMP1_SYSHUB_SOC_TLB1_22;
typedef union MP1_SYSHUB_SOC_TLB1_23 regMP1_SYSHUB_SOC_TLB1_23;
typedef union MP1_SYSHUB_SOC_TLB1_24 regMP1_SYSHUB_SOC_TLB1_24;
typedef union MP1_SYSHUB_SOC_TLB1_25 regMP1_SYSHUB_SOC_TLB1_25;
typedef union MP1_SYSHUB_SOC_TLB1_26 regMP1_SYSHUB_SOC_TLB1_26;
typedef union MP1_SYSHUB_SOC_TLB1_27 regMP1_SYSHUB_SOC_TLB1_27;
typedef union MP1_SYSHUB_SOC_TLB1_28 regMP1_SYSHUB_SOC_TLB1_28;
typedef union MP1_SYSHUB_SOC_TLB1_29 regMP1_SYSHUB_SOC_TLB1_29;
typedef union MP1_SYSHUB_SOC_TLB1_30 regMP1_SYSHUB_SOC_TLB1_30;
typedef union MP1_SYSHUB_SOC_TLB1_31 regMP1_SYSHUB_SOC_TLB1_31;
typedef union MP1_SYSHUB_SOC_TLB1_32 regMP1_SYSHUB_SOC_TLB1_32;
typedef union MP1_SYSHUB_SOC_TLB1_33 regMP1_SYSHUB_SOC_TLB1_33;
typedef union MP1_SYSHUB_SOC_TLB1_34 regMP1_SYSHUB_SOC_TLB1_34;
typedef union MP1_SYSHUB_SOC_TLB1_35 regMP1_SYSHUB_SOC_TLB1_35;
typedef union MP1_SYSHUB_SOC_TLB1_36 regMP1_SYSHUB_SOC_TLB1_36;
typedef union MP1_SYSHUB_SOC_TLB1_37 regMP1_SYSHUB_SOC_TLB1_37;
typedef union MP1_SYSHUB_SOC_TLB1_38 regMP1_SYSHUB_SOC_TLB1_38;
typedef union MP1_SYSHUB_SOC_TLB1_39 regMP1_SYSHUB_SOC_TLB1_39;
typedef union MP1_SYSHUB_SOC_TLB1_40 regMP1_SYSHUB_SOC_TLB1_40;
typedef union MP1_SYSHUB_SOC_TLB1_41 regMP1_SYSHUB_SOC_TLB1_41;
typedef union MP1_SYSHUB_SOC_TLB1_42 regMP1_SYSHUB_SOC_TLB1_42;
typedef union MP1_SYSHUB_SOC_TLB1_43 regMP1_SYSHUB_SOC_TLB1_43;
typedef union MP1_SYSHUB_SOC_TLB1_44 regMP1_SYSHUB_SOC_TLB1_44;
typedef union MP1_SYSHUB_SOC_TLB1_45 regMP1_SYSHUB_SOC_TLB1_45;
typedef union MP1_SYSHUB_SOC_TLB1_46 regMP1_SYSHUB_SOC_TLB1_46;
typedef union MP1_SYSHUB_SOC_TLB1_47 regMP1_SYSHUB_SOC_TLB1_47;
typedef union MP1_SYSHUB_SOC_TLB1_48 regMP1_SYSHUB_SOC_TLB1_48;
typedef union MP1_SYSHUB_SOC_TLB1_49 regMP1_SYSHUB_SOC_TLB1_49;
typedef union MP1_SYSHUB_SOC_TLB1_50 regMP1_SYSHUB_SOC_TLB1_50;
typedef union MP1_SYSHUB_SOC_TLB1_51 regMP1_SYSHUB_SOC_TLB1_51;
typedef union MP1_SYSHUB_SOC_TLB1_52 regMP1_SYSHUB_SOC_TLB1_52;
typedef union MP1_SYSHUB_SOC_TLB1_53 regMP1_SYSHUB_SOC_TLB1_53;
typedef union MP1_SYSHUB_SOC_TLB1_54 regMP1_SYSHUB_SOC_TLB1_54;
typedef union MP1_SYSHUB_SOC_TLB1_55 regMP1_SYSHUB_SOC_TLB1_55;
typedef union MP1_SYSHUB_SOC_TLB1_56 regMP1_SYSHUB_SOC_TLB1_56;
typedef union MP1_SYSHUB_SOC_TLB1_57 regMP1_SYSHUB_SOC_TLB1_57;
typedef union MP1_SYSHUB_SOC_TLB1_58 regMP1_SYSHUB_SOC_TLB1_58;
typedef union MP1_SYSHUB_SOC_TLB1_59 regMP1_SYSHUB_SOC_TLB1_59;
typedef union MP1_SYSHUB_SOC_TLB1_60 regMP1_SYSHUB_SOC_TLB1_60;
typedef union MP1_SYSHUB_SOC_TLB1_61 regMP1_SYSHUB_SOC_TLB1_61;
typedef union MP1_SYSHUB_SOC_TLB1_62 regMP1_SYSHUB_SOC_TLB1_62;
typedef union MP1_SYSHUB_SOC_TLB2_1 regMP1_SYSHUB_SOC_TLB2_1;
typedef union MP1_SYSHUB_SOC_TLB2_2 regMP1_SYSHUB_SOC_TLB2_2;
typedef union MP1_SYSHUB_SOC_TLB2_3 regMP1_SYSHUB_SOC_TLB2_3;
typedef union MP1_SYSHUB_SOC_TLB2_4 regMP1_SYSHUB_SOC_TLB2_4;
typedef union MP1_SYSHUB_SOC_TLB2_5 regMP1_SYSHUB_SOC_TLB2_5;
typedef union MP1_SYSHUB_SOC_TLB2_6 regMP1_SYSHUB_SOC_TLB2_6;
typedef union MP1_SYSHUB_SOC_TLB2_7 regMP1_SYSHUB_SOC_TLB2_7;
typedef union MP1_SYSHUB_SOC_TLB2_8 regMP1_SYSHUB_SOC_TLB2_8;
typedef union MP1_SYSHUB_SOC_TLB2_9 regMP1_SYSHUB_SOC_TLB2_9;
typedef union MP1_SYSHUB_SOC_TLB2_10 regMP1_SYSHUB_SOC_TLB2_10;
typedef union MP1_SYSHUB_SOC_TLB2_11 regMP1_SYSHUB_SOC_TLB2_11;
typedef union MP1_SYSHUB_SOC_TLB2_12 regMP1_SYSHUB_SOC_TLB2_12;
typedef union MP1_SYSHUB_SOC_TLB2_13 regMP1_SYSHUB_SOC_TLB2_13;
typedef union MP1_SYSHUB_SOC_TLB2_14 regMP1_SYSHUB_SOC_TLB2_14;
typedef union MP1_SYSHUB_SOC_TLB2_15 regMP1_SYSHUB_SOC_TLB2_15;
typedef union MP1_SYSHUB_SOC_TLB2_16 regMP1_SYSHUB_SOC_TLB2_16;
typedef union MP1_SYSHUB_SOC_TLB2_17 regMP1_SYSHUB_SOC_TLB2_17;
typedef union MP1_SYSHUB_SOC_TLB2_18 regMP1_SYSHUB_SOC_TLB2_18;
typedef union MP1_SYSHUB_SOC_TLB2_19 regMP1_SYSHUB_SOC_TLB2_19;
typedef union MP1_SYSHUB_SOC_TLB2_20 regMP1_SYSHUB_SOC_TLB2_20;
typedef union MP1_SYSHUB_SOC_TLB2_21 regMP1_SYSHUB_SOC_TLB2_21;
typedef union MP1_SYSHUB_SOC_TLB2_22 regMP1_SYSHUB_SOC_TLB2_22;
typedef union MP1_SYSHUB_SOC_TLB2_23 regMP1_SYSHUB_SOC_TLB2_23;
typedef union MP1_SYSHUB_SOC_TLB2_24 regMP1_SYSHUB_SOC_TLB2_24;
typedef union MP1_SYSHUB_SOC_TLB2_25 regMP1_SYSHUB_SOC_TLB2_25;
typedef union MP1_SYSHUB_SOC_TLB2_26 regMP1_SYSHUB_SOC_TLB2_26;
typedef union MP1_SYSHUB_SOC_TLB2_27 regMP1_SYSHUB_SOC_TLB2_27;
typedef union MP1_SYSHUB_SOC_TLB2_28 regMP1_SYSHUB_SOC_TLB2_28;
typedef union MP1_SYSHUB_SOC_TLB2_29 regMP1_SYSHUB_SOC_TLB2_29;
typedef union MP1_SYSHUB_SOC_TLB2_30 regMP1_SYSHUB_SOC_TLB2_30;
typedef union MP1_SYSHUB_SOC_TLB2_31 regMP1_SYSHUB_SOC_TLB2_31;
typedef union MP1_SYSHUB_SOC_TLB2_32 regMP1_SYSHUB_SOC_TLB2_32;
typedef union MP1_SYSHUB_SOC_TLB2_33 regMP1_SYSHUB_SOC_TLB2_33;
typedef union MP1_SYSHUB_SOC_TLB2_34 regMP1_SYSHUB_SOC_TLB2_34;
typedef union MP1_SYSHUB_SOC_TLB2_35 regMP1_SYSHUB_SOC_TLB2_35;
typedef union MP1_SYSHUB_SOC_TLB2_36 regMP1_SYSHUB_SOC_TLB2_36;
typedef union MP1_SYSHUB_SOC_TLB2_37 regMP1_SYSHUB_SOC_TLB2_37;
typedef union MP1_SYSHUB_SOC_TLB2_38 regMP1_SYSHUB_SOC_TLB2_38;
typedef union MP1_SYSHUB_SOC_TLB2_39 regMP1_SYSHUB_SOC_TLB2_39;
typedef union MP1_SYSHUB_SOC_TLB2_40 regMP1_SYSHUB_SOC_TLB2_40;
typedef union MP1_SYSHUB_SOC_TLB2_41 regMP1_SYSHUB_SOC_TLB2_41;
typedef union MP1_SYSHUB_SOC_TLB2_42 regMP1_SYSHUB_SOC_TLB2_42;
typedef union MP1_SYSHUB_SOC_TLB2_43 regMP1_SYSHUB_SOC_TLB2_43;
typedef union MP1_SYSHUB_SOC_TLB2_44 regMP1_SYSHUB_SOC_TLB2_44;
typedef union MP1_SYSHUB_SOC_TLB2_45 regMP1_SYSHUB_SOC_TLB2_45;
typedef union MP1_SYSHUB_SOC_TLB2_46 regMP1_SYSHUB_SOC_TLB2_46;
typedef union MP1_SYSHUB_SOC_TLB2_47 regMP1_SYSHUB_SOC_TLB2_47;
typedef union MP1_SYSHUB_SOC_TLB2_48 regMP1_SYSHUB_SOC_TLB2_48;
typedef union MP1_SYSHUB_SOC_TLB2_49 regMP1_SYSHUB_SOC_TLB2_49;
typedef union MP1_SYSHUB_SOC_TLB2_50 regMP1_SYSHUB_SOC_TLB2_50;
typedef union MP1_SYSHUB_SOC_TLB2_51 regMP1_SYSHUB_SOC_TLB2_51;
typedef union MP1_SYSHUB_SOC_TLB2_52 regMP1_SYSHUB_SOC_TLB2_52;
typedef union MP1_SYSHUB_SOC_TLB2_53 regMP1_SYSHUB_SOC_TLB2_53;
typedef union MP1_SYSHUB_SOC_TLB2_54 regMP1_SYSHUB_SOC_TLB2_54;
typedef union MP1_SYSHUB_SOC_TLB2_55 regMP1_SYSHUB_SOC_TLB2_55;
typedef union MP1_SYSHUB_SOC_TLB2_56 regMP1_SYSHUB_SOC_TLB2_56;
typedef union MP1_SYSHUB_SOC_TLB2_57 regMP1_SYSHUB_SOC_TLB2_57;
typedef union MP1_SYSHUB_SOC_TLB2_58 regMP1_SYSHUB_SOC_TLB2_58;
typedef union MP1_SYSHUB_SOC_TLB2_59 regMP1_SYSHUB_SOC_TLB2_59;
typedef union MP1_SYSHUB_SOC_TLB2_60 regMP1_SYSHUB_SOC_TLB2_60;
typedef union MP1_SYSHUB_SOC_TLB2_61 regMP1_SYSHUB_SOC_TLB2_61;
typedef union MP1_SYSHUB_SOC_TLB2_62 regMP1_SYSHUB_SOC_TLB2_62;
typedef union MP1_SYSHUB_SOC_TLB3_1 regMP1_SYSHUB_SOC_TLB3_1;
typedef union MP1_SYSHUB_SOC_TLB3_2 regMP1_SYSHUB_SOC_TLB3_2;
typedef union MP1_SYSHUB_SOC_TLB3_3 regMP1_SYSHUB_SOC_TLB3_3;
typedef union MP1_SYSHUB_SOC_TLB3_4 regMP1_SYSHUB_SOC_TLB3_4;
typedef union MP1_SYSHUB_SOC_TLB3_5 regMP1_SYSHUB_SOC_TLB3_5;
typedef union MP1_SYSHUB_SOC_TLB3_6 regMP1_SYSHUB_SOC_TLB3_6;
typedef union MP1_SYSHUB_SOC_TLB3_7 regMP1_SYSHUB_SOC_TLB3_7;
typedef union MP1_SYSHUB_SOC_TLB3_8 regMP1_SYSHUB_SOC_TLB3_8;
typedef union MP1_SYSHUB_SOC_TLB3_9 regMP1_SYSHUB_SOC_TLB3_9;
typedef union MP1_SYSHUB_SOC_TLB3_10 regMP1_SYSHUB_SOC_TLB3_10;
typedef union MP1_SYSHUB_SOC_TLB3_11 regMP1_SYSHUB_SOC_TLB3_11;
typedef union MP1_SYSHUB_SOC_TLB3_12 regMP1_SYSHUB_SOC_TLB3_12;
typedef union MP1_SYSHUB_SOC_TLB3_13 regMP1_SYSHUB_SOC_TLB3_13;
typedef union MP1_SYSHUB_SOC_TLB3_14 regMP1_SYSHUB_SOC_TLB3_14;
typedef union MP1_SYSHUB_SOC_TLB3_15 regMP1_SYSHUB_SOC_TLB3_15;
typedef union MP1_SYSHUB_SOC_TLB3_16 regMP1_SYSHUB_SOC_TLB3_16;
typedef union MP1_SYSHUB_SOC_TLB3_17 regMP1_SYSHUB_SOC_TLB3_17;
typedef union MP1_SYSHUB_SOC_TLB3_18 regMP1_SYSHUB_SOC_TLB3_18;
typedef union MP1_SYSHUB_SOC_TLB3_19 regMP1_SYSHUB_SOC_TLB3_19;
typedef union MP1_SYSHUB_SOC_TLB3_20 regMP1_SYSHUB_SOC_TLB3_20;
typedef union MP1_SYSHUB_SOC_TLB3_21 regMP1_SYSHUB_SOC_TLB3_21;
typedef union MP1_SYSHUB_SOC_TLB3_22 regMP1_SYSHUB_SOC_TLB3_22;
typedef union MP1_SYSHUB_SOC_TLB3_23 regMP1_SYSHUB_SOC_TLB3_23;
typedef union MP1_SYSHUB_SOC_TLB3_24 regMP1_SYSHUB_SOC_TLB3_24;
typedef union MP1_SYSHUB_SOC_TLB3_25 regMP1_SYSHUB_SOC_TLB3_25;
typedef union MP1_SYSHUB_SOC_TLB3_26 regMP1_SYSHUB_SOC_TLB3_26;
typedef union MP1_SYSHUB_SOC_TLB3_27 regMP1_SYSHUB_SOC_TLB3_27;
typedef union MP1_SYSHUB_SOC_TLB3_28 regMP1_SYSHUB_SOC_TLB3_28;
typedef union MP1_SYSHUB_SOC_TLB3_29 regMP1_SYSHUB_SOC_TLB3_29;
typedef union MP1_SYSHUB_SOC_TLB3_30 regMP1_SYSHUB_SOC_TLB3_30;
typedef union MP1_SYSHUB_SOC_TLB3_31 regMP1_SYSHUB_SOC_TLB3_31;
typedef union MP1_SYSHUB_SOC_TLB3_32 regMP1_SYSHUB_SOC_TLB3_32;
typedef union MP1_SYSHUB_SOC_TLB3_33 regMP1_SYSHUB_SOC_TLB3_33;
typedef union MP1_SYSHUB_SOC_TLB3_34 regMP1_SYSHUB_SOC_TLB3_34;
typedef union MP1_SYSHUB_SOC_TLB3_35 regMP1_SYSHUB_SOC_TLB3_35;
typedef union MP1_SYSHUB_SOC_TLB3_36 regMP1_SYSHUB_SOC_TLB3_36;
typedef union MP1_SYSHUB_SOC_TLB3_37 regMP1_SYSHUB_SOC_TLB3_37;
typedef union MP1_SYSHUB_SOC_TLB3_38 regMP1_SYSHUB_SOC_TLB3_38;
typedef union MP1_SYSHUB_SOC_TLB3_39 regMP1_SYSHUB_SOC_TLB3_39;
typedef union MP1_SYSHUB_SOC_TLB3_40 regMP1_SYSHUB_SOC_TLB3_40;
typedef union MP1_SYSHUB_SOC_TLB3_41 regMP1_SYSHUB_SOC_TLB3_41;
typedef union MP1_SYSHUB_SOC_TLB3_42 regMP1_SYSHUB_SOC_TLB3_42;
typedef union MP1_SYSHUB_SOC_TLB3_43 regMP1_SYSHUB_SOC_TLB3_43;
typedef union MP1_SYSHUB_SOC_TLB3_44 regMP1_SYSHUB_SOC_TLB3_44;
typedef union MP1_SYSHUB_SOC_TLB3_45 regMP1_SYSHUB_SOC_TLB3_45;
typedef union MP1_SYSHUB_SOC_TLB3_46 regMP1_SYSHUB_SOC_TLB3_46;
typedef union MP1_SYSHUB_SOC_TLB3_47 regMP1_SYSHUB_SOC_TLB3_47;
typedef union MP1_SYSHUB_SOC_TLB3_48 regMP1_SYSHUB_SOC_TLB3_48;
typedef union MP1_SYSHUB_SOC_TLB3_49 regMP1_SYSHUB_SOC_TLB3_49;
typedef union MP1_SYSHUB_SOC_TLB3_50 regMP1_SYSHUB_SOC_TLB3_50;
typedef union MP1_SYSHUB_SOC_TLB3_51 regMP1_SYSHUB_SOC_TLB3_51;
typedef union MP1_SYSHUB_SOC_TLB3_52 regMP1_SYSHUB_SOC_TLB3_52;
typedef union MP1_SYSHUB_SOC_TLB3_53 regMP1_SYSHUB_SOC_TLB3_53;
typedef union MP1_SYSHUB_SOC_TLB3_54 regMP1_SYSHUB_SOC_TLB3_54;
typedef union MP1_SYSHUB_SOC_TLB3_55 regMP1_SYSHUB_SOC_TLB3_55;
typedef union MP1_SYSHUB_SOC_TLB3_56 regMP1_SYSHUB_SOC_TLB3_56;
typedef union MP1_SYSHUB_SOC_TLB3_57 regMP1_SYSHUB_SOC_TLB3_57;
typedef union MP1_SYSHUB_SOC_TLB3_58 regMP1_SYSHUB_SOC_TLB3_58;
typedef union MP1_SYSHUB_SOC_TLB3_59 regMP1_SYSHUB_SOC_TLB3_59;
typedef union MP1_SYSHUB_SOC_TLB3_60 regMP1_SYSHUB_SOC_TLB3_60;
typedef union MP1_SYSHUB_SOC_TLB3_61 regMP1_SYSHUB_SOC_TLB3_61;
typedef union MP1_SYSHUB_SOC_TLB3_62 regMP1_SYSHUB_SOC_TLB3_62;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61;
typedef union MP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 regMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_1 regMP1_SYSHUB_TLB_ATTRIBUTE_1;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_2 regMP1_SYSHUB_TLB_ATTRIBUTE_2;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_3 regMP1_SYSHUB_TLB_ATTRIBUTE_3;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_4 regMP1_SYSHUB_TLB_ATTRIBUTE_4;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_5 regMP1_SYSHUB_TLB_ATTRIBUTE_5;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_6 regMP1_SYSHUB_TLB_ATTRIBUTE_6;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_7 regMP1_SYSHUB_TLB_ATTRIBUTE_7;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_8 regMP1_SYSHUB_TLB_ATTRIBUTE_8;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_9 regMP1_SYSHUB_TLB_ATTRIBUTE_9;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_10 regMP1_SYSHUB_TLB_ATTRIBUTE_10;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_11 regMP1_SYSHUB_TLB_ATTRIBUTE_11;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_12 regMP1_SYSHUB_TLB_ATTRIBUTE_12;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_13 regMP1_SYSHUB_TLB_ATTRIBUTE_13;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_14 regMP1_SYSHUB_TLB_ATTRIBUTE_14;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_15 regMP1_SYSHUB_TLB_ATTRIBUTE_15;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_16 regMP1_SYSHUB_TLB_ATTRIBUTE_16;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_17 regMP1_SYSHUB_TLB_ATTRIBUTE_17;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_18 regMP1_SYSHUB_TLB_ATTRIBUTE_18;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_19 regMP1_SYSHUB_TLB_ATTRIBUTE_19;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_20 regMP1_SYSHUB_TLB_ATTRIBUTE_20;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_21 regMP1_SYSHUB_TLB_ATTRIBUTE_21;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_22 regMP1_SYSHUB_TLB_ATTRIBUTE_22;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_23 regMP1_SYSHUB_TLB_ATTRIBUTE_23;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_24 regMP1_SYSHUB_TLB_ATTRIBUTE_24;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_25 regMP1_SYSHUB_TLB_ATTRIBUTE_25;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_26 regMP1_SYSHUB_TLB_ATTRIBUTE_26;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_27 regMP1_SYSHUB_TLB_ATTRIBUTE_27;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_28 regMP1_SYSHUB_TLB_ATTRIBUTE_28;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_29 regMP1_SYSHUB_TLB_ATTRIBUTE_29;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_30 regMP1_SYSHUB_TLB_ATTRIBUTE_30;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_31 regMP1_SYSHUB_TLB_ATTRIBUTE_31;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_32 regMP1_SYSHUB_TLB_ATTRIBUTE_32;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_33 regMP1_SYSHUB_TLB_ATTRIBUTE_33;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_34 regMP1_SYSHUB_TLB_ATTRIBUTE_34;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_35 regMP1_SYSHUB_TLB_ATTRIBUTE_35;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_36 regMP1_SYSHUB_TLB_ATTRIBUTE_36;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_37 regMP1_SYSHUB_TLB_ATTRIBUTE_37;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_38 regMP1_SYSHUB_TLB_ATTRIBUTE_38;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_39 regMP1_SYSHUB_TLB_ATTRIBUTE_39;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_40 regMP1_SYSHUB_TLB_ATTRIBUTE_40;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_41 regMP1_SYSHUB_TLB_ATTRIBUTE_41;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_42 regMP1_SYSHUB_TLB_ATTRIBUTE_42;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_43 regMP1_SYSHUB_TLB_ATTRIBUTE_43;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_44 regMP1_SYSHUB_TLB_ATTRIBUTE_44;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_45 regMP1_SYSHUB_TLB_ATTRIBUTE_45;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_46 regMP1_SYSHUB_TLB_ATTRIBUTE_46;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_47 regMP1_SYSHUB_TLB_ATTRIBUTE_47;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_48 regMP1_SYSHUB_TLB_ATTRIBUTE_48;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_49 regMP1_SYSHUB_TLB_ATTRIBUTE_49;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_50 regMP1_SYSHUB_TLB_ATTRIBUTE_50;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_51 regMP1_SYSHUB_TLB_ATTRIBUTE_51;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_52 regMP1_SYSHUB_TLB_ATTRIBUTE_52;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_53 regMP1_SYSHUB_TLB_ATTRIBUTE_53;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_54 regMP1_SYSHUB_TLB_ATTRIBUTE_54;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_55 regMP1_SYSHUB_TLB_ATTRIBUTE_55;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_56 regMP1_SYSHUB_TLB_ATTRIBUTE_56;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_57 regMP1_SYSHUB_TLB_ATTRIBUTE_57;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_58 regMP1_SYSHUB_TLB_ATTRIBUTE_58;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_59 regMP1_SYSHUB_TLB_ATTRIBUTE_59;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_60 regMP1_SYSHUB_TLB_ATTRIBUTE_60;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_61 regMP1_SYSHUB_TLB_ATTRIBUTE_61;
typedef union MP1_SYSHUB_TLB_ATTRIBUTE_62 regMP1_SYSHUB_TLB_ATTRIBUTE_62;
typedef union MP1_SYSHUB_INT_STATUS regMP1_SYSHUB_INT_STATUS;
typedef union MP1_SYSHUB_WR_INT_ADDR regMP1_SYSHUB_WR_INT_ADDR;
typedef union MP1_SYSHUB_WR_INT_OTHER regMP1_SYSHUB_WR_INT_OTHER;
typedef union MP1_SYSHUB_RD_INT_ADDR regMP1_SYSHUB_RD_INT_ADDR;
typedef union MP1_SYSHUB_RD_INT_OTHER regMP1_SYSHUB_RD_INT_OTHER;
typedef union MP1_SYSHUB_REG_INT_ADDR regMP1_SYSHUB_REG_INT_ADDR;
typedef union MP1_SYSHUB_REG_INT_OTHER regMP1_SYSHUB_REG_INT_OTHER;
typedef union MP1_SYSHUB_AXCACHE_CFG regMP1_SYSHUB_AXCACHE_CFG;
typedef union MP1_SYSHUB_DS_OVERRIDE regMP1_SYSHUB_DS_OVERRIDE;
typedef union MP1_SYSHUB_OUTSTANDING regMP1_SYSHUB_OUTSTANDING;
typedef union MP_HUBIF_SOC_TLB0_1 regMP_HUBIF_SOC_TLB0_1;
typedef union MP_HUBIF_SOC_TLB0_2 regMP_HUBIF_SOC_TLB0_2;
typedef union MP_HUBIF_SOC_TLB0_3 regMP_HUBIF_SOC_TLB0_3;
typedef union MP_HUBIF_SOC_TLB0_4 regMP_HUBIF_SOC_TLB0_4;
typedef union MP_HUBIF_SOC_TLB0_5 regMP_HUBIF_SOC_TLB0_5;
typedef union MP_HUBIF_SOC_TLB0_6 regMP_HUBIF_SOC_TLB0_6;
typedef union MP_HUBIF_SOC_TLB0_7 regMP_HUBIF_SOC_TLB0_7;
typedef union MP_HUBIF_SOC_TLB0_8 regMP_HUBIF_SOC_TLB0_8;
typedef union MP_HUBIF_SOC_TLB0_9 regMP_HUBIF_SOC_TLB0_9;
typedef union MP_HUBIF_SOC_TLB0_10 regMP_HUBIF_SOC_TLB0_10;
typedef union MP_HUBIF_SOC_TLB0_11 regMP_HUBIF_SOC_TLB0_11;
typedef union MP_HUBIF_SOC_TLB0_12 regMP_HUBIF_SOC_TLB0_12;
typedef union MP_HUBIF_SOC_TLB0_13 regMP_HUBIF_SOC_TLB0_13;
typedef union MP_HUBIF_SOC_TLB0_14 regMP_HUBIF_SOC_TLB0_14;
typedef union MP_HUBIF_SOC_TLB0_15 regMP_HUBIF_SOC_TLB0_15;
typedef union MP_HUBIF_SOC_TLB0_16 regMP_HUBIF_SOC_TLB0_16;
typedef union MP_HUBIF_SOC_TLB0_17 regMP_HUBIF_SOC_TLB0_17;
typedef union MP_HUBIF_SOC_TLB0_18 regMP_HUBIF_SOC_TLB0_18;
typedef union MP_HUBIF_SOC_TLB0_19 regMP_HUBIF_SOC_TLB0_19;
typedef union MP_HUBIF_SOC_TLB0_20 regMP_HUBIF_SOC_TLB0_20;
typedef union MP_HUBIF_SOC_TLB0_21 regMP_HUBIF_SOC_TLB0_21;
typedef union MP_HUBIF_SOC_TLB0_22 regMP_HUBIF_SOC_TLB0_22;
typedef union MP_HUBIF_SOC_TLB0_23 regMP_HUBIF_SOC_TLB0_23;
typedef union MP_HUBIF_SOC_TLB0_24 regMP_HUBIF_SOC_TLB0_24;
typedef union MP_HUBIF_SOC_TLB0_25 regMP_HUBIF_SOC_TLB0_25;
typedef union MP_HUBIF_SOC_TLB0_26 regMP_HUBIF_SOC_TLB0_26;
typedef union MP_HUBIF_SOC_TLB0_27 regMP_HUBIF_SOC_TLB0_27;
typedef union MP_HUBIF_SOC_TLB0_28 regMP_HUBIF_SOC_TLB0_28;
typedef union MP_HUBIF_SOC_TLB0_29 regMP_HUBIF_SOC_TLB0_29;
typedef union MP_HUBIF_SOC_TLB0_30 regMP_HUBIF_SOC_TLB0_30;
typedef union MP_HUBIF_SOC_TLB0_31 regMP_HUBIF_SOC_TLB0_31;
typedef union MP_HUBIF_SOC_TLB0_32 regMP_HUBIF_SOC_TLB0_32;
typedef union MP_HUBIF_SOC_TLB0_33 regMP_HUBIF_SOC_TLB0_33;
typedef union MP_HUBIF_SOC_TLB0_34 regMP_HUBIF_SOC_TLB0_34;
typedef union MP_HUBIF_SOC_TLB0_35 regMP_HUBIF_SOC_TLB0_35;
typedef union MP_HUBIF_SOC_TLB0_36 regMP_HUBIF_SOC_TLB0_36;
typedef union MP_HUBIF_SOC_TLB0_37 regMP_HUBIF_SOC_TLB0_37;
typedef union MP_HUBIF_SOC_TLB0_38 regMP_HUBIF_SOC_TLB0_38;
typedef union MP_HUBIF_SOC_TLB0_39 regMP_HUBIF_SOC_TLB0_39;
typedef union MP_HUBIF_SOC_TLB0_40 regMP_HUBIF_SOC_TLB0_40;
typedef union MP_HUBIF_SOC_TLB0_41 regMP_HUBIF_SOC_TLB0_41;
typedef union MP_HUBIF_SOC_TLB0_42 regMP_HUBIF_SOC_TLB0_42;
typedef union MP_HUBIF_SOC_TLB0_43 regMP_HUBIF_SOC_TLB0_43;
typedef union MP_HUBIF_SOC_TLB0_44 regMP_HUBIF_SOC_TLB0_44;
typedef union MP_HUBIF_SOC_TLB0_45 regMP_HUBIF_SOC_TLB0_45;
typedef union MP_HUBIF_SOC_TLB0_46 regMP_HUBIF_SOC_TLB0_46;
typedef union MP_HUBIF_SOC_TLB0_47 regMP_HUBIF_SOC_TLB0_47;
typedef union MP_HUBIF_SOC_TLB0_48 regMP_HUBIF_SOC_TLB0_48;
typedef union MP_HUBIF_SOC_TLB0_49 regMP_HUBIF_SOC_TLB0_49;
typedef union MP_HUBIF_SOC_TLB0_50 regMP_HUBIF_SOC_TLB0_50;
typedef union MP_HUBIF_SOC_TLB0_51 regMP_HUBIF_SOC_TLB0_51;
typedef union MP_HUBIF_SOC_TLB0_52 regMP_HUBIF_SOC_TLB0_52;
typedef union MP_HUBIF_SOC_TLB0_53 regMP_HUBIF_SOC_TLB0_53;
typedef union MP_HUBIF_SOC_TLB0_54 regMP_HUBIF_SOC_TLB0_54;
typedef union MP_HUBIF_SOC_TLB0_55 regMP_HUBIF_SOC_TLB0_55;
typedef union MP_HUBIF_SOC_TLB0_56 regMP_HUBIF_SOC_TLB0_56;
typedef union MP_HUBIF_SOC_TLB0_57 regMP_HUBIF_SOC_TLB0_57;
typedef union MP_HUBIF_SOC_TLB0_58 regMP_HUBIF_SOC_TLB0_58;
typedef union MP_HUBIF_SOC_TLB0_59 regMP_HUBIF_SOC_TLB0_59;
typedef union MP_HUBIF_SOC_TLB0_60 regMP_HUBIF_SOC_TLB0_60;
typedef union MP_HUBIF_SOC_TLB0_61 regMP_HUBIF_SOC_TLB0_61;
typedef union MP_HUBIF_SOC_TLB0_62 regMP_HUBIF_SOC_TLB0_62;
typedef union MP_HUBIF_SOC_TLB1_1 regMP_HUBIF_SOC_TLB1_1;
typedef union MP_HUBIF_SOC_TLB1_2 regMP_HUBIF_SOC_TLB1_2;
typedef union MP_HUBIF_SOC_TLB1_3 regMP_HUBIF_SOC_TLB1_3;
typedef union MP_HUBIF_SOC_TLB1_4 regMP_HUBIF_SOC_TLB1_4;
typedef union MP_HUBIF_SOC_TLB1_5 regMP_HUBIF_SOC_TLB1_5;
typedef union MP_HUBIF_SOC_TLB1_6 regMP_HUBIF_SOC_TLB1_6;
typedef union MP_HUBIF_SOC_TLB1_7 regMP_HUBIF_SOC_TLB1_7;
typedef union MP_HUBIF_SOC_TLB1_8 regMP_HUBIF_SOC_TLB1_8;
typedef union MP_HUBIF_SOC_TLB1_9 regMP_HUBIF_SOC_TLB1_9;
typedef union MP_HUBIF_SOC_TLB1_10 regMP_HUBIF_SOC_TLB1_10;
typedef union MP_HUBIF_SOC_TLB1_11 regMP_HUBIF_SOC_TLB1_11;
typedef union MP_HUBIF_SOC_TLB1_12 regMP_HUBIF_SOC_TLB1_12;
typedef union MP_HUBIF_SOC_TLB1_13 regMP_HUBIF_SOC_TLB1_13;
typedef union MP_HUBIF_SOC_TLB1_14 regMP_HUBIF_SOC_TLB1_14;
typedef union MP_HUBIF_SOC_TLB1_15 regMP_HUBIF_SOC_TLB1_15;
typedef union MP_HUBIF_SOC_TLB1_16 regMP_HUBIF_SOC_TLB1_16;
typedef union MP_HUBIF_SOC_TLB1_17 regMP_HUBIF_SOC_TLB1_17;
typedef union MP_HUBIF_SOC_TLB1_18 regMP_HUBIF_SOC_TLB1_18;
typedef union MP_HUBIF_SOC_TLB1_19 regMP_HUBIF_SOC_TLB1_19;
typedef union MP_HUBIF_SOC_TLB1_20 regMP_HUBIF_SOC_TLB1_20;
typedef union MP_HUBIF_SOC_TLB1_21 regMP_HUBIF_SOC_TLB1_21;
typedef union MP_HUBIF_SOC_TLB1_22 regMP_HUBIF_SOC_TLB1_22;
typedef union MP_HUBIF_SOC_TLB1_23 regMP_HUBIF_SOC_TLB1_23;
typedef union MP_HUBIF_SOC_TLB1_24 regMP_HUBIF_SOC_TLB1_24;
typedef union MP_HUBIF_SOC_TLB1_25 regMP_HUBIF_SOC_TLB1_25;
typedef union MP_HUBIF_SOC_TLB1_26 regMP_HUBIF_SOC_TLB1_26;
typedef union MP_HUBIF_SOC_TLB1_27 regMP_HUBIF_SOC_TLB1_27;
typedef union MP_HUBIF_SOC_TLB1_28 regMP_HUBIF_SOC_TLB1_28;
typedef union MP_HUBIF_SOC_TLB1_29 regMP_HUBIF_SOC_TLB1_29;
typedef union MP_HUBIF_SOC_TLB1_30 regMP_HUBIF_SOC_TLB1_30;
typedef union MP_HUBIF_SOC_TLB1_31 regMP_HUBIF_SOC_TLB1_31;
typedef union MP_HUBIF_SOC_TLB1_32 regMP_HUBIF_SOC_TLB1_32;
typedef union MP_HUBIF_SOC_TLB1_33 regMP_HUBIF_SOC_TLB1_33;
typedef union MP_HUBIF_SOC_TLB1_34 regMP_HUBIF_SOC_TLB1_34;
typedef union MP_HUBIF_SOC_TLB1_35 regMP_HUBIF_SOC_TLB1_35;
typedef union MP_HUBIF_SOC_TLB1_36 regMP_HUBIF_SOC_TLB1_36;
typedef union MP_HUBIF_SOC_TLB1_37 regMP_HUBIF_SOC_TLB1_37;
typedef union MP_HUBIF_SOC_TLB1_38 regMP_HUBIF_SOC_TLB1_38;
typedef union MP_HUBIF_SOC_TLB1_39 regMP_HUBIF_SOC_TLB1_39;
typedef union MP_HUBIF_SOC_TLB1_40 regMP_HUBIF_SOC_TLB1_40;
typedef union MP_HUBIF_SOC_TLB1_41 regMP_HUBIF_SOC_TLB1_41;
typedef union MP_HUBIF_SOC_TLB1_42 regMP_HUBIF_SOC_TLB1_42;
typedef union MP_HUBIF_SOC_TLB1_43 regMP_HUBIF_SOC_TLB1_43;
typedef union MP_HUBIF_SOC_TLB1_44 regMP_HUBIF_SOC_TLB1_44;
typedef union MP_HUBIF_SOC_TLB1_45 regMP_HUBIF_SOC_TLB1_45;
typedef union MP_HUBIF_SOC_TLB1_46 regMP_HUBIF_SOC_TLB1_46;
typedef union MP_HUBIF_SOC_TLB1_47 regMP_HUBIF_SOC_TLB1_47;
typedef union MP_HUBIF_SOC_TLB1_48 regMP_HUBIF_SOC_TLB1_48;
typedef union MP_HUBIF_SOC_TLB1_49 regMP_HUBIF_SOC_TLB1_49;
typedef union MP_HUBIF_SOC_TLB1_50 regMP_HUBIF_SOC_TLB1_50;
typedef union MP_HUBIF_SOC_TLB1_51 regMP_HUBIF_SOC_TLB1_51;
typedef union MP_HUBIF_SOC_TLB1_52 regMP_HUBIF_SOC_TLB1_52;
typedef union MP_HUBIF_SOC_TLB1_53 regMP_HUBIF_SOC_TLB1_53;
typedef union MP_HUBIF_SOC_TLB1_54 regMP_HUBIF_SOC_TLB1_54;
typedef union MP_HUBIF_SOC_TLB1_55 regMP_HUBIF_SOC_TLB1_55;
typedef union MP_HUBIF_SOC_TLB1_56 regMP_HUBIF_SOC_TLB1_56;
typedef union MP_HUBIF_SOC_TLB1_57 regMP_HUBIF_SOC_TLB1_57;
typedef union MP_HUBIF_SOC_TLB1_58 regMP_HUBIF_SOC_TLB1_58;
typedef union MP_HUBIF_SOC_TLB1_59 regMP_HUBIF_SOC_TLB1_59;
typedef union MP_HUBIF_SOC_TLB1_60 regMP_HUBIF_SOC_TLB1_60;
typedef union MP_HUBIF_SOC_TLB1_61 regMP_HUBIF_SOC_TLB1_61;
typedef union MP_HUBIF_SOC_TLB1_62 regMP_HUBIF_SOC_TLB1_62;
typedef union MP_HUBIF_SOC_TLB2_1 regMP_HUBIF_SOC_TLB2_1;
typedef union MP_HUBIF_SOC_TLB2_2 regMP_HUBIF_SOC_TLB2_2;
typedef union MP_HUBIF_SOC_TLB2_3 regMP_HUBIF_SOC_TLB2_3;
typedef union MP_HUBIF_SOC_TLB2_4 regMP_HUBIF_SOC_TLB2_4;
typedef union MP_HUBIF_SOC_TLB2_5 regMP_HUBIF_SOC_TLB2_5;
typedef union MP_HUBIF_SOC_TLB2_6 regMP_HUBIF_SOC_TLB2_6;
typedef union MP_HUBIF_SOC_TLB2_7 regMP_HUBIF_SOC_TLB2_7;
typedef union MP_HUBIF_SOC_TLB2_8 regMP_HUBIF_SOC_TLB2_8;
typedef union MP_HUBIF_SOC_TLB2_9 regMP_HUBIF_SOC_TLB2_9;
typedef union MP_HUBIF_SOC_TLB2_10 regMP_HUBIF_SOC_TLB2_10;
typedef union MP_HUBIF_SOC_TLB2_11 regMP_HUBIF_SOC_TLB2_11;
typedef union MP_HUBIF_SOC_TLB2_12 regMP_HUBIF_SOC_TLB2_12;
typedef union MP_HUBIF_SOC_TLB2_13 regMP_HUBIF_SOC_TLB2_13;
typedef union MP_HUBIF_SOC_TLB2_14 regMP_HUBIF_SOC_TLB2_14;
typedef union MP_HUBIF_SOC_TLB2_15 regMP_HUBIF_SOC_TLB2_15;
typedef union MP_HUBIF_SOC_TLB2_16 regMP_HUBIF_SOC_TLB2_16;
typedef union MP_HUBIF_SOC_TLB2_17 regMP_HUBIF_SOC_TLB2_17;
typedef union MP_HUBIF_SOC_TLB2_18 regMP_HUBIF_SOC_TLB2_18;
typedef union MP_HUBIF_SOC_TLB2_19 regMP_HUBIF_SOC_TLB2_19;
typedef union MP_HUBIF_SOC_TLB2_20 regMP_HUBIF_SOC_TLB2_20;
typedef union MP_HUBIF_SOC_TLB2_21 regMP_HUBIF_SOC_TLB2_21;
typedef union MP_HUBIF_SOC_TLB2_22 regMP_HUBIF_SOC_TLB2_22;
typedef union MP_HUBIF_SOC_TLB2_23 regMP_HUBIF_SOC_TLB2_23;
typedef union MP_HUBIF_SOC_TLB2_24 regMP_HUBIF_SOC_TLB2_24;
typedef union MP_HUBIF_SOC_TLB2_25 regMP_HUBIF_SOC_TLB2_25;
typedef union MP_HUBIF_SOC_TLB2_26 regMP_HUBIF_SOC_TLB2_26;
typedef union MP_HUBIF_SOC_TLB2_27 regMP_HUBIF_SOC_TLB2_27;
typedef union MP_HUBIF_SOC_TLB2_28 regMP_HUBIF_SOC_TLB2_28;
typedef union MP_HUBIF_SOC_TLB2_29 regMP_HUBIF_SOC_TLB2_29;
typedef union MP_HUBIF_SOC_TLB2_30 regMP_HUBIF_SOC_TLB2_30;
typedef union MP_HUBIF_SOC_TLB2_31 regMP_HUBIF_SOC_TLB2_31;
typedef union MP_HUBIF_SOC_TLB2_32 regMP_HUBIF_SOC_TLB2_32;
typedef union MP_HUBIF_SOC_TLB2_33 regMP_HUBIF_SOC_TLB2_33;
typedef union MP_HUBIF_SOC_TLB2_34 regMP_HUBIF_SOC_TLB2_34;
typedef union MP_HUBIF_SOC_TLB2_35 regMP_HUBIF_SOC_TLB2_35;
typedef union MP_HUBIF_SOC_TLB2_36 regMP_HUBIF_SOC_TLB2_36;
typedef union MP_HUBIF_SOC_TLB2_37 regMP_HUBIF_SOC_TLB2_37;
typedef union MP_HUBIF_SOC_TLB2_38 regMP_HUBIF_SOC_TLB2_38;
typedef union MP_HUBIF_SOC_TLB2_39 regMP_HUBIF_SOC_TLB2_39;
typedef union MP_HUBIF_SOC_TLB2_40 regMP_HUBIF_SOC_TLB2_40;
typedef union MP_HUBIF_SOC_TLB2_41 regMP_HUBIF_SOC_TLB2_41;
typedef union MP_HUBIF_SOC_TLB2_42 regMP_HUBIF_SOC_TLB2_42;
typedef union MP_HUBIF_SOC_TLB2_43 regMP_HUBIF_SOC_TLB2_43;
typedef union MP_HUBIF_SOC_TLB2_44 regMP_HUBIF_SOC_TLB2_44;
typedef union MP_HUBIF_SOC_TLB2_45 regMP_HUBIF_SOC_TLB2_45;
typedef union MP_HUBIF_SOC_TLB2_46 regMP_HUBIF_SOC_TLB2_46;
typedef union MP_HUBIF_SOC_TLB2_47 regMP_HUBIF_SOC_TLB2_47;
typedef union MP_HUBIF_SOC_TLB2_48 regMP_HUBIF_SOC_TLB2_48;
typedef union MP_HUBIF_SOC_TLB2_49 regMP_HUBIF_SOC_TLB2_49;
typedef union MP_HUBIF_SOC_TLB2_50 regMP_HUBIF_SOC_TLB2_50;
typedef union MP_HUBIF_SOC_TLB2_51 regMP_HUBIF_SOC_TLB2_51;
typedef union MP_HUBIF_SOC_TLB2_52 regMP_HUBIF_SOC_TLB2_52;
typedef union MP_HUBIF_SOC_TLB2_53 regMP_HUBIF_SOC_TLB2_53;
typedef union MP_HUBIF_SOC_TLB2_54 regMP_HUBIF_SOC_TLB2_54;
typedef union MP_HUBIF_SOC_TLB2_55 regMP_HUBIF_SOC_TLB2_55;
typedef union MP_HUBIF_SOC_TLB2_56 regMP_HUBIF_SOC_TLB2_56;
typedef union MP_HUBIF_SOC_TLB2_57 regMP_HUBIF_SOC_TLB2_57;
typedef union MP_HUBIF_SOC_TLB2_58 regMP_HUBIF_SOC_TLB2_58;
typedef union MP_HUBIF_SOC_TLB2_59 regMP_HUBIF_SOC_TLB2_59;
typedef union MP_HUBIF_SOC_TLB2_60 regMP_HUBIF_SOC_TLB2_60;
typedef union MP_HUBIF_SOC_TLB2_61 regMP_HUBIF_SOC_TLB2_61;
typedef union MP_HUBIF_SOC_TLB2_62 regMP_HUBIF_SOC_TLB2_62;
typedef union MP_HUBIF_SOC_TLB3_1 regMP_HUBIF_SOC_TLB3_1;
typedef union MP_HUBIF_SOC_TLB3_2 regMP_HUBIF_SOC_TLB3_2;
typedef union MP_HUBIF_SOC_TLB3_3 regMP_HUBIF_SOC_TLB3_3;
typedef union MP_HUBIF_SOC_TLB3_4 regMP_HUBIF_SOC_TLB3_4;
typedef union MP_HUBIF_SOC_TLB3_5 regMP_HUBIF_SOC_TLB3_5;
typedef union MP_HUBIF_SOC_TLB3_6 regMP_HUBIF_SOC_TLB3_6;
typedef union MP_HUBIF_SOC_TLB3_7 regMP_HUBIF_SOC_TLB3_7;
typedef union MP_HUBIF_SOC_TLB3_8 regMP_HUBIF_SOC_TLB3_8;
typedef union MP_HUBIF_SOC_TLB3_9 regMP_HUBIF_SOC_TLB3_9;
typedef union MP_HUBIF_SOC_TLB3_10 regMP_HUBIF_SOC_TLB3_10;
typedef union MP_HUBIF_SOC_TLB3_11 regMP_HUBIF_SOC_TLB3_11;
typedef union MP_HUBIF_SOC_TLB3_12 regMP_HUBIF_SOC_TLB3_12;
typedef union MP_HUBIF_SOC_TLB3_13 regMP_HUBIF_SOC_TLB3_13;
typedef union MP_HUBIF_SOC_TLB3_14 regMP_HUBIF_SOC_TLB3_14;
typedef union MP_HUBIF_SOC_TLB3_15 regMP_HUBIF_SOC_TLB3_15;
typedef union MP_HUBIF_SOC_TLB3_16 regMP_HUBIF_SOC_TLB3_16;
typedef union MP_HUBIF_SOC_TLB3_17 regMP_HUBIF_SOC_TLB3_17;
typedef union MP_HUBIF_SOC_TLB3_18 regMP_HUBIF_SOC_TLB3_18;
typedef union MP_HUBIF_SOC_TLB3_19 regMP_HUBIF_SOC_TLB3_19;
typedef union MP_HUBIF_SOC_TLB3_20 regMP_HUBIF_SOC_TLB3_20;
typedef union MP_HUBIF_SOC_TLB3_21 regMP_HUBIF_SOC_TLB3_21;
typedef union MP_HUBIF_SOC_TLB3_22 regMP_HUBIF_SOC_TLB3_22;
typedef union MP_HUBIF_SOC_TLB3_23 regMP_HUBIF_SOC_TLB3_23;
typedef union MP_HUBIF_SOC_TLB3_24 regMP_HUBIF_SOC_TLB3_24;
typedef union MP_HUBIF_SOC_TLB3_25 regMP_HUBIF_SOC_TLB3_25;
typedef union MP_HUBIF_SOC_TLB3_26 regMP_HUBIF_SOC_TLB3_26;
typedef union MP_HUBIF_SOC_TLB3_27 regMP_HUBIF_SOC_TLB3_27;
typedef union MP_HUBIF_SOC_TLB3_28 regMP_HUBIF_SOC_TLB3_28;
typedef union MP_HUBIF_SOC_TLB3_29 regMP_HUBIF_SOC_TLB3_29;
typedef union MP_HUBIF_SOC_TLB3_30 regMP_HUBIF_SOC_TLB3_30;
typedef union MP_HUBIF_SOC_TLB3_31 regMP_HUBIF_SOC_TLB3_31;
typedef union MP_HUBIF_SOC_TLB3_32 regMP_HUBIF_SOC_TLB3_32;
typedef union MP_HUBIF_SOC_TLB3_33 regMP_HUBIF_SOC_TLB3_33;
typedef union MP_HUBIF_SOC_TLB3_34 regMP_HUBIF_SOC_TLB3_34;
typedef union MP_HUBIF_SOC_TLB3_35 regMP_HUBIF_SOC_TLB3_35;
typedef union MP_HUBIF_SOC_TLB3_36 regMP_HUBIF_SOC_TLB3_36;
typedef union MP_HUBIF_SOC_TLB3_37 regMP_HUBIF_SOC_TLB3_37;
typedef union MP_HUBIF_SOC_TLB3_38 regMP_HUBIF_SOC_TLB3_38;
typedef union MP_HUBIF_SOC_TLB3_39 regMP_HUBIF_SOC_TLB3_39;
typedef union MP_HUBIF_SOC_TLB3_40 regMP_HUBIF_SOC_TLB3_40;
typedef union MP_HUBIF_SOC_TLB3_41 regMP_HUBIF_SOC_TLB3_41;
typedef union MP_HUBIF_SOC_TLB3_42 regMP_HUBIF_SOC_TLB3_42;
typedef union MP_HUBIF_SOC_TLB3_43 regMP_HUBIF_SOC_TLB3_43;
typedef union MP_HUBIF_SOC_TLB3_44 regMP_HUBIF_SOC_TLB3_44;
typedef union MP_HUBIF_SOC_TLB3_45 regMP_HUBIF_SOC_TLB3_45;
typedef union MP_HUBIF_SOC_TLB3_46 regMP_HUBIF_SOC_TLB3_46;
typedef union MP_HUBIF_SOC_TLB3_47 regMP_HUBIF_SOC_TLB3_47;
typedef union MP_HUBIF_SOC_TLB3_48 regMP_HUBIF_SOC_TLB3_48;
typedef union MP_HUBIF_SOC_TLB3_49 regMP_HUBIF_SOC_TLB3_49;
typedef union MP_HUBIF_SOC_TLB3_50 regMP_HUBIF_SOC_TLB3_50;
typedef union MP_HUBIF_SOC_TLB3_51 regMP_HUBIF_SOC_TLB3_51;
typedef union MP_HUBIF_SOC_TLB3_52 regMP_HUBIF_SOC_TLB3_52;
typedef union MP_HUBIF_SOC_TLB3_53 regMP_HUBIF_SOC_TLB3_53;
typedef union MP_HUBIF_SOC_TLB3_54 regMP_HUBIF_SOC_TLB3_54;
typedef union MP_HUBIF_SOC_TLB3_55 regMP_HUBIF_SOC_TLB3_55;
typedef union MP_HUBIF_SOC_TLB3_56 regMP_HUBIF_SOC_TLB3_56;
typedef union MP_HUBIF_SOC_TLB3_57 regMP_HUBIF_SOC_TLB3_57;
typedef union MP_HUBIF_SOC_TLB3_58 regMP_HUBIF_SOC_TLB3_58;
typedef union MP_HUBIF_SOC_TLB3_59 regMP_HUBIF_SOC_TLB3_59;
typedef union MP_HUBIF_SOC_TLB3_60 regMP_HUBIF_SOC_TLB3_60;
typedef union MP_HUBIF_SOC_TLB3_61 regMP_HUBIF_SOC_TLB3_61;
typedef union MP_HUBIF_SOC_TLB3_62 regMP_HUBIF_SOC_TLB3_62;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_1 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_1;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_2 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_2;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_3 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_3;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_4 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_4;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_5 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_5;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_6 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_6;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_7 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_7;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_8 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_8;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_9 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_9;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_10 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_10;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_11 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_11;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_12 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_12;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_13 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_13;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_14 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_14;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_15 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_15;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_16 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_16;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_17 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_17;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_18 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_18;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_19 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_19;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_20 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_20;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_21 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_21;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_22 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_22;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_23 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_23;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_24 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_24;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_25 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_25;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_26 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_26;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_27 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_27;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_28 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_28;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_29 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_29;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_30 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_30;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_31 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_31;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_32 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_32;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_33 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_33;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_34 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_34;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_35 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_35;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_36 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_36;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_37 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_37;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_38 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_38;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_39 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_39;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_40 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_40;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_41 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_41;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_42 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_42;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_43 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_43;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_44 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_44;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_45 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_45;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_46 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_46;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_47 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_47;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_48 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_48;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_49 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_49;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_50 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_50;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_51 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_51;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_52 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_52;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_53 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_53;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_54 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_54;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_55 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_55;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_56 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_56;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_57 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_57;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_58 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_58;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_59 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_59;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_60 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_60;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_61 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_61;
typedef union MP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_62 regMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_62;
typedef union MP_HUBIF_TLB_ATTRIBUTE_1 regMP_HUBIF_TLB_ATTRIBUTE_1;
typedef union MP_HUBIF_TLB_ATTRIBUTE_2 regMP_HUBIF_TLB_ATTRIBUTE_2;
typedef union MP_HUBIF_TLB_ATTRIBUTE_3 regMP_HUBIF_TLB_ATTRIBUTE_3;
typedef union MP_HUBIF_TLB_ATTRIBUTE_4 regMP_HUBIF_TLB_ATTRIBUTE_4;
typedef union MP_HUBIF_TLB_ATTRIBUTE_5 regMP_HUBIF_TLB_ATTRIBUTE_5;
typedef union MP_HUBIF_TLB_ATTRIBUTE_6 regMP_HUBIF_TLB_ATTRIBUTE_6;
typedef union MP_HUBIF_TLB_ATTRIBUTE_7 regMP_HUBIF_TLB_ATTRIBUTE_7;
typedef union MP_HUBIF_TLB_ATTRIBUTE_8 regMP_HUBIF_TLB_ATTRIBUTE_8;
typedef union MP_HUBIF_TLB_ATTRIBUTE_9 regMP_HUBIF_TLB_ATTRIBUTE_9;
typedef union MP_HUBIF_TLB_ATTRIBUTE_10 regMP_HUBIF_TLB_ATTRIBUTE_10;
typedef union MP_HUBIF_TLB_ATTRIBUTE_11 regMP_HUBIF_TLB_ATTRIBUTE_11;
typedef union MP_HUBIF_TLB_ATTRIBUTE_12 regMP_HUBIF_TLB_ATTRIBUTE_12;
typedef union MP_HUBIF_TLB_ATTRIBUTE_13 regMP_HUBIF_TLB_ATTRIBUTE_13;
typedef union MP_HUBIF_TLB_ATTRIBUTE_14 regMP_HUBIF_TLB_ATTRIBUTE_14;
typedef union MP_HUBIF_TLB_ATTRIBUTE_15 regMP_HUBIF_TLB_ATTRIBUTE_15;
typedef union MP_HUBIF_TLB_ATTRIBUTE_16 regMP_HUBIF_TLB_ATTRIBUTE_16;
typedef union MP_HUBIF_TLB_ATTRIBUTE_17 regMP_HUBIF_TLB_ATTRIBUTE_17;
typedef union MP_HUBIF_TLB_ATTRIBUTE_18 regMP_HUBIF_TLB_ATTRIBUTE_18;
typedef union MP_HUBIF_TLB_ATTRIBUTE_19 regMP_HUBIF_TLB_ATTRIBUTE_19;
typedef union MP_HUBIF_TLB_ATTRIBUTE_20 regMP_HUBIF_TLB_ATTRIBUTE_20;
typedef union MP_HUBIF_TLB_ATTRIBUTE_21 regMP_HUBIF_TLB_ATTRIBUTE_21;
typedef union MP_HUBIF_TLB_ATTRIBUTE_22 regMP_HUBIF_TLB_ATTRIBUTE_22;
typedef union MP_HUBIF_TLB_ATTRIBUTE_23 regMP_HUBIF_TLB_ATTRIBUTE_23;
typedef union MP_HUBIF_TLB_ATTRIBUTE_24 regMP_HUBIF_TLB_ATTRIBUTE_24;
typedef union MP_HUBIF_TLB_ATTRIBUTE_25 regMP_HUBIF_TLB_ATTRIBUTE_25;
typedef union MP_HUBIF_TLB_ATTRIBUTE_26 regMP_HUBIF_TLB_ATTRIBUTE_26;
typedef union MP_HUBIF_TLB_ATTRIBUTE_27 regMP_HUBIF_TLB_ATTRIBUTE_27;
typedef union MP_HUBIF_TLB_ATTRIBUTE_28 regMP_HUBIF_TLB_ATTRIBUTE_28;
typedef union MP_HUBIF_TLB_ATTRIBUTE_29 regMP_HUBIF_TLB_ATTRIBUTE_29;
typedef union MP_HUBIF_TLB_ATTRIBUTE_30 regMP_HUBIF_TLB_ATTRIBUTE_30;
typedef union MP_HUBIF_TLB_ATTRIBUTE_31 regMP_HUBIF_TLB_ATTRIBUTE_31;
typedef union MP_HUBIF_TLB_ATTRIBUTE_32 regMP_HUBIF_TLB_ATTRIBUTE_32;
typedef union MP_HUBIF_TLB_ATTRIBUTE_33 regMP_HUBIF_TLB_ATTRIBUTE_33;
typedef union MP_HUBIF_TLB_ATTRIBUTE_34 regMP_HUBIF_TLB_ATTRIBUTE_34;
typedef union MP_HUBIF_TLB_ATTRIBUTE_35 regMP_HUBIF_TLB_ATTRIBUTE_35;
typedef union MP_HUBIF_TLB_ATTRIBUTE_36 regMP_HUBIF_TLB_ATTRIBUTE_36;
typedef union MP_HUBIF_TLB_ATTRIBUTE_37 regMP_HUBIF_TLB_ATTRIBUTE_37;
typedef union MP_HUBIF_TLB_ATTRIBUTE_38 regMP_HUBIF_TLB_ATTRIBUTE_38;
typedef union MP_HUBIF_TLB_ATTRIBUTE_39 regMP_HUBIF_TLB_ATTRIBUTE_39;
typedef union MP_HUBIF_TLB_ATTRIBUTE_40 regMP_HUBIF_TLB_ATTRIBUTE_40;
typedef union MP_HUBIF_TLB_ATTRIBUTE_41 regMP_HUBIF_TLB_ATTRIBUTE_41;
typedef union MP_HUBIF_TLB_ATTRIBUTE_42 regMP_HUBIF_TLB_ATTRIBUTE_42;
typedef union MP_HUBIF_TLB_ATTRIBUTE_43 regMP_HUBIF_TLB_ATTRIBUTE_43;
typedef union MP_HUBIF_TLB_ATTRIBUTE_44 regMP_HUBIF_TLB_ATTRIBUTE_44;
typedef union MP_HUBIF_TLB_ATTRIBUTE_45 regMP_HUBIF_TLB_ATTRIBUTE_45;
typedef union MP_HUBIF_TLB_ATTRIBUTE_46 regMP_HUBIF_TLB_ATTRIBUTE_46;
typedef union MP_HUBIF_TLB_ATTRIBUTE_47 regMP_HUBIF_TLB_ATTRIBUTE_47;
typedef union MP_HUBIF_TLB_ATTRIBUTE_48 regMP_HUBIF_TLB_ATTRIBUTE_48;
typedef union MP_HUBIF_TLB_ATTRIBUTE_49 regMP_HUBIF_TLB_ATTRIBUTE_49;
typedef union MP_HUBIF_TLB_ATTRIBUTE_50 regMP_HUBIF_TLB_ATTRIBUTE_50;
typedef union MP_HUBIF_TLB_ATTRIBUTE_51 regMP_HUBIF_TLB_ATTRIBUTE_51;
typedef union MP_HUBIF_TLB_ATTRIBUTE_52 regMP_HUBIF_TLB_ATTRIBUTE_52;
typedef union MP_HUBIF_TLB_ATTRIBUTE_53 regMP_HUBIF_TLB_ATTRIBUTE_53;
typedef union MP_HUBIF_TLB_ATTRIBUTE_54 regMP_HUBIF_TLB_ATTRIBUTE_54;
typedef union MP_HUBIF_TLB_ATTRIBUTE_55 regMP_HUBIF_TLB_ATTRIBUTE_55;
typedef union MP_HUBIF_TLB_ATTRIBUTE_56 regMP_HUBIF_TLB_ATTRIBUTE_56;
typedef union MP_HUBIF_TLB_ATTRIBUTE_57 regMP_HUBIF_TLB_ATTRIBUTE_57;
typedef union MP_HUBIF_TLB_ATTRIBUTE_58 regMP_HUBIF_TLB_ATTRIBUTE_58;
typedef union MP_HUBIF_TLB_ATTRIBUTE_59 regMP_HUBIF_TLB_ATTRIBUTE_59;
typedef union MP_HUBIF_TLB_ATTRIBUTE_60 regMP_HUBIF_TLB_ATTRIBUTE_60;
typedef union MP_HUBIF_TLB_ATTRIBUTE_61 regMP_HUBIF_TLB_ATTRIBUTE_61;
typedef union MP_HUBIF_TLB_ATTRIBUTE_62 regMP_HUBIF_TLB_ATTRIBUTE_62;
typedef union MP_HUBIF_INT_STATUS regMP_HUBIF_INT_STATUS;
typedef union MP_HUBIF_WR_INT_ADDR regMP_HUBIF_WR_INT_ADDR;
typedef union MP_HUBIF_WR_INT_OTHER regMP_HUBIF_WR_INT_OTHER;
typedef union MP_HUBIF_RD_INT_ADDR regMP_HUBIF_RD_INT_ADDR;
typedef union MP_HUBIF_RD_INT_OTHER regMP_HUBIF_RD_INT_OTHER;
typedef union MP_HUBIF_REG_INT_ADDR regMP_HUBIF_REG_INT_ADDR;
typedef union MP_HUBIF_REG_INT_OTHER regMP_HUBIF_REG_INT_OTHER;
typedef union MP_HUBIF_AXCACHE_CFG regMP_HUBIF_AXCACHE_CFG;
typedef union MP_HUBIF_DS_OVERRIDE regMP_HUBIF_DS_OVERRIDE;
typedef union MP_HUBIF_OUTSTANDING regMP_HUBIF_OUTSTANDING;
typedef union HUBIF_NB_AX_ADDR_LO regHUBIF_NB_AX_ADDR_LO;
typedef union HUBIF_NB_AX_MISC regHUBIF_NB_AX_MISC;
typedef union HUBIF_NB_AX_MISC_2 regHUBIF_NB_AX_MISC_2;
typedef union HUBIF_NB_WSTRB0 regHUBIF_NB_WSTRB0;
typedef union HUBIF_NB_WSTRB1 regHUBIF_NB_WSTRB1;
typedef union HUBIF_NB_WDATA0 regHUBIF_NB_WDATA0;
typedef union HUBIF_NB_WDATA1 regHUBIF_NB_WDATA1;
typedef union HUBIF_NB_WDATA2 regHUBIF_NB_WDATA2;
typedef union HUBIF_NB_WDATA3 regHUBIF_NB_WDATA3;
typedef union HUBIF_NB_WDATA4 regHUBIF_NB_WDATA4;
typedef union HUBIF_NB_WDATA5 regHUBIF_NB_WDATA5;
typedef union HUBIF_NB_WDATA6 regHUBIF_NB_WDATA6;
typedef union HUBIF_NB_WDATA7 regHUBIF_NB_WDATA7;
typedef union HUBIF_NB_WDATA8 regHUBIF_NB_WDATA8;
typedef union HUBIF_NB_WDATA9 regHUBIF_NB_WDATA9;
typedef union HUBIF_NB_WDATA10 regHUBIF_NB_WDATA10;
typedef union HUBIF_NB_WDATA11 regHUBIF_NB_WDATA11;
typedef union HUBIF_NB_WDATA12 regHUBIF_NB_WDATA12;
typedef union HUBIF_NB_WDATA13 regHUBIF_NB_WDATA13;
typedef union HUBIF_NB_WDATA14 regHUBIF_NB_WDATA14;
typedef union HUBIF_NB_WDATA15 regHUBIF_NB_WDATA15;
typedef union HUBIF_NB_RDATA0 regHUBIF_NB_RDATA0;
typedef union HUBIF_NB_RDATA1 regHUBIF_NB_RDATA1;
typedef union HUBIF_NB_RDATA2 regHUBIF_NB_RDATA2;
typedef union HUBIF_NB_RDATA3 regHUBIF_NB_RDATA3;
typedef union HUBIF_NB_RDATA4 regHUBIF_NB_RDATA4;
typedef union HUBIF_NB_RDATA5 regHUBIF_NB_RDATA5;
typedef union HUBIF_NB_RDATA6 regHUBIF_NB_RDATA6;
typedef union HUBIF_NB_RDATA7 regHUBIF_NB_RDATA7;
typedef union HUBIF_NB_RDATA8 regHUBIF_NB_RDATA8;
typedef union HUBIF_NB_RDATA9 regHUBIF_NB_RDATA9;
typedef union HUBIF_NB_RDATA10 regHUBIF_NB_RDATA10;
typedef union HUBIF_NB_RDATA11 regHUBIF_NB_RDATA11;
typedef union HUBIF_NB_RDATA12 regHUBIF_NB_RDATA12;
typedef union HUBIF_NB_RDATA13 regHUBIF_NB_RDATA13;
typedef union HUBIF_NB_RDATA14 regHUBIF_NB_RDATA14;
typedef union HUBIF_NB_RDATA15 regHUBIF_NB_RDATA15;
typedef union HUBIF_NB_AXI_RESP regHUBIF_NB_AXI_RESP;
typedef union HUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS regHUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS;
typedef union HUBIF_ACC_VIOLATION_LOG_ADDR regHUBIF_ACC_VIOLATION_LOG_ADDR;
typedef union SMNIF_TLB_0 regSMNIF_TLB_0;
typedef union SMNIF_TLB_1 regSMNIF_TLB_1;
typedef union SMNIF_TLB_2 regSMNIF_TLB_2;
typedef union SMNIF_TLB_3 regSMNIF_TLB_3;
typedef union SMNIF_TLB_4 regSMNIF_TLB_4;
typedef union SMNIF_TLB_5 regSMNIF_TLB_5;
typedef union SMNIF_TLB_6 regSMNIF_TLB_6;
typedef union SMNIF_TLB_7 regSMNIF_TLB_7;
typedef union SMNIF_TLB_8 regSMNIF_TLB_8;
typedef union SMNIF_TLB_9 regSMNIF_TLB_9;
typedef union SMNIF_TLB_10 regSMNIF_TLB_10;
typedef union SMNIF_TLB_11 regSMNIF_TLB_11;
typedef union SMNIF_TLB_12 regSMNIF_TLB_12;
typedef union SMNIF_TLB_13 regSMNIF_TLB_13;
typedef union SMNIF_TLB_14 regSMNIF_TLB_14;
typedef union SMNIF_TLB_15 regSMNIF_TLB_15;
typedef union SMNIF_TLV0 regSMNIF_TLV0;
typedef union SMNIF_TLV1 regSMNIF_TLV1;
typedef union SMNIF_TLV2 regSMNIF_TLV2;
typedef union SMNIF_TLV3 regSMNIF_TLV3;
typedef union SMNIF_TLB_QOS regSMNIF_TLB_QOS;
typedef union SMNIF_ACC_VIOLATION_LOG_ADDR regSMNIF_ACC_VIOLATION_LOG_ADDR;
typedef union SMNIF_ACC_VIOLATION_LOG_STATUS regSMNIF_ACC_VIOLATION_LOG_STATUS;
typedef union SMNIF_LPBK_WR_VIOL_ADDR regSMNIF_LPBK_WR_VIOL_ADDR;
typedef union SMNIF_LPBK_WR_VIOL_STATUS regSMNIF_LPBK_WR_VIOL_STATUS;
typedef union SMNIF_LPBK_RD_VIOL_ADDR regSMNIF_LPBK_RD_VIOL_ADDR;
typedef union SMNIF_LPBK_RD_VIOL_STATUS regSMNIF_LPBK_RD_VIOL_STATUS;
typedef union SMNIF_MISC_CTRL regSMNIF_MISC_CTRL;
typedef union SMNIF_REQ_CNT regSMNIF_REQ_CNT;
typedef union SMNIF_SCRATCH0 regSMNIF_SCRATCH0;
typedef union SMNIF_SCRATCH1 regSMNIF_SCRATCH1;
typedef union SMNIF_SCRATCH2 regSMNIF_SCRATCH2;
typedef union SMNIF_SCRATCH3 regSMNIF_SCRATCH3;
typedef union SMNIF_SECURE_CTRL regSMNIF_SECURE_CTRL;
typedef union SMNIF_TLVMASK_SECURE regSMNIF_TLVMASK_SECURE;
typedef union SMNIF_TLVMASK_NONSECURE regSMNIF_TLVMASK_NONSECURE;
typedef union SMNIF_TLR_0 regSMNIF_TLR_0;
typedef union SMNIF_TLR_ADDR_0 regSMNIF_TLR_ADDR_0;
typedef union SMNIF_TLR_1 regSMNIF_TLR_1;
typedef union SMNIF_TLR_ADDR_1 regSMNIF_TLR_ADDR_1;
typedef union SMNIF_TLR_2 regSMNIF_TLR_2;
typedef union SMNIF_TLR_ADDR_2 regSMNIF_TLR_ADDR_2;
typedef union SMNIF_TLR_3 regSMNIF_TLR_3;
typedef union SMNIF_TLR_ADDR_3 regSMNIF_TLR_ADDR_3;
typedef union SMNIF_TLR_4 regSMNIF_TLR_4;
typedef union SMNIF_TLR_ADDR_4 regSMNIF_TLR_ADDR_4;
typedef union SMNIF_TLR_5 regSMNIF_TLR_5;
typedef union SMNIF_TLR_ADDR_5 regSMNIF_TLR_ADDR_5;
typedef union SMNIF_TLR_6 regSMNIF_TLR_6;
typedef union SMNIF_TLR_ADDR_6 regSMNIF_TLR_ADDR_6;
typedef union SMNIF_TLR_7 regSMNIF_TLR_7;
typedef union SMNIF_TLR_ADDR_7 regSMNIF_TLR_ADDR_7;
typedef union SMNIF_TLR_8 regSMNIF_TLR_8;
typedef union SMNIF_TLR_ADDR_8 regSMNIF_TLR_ADDR_8;
typedef union SMNIF_TLR_9 regSMNIF_TLR_9;
typedef union SMNIF_TLR_ADDR_9 regSMNIF_TLR_ADDR_9;
typedef union SMNIF_TLR_10 regSMNIF_TLR_10;
typedef union SMNIF_TLR_ADDR_10 regSMNIF_TLR_ADDR_10;
typedef union SMNIF_TLR_11 regSMNIF_TLR_11;
typedef union SMNIF_TLR_ADDR_11 regSMNIF_TLR_ADDR_11;
typedef union SMNIF_TLR_12 regSMNIF_TLR_12;
typedef union SMNIF_TLR_ADDR_12 regSMNIF_TLR_ADDR_12;
typedef union SMNIF_TLR_13 regSMNIF_TLR_13;
typedef union SMNIF_TLR_ADDR_13 regSMNIF_TLR_ADDR_13;
typedef union SMNIF_TLR_14 regSMNIF_TLR_14;
typedef union SMNIF_TLR_ADDR_14 regSMNIF_TLR_ADDR_14;
typedef union SMNIF_TLR_15 regSMNIF_TLR_15;
typedef union SMNIF_TLR_ADDR_15 regSMNIF_TLR_ADDR_15;
typedef union MP_ROM_ACC_VIOLATION_LOG_ADDR regMP_ROM_ACC_VIOLATION_LOG_ADDR;
typedef union MP_ROM_ACC_VIOLATION_LOG_STATUS regMP_ROM_ACC_VIOLATION_LOG_STATUS;
typedef union MP_ROM_MISC_CNTL regMP_ROM_MISC_CNTL;
typedef union MP_ROM_SCRATCH_0 regMP_ROM_SCRATCH_0;
typedef union MP_ROM_SCRATCH_1 regMP_ROM_SCRATCH_1;
typedef union MP_ROM_SCRATCH_2 regMP_ROM_SCRATCH_2;
typedef union MP_ROM_SCRATCH_3 regMP_ROM_SCRATCH_3;
typedef union DMAC_ACC_VIOLATION_LOG_ADDR regDMAC_ACC_VIOLATION_LOG_ADDR;
typedef union DMAC_ACC_VIOLATION_LOG_STATUS regDMAC_ACC_VIOLATION_LOG_STATUS;
typedef union DMAC_MISC_CTRL regDMAC_MISC_CTRL;
typedef union SMUSVI0_PLANE1_LOAD regSMUSVI0_PLANE1_LOAD;
typedef union SMUSVI0_PLANE0_LOAD regSMUSVI0_PLANE0_LOAD;
typedef union SMUSVI0_TFN regSMUSVI0_TFN;
typedef union SMUSVI0_TEL_PLANE1 regSMUSVI0_TEL_PLANE1;
typedef union SMUSVI0_TEL_PLANE0 regSMUSVI0_TEL_PLANE0;
typedef union SMUSVI1_TEL_PLANE0 regSMUSVI1_TEL_PLANE0;
typedef union SMUSVI1_PLANE0_LOAD regSMUSVI1_PLANE0_LOAD;
typedef union SMUSVI1_TFN regSMUSVI1_TFN;
typedef union SMUSVI1_PLANE0_PSI0 regSMUSVI1_PLANE0_PSI0;
typedef union SMUSVI0_MISC_VID_STATUS regSMUSVI0_MISC_VID_STATUS;
typedef union SMUSVI0_PWR_CTL_MISC regSMUSVI0_PWR_CTL_MISC;
typedef union SMUSVI0_PLANE_VIDCHG regSMUSVI0_PLANE_VIDCHG;
typedef union SMUSVI1_PLANE_VIDCHG regSMUSVI1_PLANE_VIDCHG;
typedef union SMUSVI_WARMRESET_TARGET_VID regSMUSVI_WARMRESET_TARGET_VID;
typedef union SMUSVI_WARMRESET_SEL regSMUSVI_WARMRESET_SEL;
typedef union SMUSVI0_PLANE0_VIDCHGBUSY regSMUSVI0_PLANE0_VIDCHGBUSY;
typedef union SMUSVI0_PLANE1_VIDCHGBUSY regSMUSVI0_PLANE1_VIDCHGBUSY;
typedef union SMUSVI1_PLANE0_VIDCHGBUSY regSMUSVI1_PLANE0_VIDCHGBUSY;
typedef union SMUSVI1_PLANE1_VIDCHGBUSY regSMUSVI1_PLANE1_VIDCHGBUSY;
typedef union SMUSVI0_PLANE0_CURRENTVID regSMUSVI0_PLANE0_CURRENTVID;
typedef union SMUSVI1_PLANE0_CURRENTVID regSMUSVI1_PLANE0_CURRENTVID;
typedef union SMUSVI0_PLANE1_CURRENTVID regSMUSVI0_PLANE1_CURRENTVID;
typedef union SMUSVI_ALL_CPU_IN_CC6 regSMUSVI_ALL_CPU_IN_CC6;
typedef union SMUSVI_BOOTVID regSMUSVI_BOOTVID;
typedef union SMUSVI_STARTUP_VID_COMPLETE regSMUSVI_STARTUP_VID_COMPLETE;
typedef union SMUSVI_WARM_RESET regSMUSVI_WARM_RESET;
typedef union SMUSVI_SVC0 regSMUSVI_SVC0;
typedef union SMUSVI_SVD0 regSMUSVI_SVD0;
typedef union SMUSVI_SVT0 regSMUSVI_SVT0;
typedef union SMUSVI_PLANE_USAGE regSMUSVI_PLANE_USAGE;
typedef union SMUIO_MCM_CONFIG regSMUIO_MCM_CONFIG;
typedef union SMUSVI_STARTUP_VID_EN regSMUSVI_STARTUP_VID_EN;
typedef union SMUSVI_STARTUP_VID_TRIGGER regSMUSVI_STARTUP_VID_TRIGGER;
typedef union SMUIO_RESET_SEL regSMUIO_RESET_SEL;
typedef union SMUIO_MP_RESET_INTR regSMUIO_MP_RESET_INTR;
typedef union SMUIO_RESET_DELAY regSMUIO_RESET_DELAY;
typedef union ROM_CNTL regROM_CNTL;
typedef union PAGE_MIRROR_CNTL regPAGE_MIRROR_CNTL;
typedef union ROM_STATUS regROM_STATUS;
typedef union CGTT_ROM_CLK_CTRL0 regCGTT_ROM_CLK_CTRL0;
typedef union ROM_INDEX regROM_INDEX;
typedef union ROM_DATA regROM_DATA;
typedef union ROM_START regROM_START;
typedef union ROM_SW_CNTL regROM_SW_CNTL;
typedef union ROM_SW_STATUS regROM_SW_STATUS;
typedef union ROM_SW_COMMAND regROM_SW_COMMAND;
typedef union ROM_SW_DATA_1 regROM_SW_DATA_1;
typedef union ROM_SW_DATA_2 regROM_SW_DATA_2;
typedef union ROM_SW_DATA_3 regROM_SW_DATA_3;
typedef union ROM_SW_DATA_4 regROM_SW_DATA_4;
typedef union ROM_SW_DATA_5 regROM_SW_DATA_5;
typedef union ROM_SW_DATA_6 regROM_SW_DATA_6;
typedef union ROM_SW_DATA_7 regROM_SW_DATA_7;
typedef union ROM_SW_DATA_8 regROM_SW_DATA_8;
typedef union ROM_SW_DATA_9 regROM_SW_DATA_9;
typedef union ROM_SW_DATA_10 regROM_SW_DATA_10;
typedef union ROM_SW_DATA_11 regROM_SW_DATA_11;
typedef union ROM_SW_DATA_12 regROM_SW_DATA_12;
typedef union ROM_SW_DATA_13 regROM_SW_DATA_13;
typedef union ROM_SW_DATA_14 regROM_SW_DATA_14;
typedef union ROM_SW_DATA_15 regROM_SW_DATA_15;
typedef union ROM_SW_DATA_16 regROM_SW_DATA_16;
typedef union ROM_SW_DATA_17 regROM_SW_DATA_17;
typedef union ROM_SW_DATA_18 regROM_SW_DATA_18;
typedef union ROM_SW_DATA_19 regROM_SW_DATA_19;
typedef union ROM_SW_DATA_20 regROM_SW_DATA_20;
typedef union ROM_SW_DATA_21 regROM_SW_DATA_21;
typedef union ROM_SW_DATA_22 regROM_SW_DATA_22;
typedef union ROM_SW_DATA_23 regROM_SW_DATA_23;
typedef union ROM_SW_DATA_24 regROM_SW_DATA_24;
typedef union ROM_SW_DATA_25 regROM_SW_DATA_25;
typedef union ROM_SW_DATA_26 regROM_SW_DATA_26;
typedef union ROM_SW_DATA_27 regROM_SW_DATA_27;
typedef union ROM_SW_DATA_28 regROM_SW_DATA_28;
typedef union ROM_SW_DATA_29 regROM_SW_DATA_29;
typedef union ROM_SW_DATA_30 regROM_SW_DATA_30;
typedef union ROM_SW_DATA_31 regROM_SW_DATA_31;
typedef union ROM_SW_DATA_32 regROM_SW_DATA_32;
typedef union ROM_SW_DATA_33 regROM_SW_DATA_33;
typedef union ROM_SW_DATA_34 regROM_SW_DATA_34;
typedef union ROM_SW_DATA_35 regROM_SW_DATA_35;
typedef union ROM_SW_DATA_36 regROM_SW_DATA_36;
typedef union ROM_SW_DATA_37 regROM_SW_DATA_37;
typedef union ROM_SW_DATA_38 regROM_SW_DATA_38;
typedef union ROM_SW_DATA_39 regROM_SW_DATA_39;
typedef union ROM_SW_DATA_40 regROM_SW_DATA_40;
typedef union ROM_SW_DATA_41 regROM_SW_DATA_41;
typedef union ROM_SW_DATA_42 regROM_SW_DATA_42;
typedef union ROM_SW_DATA_43 regROM_SW_DATA_43;
typedef union ROM_SW_DATA_44 regROM_SW_DATA_44;
typedef union ROM_SW_DATA_45 regROM_SW_DATA_45;
typedef union ROM_SW_DATA_46 regROM_SW_DATA_46;
typedef union ROM_SW_DATA_47 regROM_SW_DATA_47;
typedef union ROM_SW_DATA_48 regROM_SW_DATA_48;
typedef union ROM_SW_DATA_49 regROM_SW_DATA_49;
typedef union ROM_SW_DATA_50 regROM_SW_DATA_50;
typedef union ROM_SW_DATA_51 regROM_SW_DATA_51;
typedef union ROM_SW_DATA_52 regROM_SW_DATA_52;
typedef union ROM_SW_DATA_53 regROM_SW_DATA_53;
typedef union ROM_SW_DATA_54 regROM_SW_DATA_54;
typedef union ROM_SW_DATA_55 regROM_SW_DATA_55;
typedef union ROM_SW_DATA_56 regROM_SW_DATA_56;
typedef union ROM_SW_DATA_57 regROM_SW_DATA_57;
typedef union ROM_SW_DATA_58 regROM_SW_DATA_58;
typedef union ROM_SW_DATA_59 regROM_SW_DATA_59;
typedef union ROM_SW_DATA_60 regROM_SW_DATA_60;
typedef union ROM_SW_DATA_61 regROM_SW_DATA_61;
typedef union ROM_SW_DATA_62 regROM_SW_DATA_62;
typedef union ROM_SW_DATA_63 regROM_SW_DATA_63;
typedef union ROM_SW_DATA_64 regROM_SW_DATA_64;
typedef union SMU_GPIOPAD_SW_INT_STAT regSMU_GPIOPAD_SW_INT_STAT;
typedef union SMU_GPIOPAD_MASK regSMU_GPIOPAD_MASK;
typedef union SMU_GPIOPAD_A regSMU_GPIOPAD_A;
typedef union SMU_GPIOPAD_TXIMPSEL regSMU_GPIOPAD_TXIMPSEL;
typedef union SMU_GPIOPAD_EN regSMU_GPIOPAD_EN;
typedef union SMU_GPIOPAD_Y regSMU_GPIOPAD_Y;
typedef union SMU_GPIOPAD_RXEN regSMU_GPIOPAD_RXEN;
typedef union SMU_GPIOPAD_RCVR_SEL0 regSMU_GPIOPAD_RCVR_SEL0;
typedef union SMU_GPIOPAD_RCVR_SEL1 regSMU_GPIOPAD_RCVR_SEL1;
typedef union SMU_GPIOPAD_PU_EN regSMU_GPIOPAD_PU_EN;
typedef union SMU_GPIOPAD_PD_EN regSMU_GPIOPAD_PD_EN;
typedef union SMU_GPIOPAD_PINSTRAPS regSMU_GPIOPAD_PINSTRAPS;
typedef union SMU_GPIOPAD_INT_STAT_EN regSMU_GPIOPAD_INT_STAT_EN;
typedef union SMU_GPIOPAD_INT_STAT regSMU_GPIOPAD_INT_STAT;
typedef union SMU_GPIOPAD_INT_STAT_AK regSMU_GPIOPAD_INT_STAT_AK;
typedef union SMU_GPIOPAD_INT_EN regSMU_GPIOPAD_INT_EN;
typedef union SMU_GPIOPAD_INT_TYPE regSMU_GPIOPAD_INT_TYPE;
typedef union SMU_GPIOPAD_INT_POLARITY regSMU_GPIOPAD_INT_POLARITY;
typedef union ROM_CC_BIF_PINSTRAP regROM_CC_BIF_PINSTRAP;
typedef union IO_SMUIO_PINSTRAP regIO_SMUIO_PINSTRAP;
typedef union SMUIO_PCC_CONTROL regSMUIO_PCC_CONTROL;
typedef union SMUIO_PCC_GPIO_SELECT regSMUIO_PCC_GPIO_SELECT;
typedef union SMUIO_GPIO_INT_SELECT regSMUIO_GPIO_INT_SELECT;
typedef union SMIO_INDEX regSMIO_INDEX;
typedef union S0_VID_SMIO_CNTL regS0_VID_SMIO_CNTL;
typedef union S1_VID_SMIO_CNTL regS1_VID_SMIO_CNTL;
typedef union OPEN_DRAIN_SELECT regOPEN_DRAIN_SELECT;
typedef union SMIO_ENABLE regSMIO_ENABLE;
typedef union CPL_VDDCR_SOC_IDLE regCPL_VDDCR_SOC_IDLE;
typedef union ROM_SW_SECURE regROM_SW_SECURE;
typedef union GDS_CONFIG regGDS_CONFIG;
typedef union GDS_CNTL_STATUS regGDS_CNTL_STATUS;
typedef union GDS_ENHANCE2 regGDS_ENHANCE2;
typedef union GDS_PROTECTION_FAULT regGDS_PROTECTION_FAULT;
typedef union GDS_VM_PROTECTION_FAULT regGDS_VM_PROTECTION_FAULT;
typedef union GDS_EDC_CNT regGDS_EDC_CNT;
typedef union GDS_EDC_GRBM_CNT regGDS_EDC_GRBM_CNT;
typedef union GDS_EDC_OA_DED regGDS_EDC_OA_DED;
typedef union GDS_DEBUG_CNTL regGDS_DEBUG_CNTL;
typedef union GDS_DEBUG_DATA regGDS_DEBUG_DATA;
typedef union GDS_DSM_CNTL regGDS_DSM_CNTL;
typedef union GDS_EDC_OA_PHY_CNT regGDS_EDC_OA_PHY_CNT;
typedef union GDS_EDC_OA_PIPE_CNT regGDS_EDC_OA_PIPE_CNT;
typedef union GDS_DSM_CNTL2 regGDS_DSM_CNTL2;
typedef union GDS_WD_GDS_CSB regGDS_WD_GDS_CSB;
typedef union GDS_VMID0_BASE regGDS_VMID0_BASE;
typedef union GDS_VMID1_BASE regGDS_VMID1_BASE;
typedef union GDS_VMID2_BASE regGDS_VMID2_BASE;
typedef union GDS_VMID3_BASE regGDS_VMID3_BASE;
typedef union GDS_VMID4_BASE regGDS_VMID4_BASE;
typedef union GDS_VMID5_BASE regGDS_VMID5_BASE;
typedef union GDS_VMID6_BASE regGDS_VMID6_BASE;
typedef union GDS_VMID7_BASE regGDS_VMID7_BASE;
typedef union GDS_VMID8_BASE regGDS_VMID8_BASE;
typedef union GDS_VMID9_BASE regGDS_VMID9_BASE;
typedef union GDS_VMID10_BASE regGDS_VMID10_BASE;
typedef union GDS_VMID11_BASE regGDS_VMID11_BASE;
typedef union GDS_VMID12_BASE regGDS_VMID12_BASE;
typedef union GDS_VMID13_BASE regGDS_VMID13_BASE;
typedef union GDS_VMID14_BASE regGDS_VMID14_BASE;
typedef union GDS_VMID15_BASE regGDS_VMID15_BASE;
typedef union GDS_VMID0_SIZE regGDS_VMID0_SIZE;
typedef union GDS_VMID1_SIZE regGDS_VMID1_SIZE;
typedef union GDS_VMID2_SIZE regGDS_VMID2_SIZE;
typedef union GDS_VMID3_SIZE regGDS_VMID3_SIZE;
typedef union GDS_VMID4_SIZE regGDS_VMID4_SIZE;
typedef union GDS_VMID5_SIZE regGDS_VMID5_SIZE;
typedef union GDS_VMID6_SIZE regGDS_VMID6_SIZE;
typedef union GDS_VMID7_SIZE regGDS_VMID7_SIZE;
typedef union GDS_VMID8_SIZE regGDS_VMID8_SIZE;
typedef union GDS_VMID9_SIZE regGDS_VMID9_SIZE;
typedef union GDS_VMID10_SIZE regGDS_VMID10_SIZE;
typedef union GDS_VMID11_SIZE regGDS_VMID11_SIZE;
typedef union GDS_VMID12_SIZE regGDS_VMID12_SIZE;
typedef union GDS_VMID13_SIZE regGDS_VMID13_SIZE;
typedef union GDS_VMID14_SIZE regGDS_VMID14_SIZE;
typedef union GDS_VMID15_SIZE regGDS_VMID15_SIZE;
typedef union GDS_GWS_VMID0 regGDS_GWS_VMID0;
typedef union GDS_GWS_VMID1 regGDS_GWS_VMID1;
typedef union GDS_GWS_VMID2 regGDS_GWS_VMID2;
typedef union GDS_GWS_VMID3 regGDS_GWS_VMID3;
typedef union GDS_GWS_VMID4 regGDS_GWS_VMID4;
typedef union GDS_GWS_VMID5 regGDS_GWS_VMID5;
typedef union GDS_GWS_VMID6 regGDS_GWS_VMID6;
typedef union GDS_GWS_VMID7 regGDS_GWS_VMID7;
typedef union GDS_GWS_VMID8 regGDS_GWS_VMID8;
typedef union GDS_GWS_VMID9 regGDS_GWS_VMID9;
typedef union GDS_GWS_VMID10 regGDS_GWS_VMID10;
typedef union GDS_GWS_VMID11 regGDS_GWS_VMID11;
typedef union GDS_GWS_VMID12 regGDS_GWS_VMID12;
typedef union GDS_GWS_VMID13 regGDS_GWS_VMID13;
typedef union GDS_GWS_VMID14 regGDS_GWS_VMID14;
typedef union GDS_GWS_VMID15 regGDS_GWS_VMID15;
typedef union GDS_OA_VMID0 regGDS_OA_VMID0;
typedef union GDS_OA_VMID1 regGDS_OA_VMID1;
typedef union GDS_OA_VMID2 regGDS_OA_VMID2;
typedef union GDS_OA_VMID3 regGDS_OA_VMID3;
typedef union GDS_OA_VMID4 regGDS_OA_VMID4;
typedef union GDS_OA_VMID5 regGDS_OA_VMID5;
typedef union GDS_OA_VMID6 regGDS_OA_VMID6;
typedef union GDS_OA_VMID7 regGDS_OA_VMID7;
typedef union GDS_OA_VMID8 regGDS_OA_VMID8;
typedef union GDS_OA_VMID9 regGDS_OA_VMID9;
typedef union GDS_OA_VMID10 regGDS_OA_VMID10;
typedef union GDS_OA_VMID11 regGDS_OA_VMID11;
typedef union GDS_OA_VMID12 regGDS_OA_VMID12;
typedef union GDS_OA_VMID13 regGDS_OA_VMID13;
typedef union GDS_OA_VMID14 regGDS_OA_VMID14;
typedef union GDS_OA_VMID15 regGDS_OA_VMID15;
typedef union GDS_GWS_RESET0 regGDS_GWS_RESET0;
typedef union GDS_GWS_RESET1 regGDS_GWS_RESET1;
typedef union GDS_GWS_RESOURCE_RESET regGDS_GWS_RESOURCE_RESET;
typedef union GDS_COMPUTE_MAX_WAVE_ID regGDS_COMPUTE_MAX_WAVE_ID;
typedef union GDS_OA_RESET_MASK regGDS_OA_RESET_MASK;
typedef union GDS_OA_RESET regGDS_OA_RESET;
typedef union GDS_ENHANCE regGDS_ENHANCE;
typedef union GDS_OA_CGPG_RESTORE regGDS_OA_CGPG_RESTORE;
typedef union GDS_CS_CTXSW_STATUS regGDS_CS_CTXSW_STATUS;
typedef union GDS_CS_CTXSW_CNT0 regGDS_CS_CTXSW_CNT0;
typedef union GDS_CS_CTXSW_CNT1 regGDS_CS_CTXSW_CNT1;
typedef union GDS_CS_CTXSW_CNT2 regGDS_CS_CTXSW_CNT2;
typedef union GDS_CS_CTXSW_CNT3 regGDS_CS_CTXSW_CNT3;
typedef union GDS_GFX_CTXSW_STATUS regGDS_GFX_CTXSW_STATUS;
typedef union GDS_VS_CTXSW_CNT0 regGDS_VS_CTXSW_CNT0;
typedef union GDS_VS_CTXSW_CNT1 regGDS_VS_CTXSW_CNT1;
typedef union GDS_VS_CTXSW_CNT2 regGDS_VS_CTXSW_CNT2;
typedef union GDS_VS_CTXSW_CNT3 regGDS_VS_CTXSW_CNT3;
typedef union GDS_PS0_CTXSW_CNT0 regGDS_PS0_CTXSW_CNT0;
typedef union GDS_PS1_CTXSW_CNT0 regGDS_PS1_CTXSW_CNT0;
typedef union GDS_PS2_CTXSW_CNT0 regGDS_PS2_CTXSW_CNT0;
typedef union GDS_PS3_CTXSW_CNT0 regGDS_PS3_CTXSW_CNT0;
typedef union GDS_PS4_CTXSW_CNT0 regGDS_PS4_CTXSW_CNT0;
typedef union GDS_PS5_CTXSW_CNT0 regGDS_PS5_CTXSW_CNT0;
typedef union GDS_PS6_CTXSW_CNT0 regGDS_PS6_CTXSW_CNT0;
typedef union GDS_PS7_CTXSW_CNT0 regGDS_PS7_CTXSW_CNT0;
typedef union GDS_PS0_CTXSW_CNT1 regGDS_PS0_CTXSW_CNT1;
typedef union GDS_PS1_CTXSW_CNT1 regGDS_PS1_CTXSW_CNT1;
typedef union GDS_PS2_CTXSW_CNT1 regGDS_PS2_CTXSW_CNT1;
typedef union GDS_PS3_CTXSW_CNT1 regGDS_PS3_CTXSW_CNT1;
typedef union GDS_PS4_CTXSW_CNT1 regGDS_PS4_CTXSW_CNT1;
typedef union GDS_PS5_CTXSW_CNT1 regGDS_PS5_CTXSW_CNT1;
typedef union GDS_PS6_CTXSW_CNT1 regGDS_PS6_CTXSW_CNT1;
typedef union GDS_PS7_CTXSW_CNT1 regGDS_PS7_CTXSW_CNT1;
typedef union GDS_PS0_CTXSW_CNT2 regGDS_PS0_CTXSW_CNT2;
typedef union GDS_PS1_CTXSW_CNT2 regGDS_PS1_CTXSW_CNT2;
typedef union GDS_PS2_CTXSW_CNT2 regGDS_PS2_CTXSW_CNT2;
typedef union GDS_PS3_CTXSW_CNT2 regGDS_PS3_CTXSW_CNT2;
typedef union GDS_PS4_CTXSW_CNT2 regGDS_PS4_CTXSW_CNT2;
typedef union GDS_PS5_CTXSW_CNT2 regGDS_PS5_CTXSW_CNT2;
typedef union GDS_PS6_CTXSW_CNT2 regGDS_PS6_CTXSW_CNT2;
typedef union GDS_PS7_CTXSW_CNT2 regGDS_PS7_CTXSW_CNT2;
typedef union GDS_PS0_CTXSW_CNT3 regGDS_PS0_CTXSW_CNT3;
typedef union GDS_PS1_CTXSW_CNT3 regGDS_PS1_CTXSW_CNT3;
typedef union GDS_PS2_CTXSW_CNT3 regGDS_PS2_CTXSW_CNT3;
typedef union GDS_PS3_CTXSW_CNT3 regGDS_PS3_CTXSW_CNT3;
typedef union GDS_PS4_CTXSW_CNT3 regGDS_PS4_CTXSW_CNT3;
typedef union GDS_PS5_CTXSW_CNT3 regGDS_PS5_CTXSW_CNT3;
typedef union GDS_PS6_CTXSW_CNT3 regGDS_PS6_CTXSW_CNT3;
typedef union GDS_PS7_CTXSW_CNT3 regGDS_PS7_CTXSW_CNT3;
typedef union GDS_GS_CTXSW_CNT0 regGDS_GS_CTXSW_CNT0;
typedef union GDS_GS_CTXSW_CNT1 regGDS_GS_CTXSW_CNT1;
typedef union GDS_GS_CTXSW_CNT2 regGDS_GS_CTXSW_CNT2;
typedef union GDS_GS_CTXSW_CNT3 regGDS_GS_CTXSW_CNT3;
typedef union GDS_RD_ADDR regGDS_RD_ADDR;
typedef union GDS_RD_DATA regGDS_RD_DATA;
typedef union GDS_RD_BURST_ADDR regGDS_RD_BURST_ADDR;
typedef union GDS_RD_BURST_COUNT regGDS_RD_BURST_COUNT;
typedef union GDS_RD_BURST_DATA regGDS_RD_BURST_DATA;
typedef union GDS_WR_ADDR regGDS_WR_ADDR;
typedef union GDS_WR_DATA regGDS_WR_DATA;
typedef union GDS_WR_BURST_ADDR regGDS_WR_BURST_ADDR;
typedef union GDS_WR_BURST_DATA regGDS_WR_BURST_DATA;
typedef union GDS_WRITE_COMPLETE regGDS_WRITE_COMPLETE;
typedef union GDS_ATOM_CNTL regGDS_ATOM_CNTL;
typedef union GDS_ATOM_COMPLETE regGDS_ATOM_COMPLETE;
typedef union GDS_ATOM_BASE regGDS_ATOM_BASE;
typedef union GDS_ATOM_SIZE regGDS_ATOM_SIZE;
typedef union GDS_ATOM_OFFSET0 regGDS_ATOM_OFFSET0;
typedef union GDS_ATOM_OFFSET1 regGDS_ATOM_OFFSET1;
typedef union GDS_ATOM_DST regGDS_ATOM_DST;
typedef union GDS_ATOM_OP regGDS_ATOM_OP;
typedef union GDS_ATOM_SRC0 regGDS_ATOM_SRC0;
typedef union GDS_ATOM_SRC0_U regGDS_ATOM_SRC0_U;
typedef union GDS_ATOM_SRC1 regGDS_ATOM_SRC1;
typedef union GDS_ATOM_SRC1_U regGDS_ATOM_SRC1_U;
typedef union GDS_ATOM_READ0 regGDS_ATOM_READ0;
typedef union GDS_ATOM_READ0_U regGDS_ATOM_READ0_U;
typedef union GDS_ATOM_READ1 regGDS_ATOM_READ1;
typedef union GDS_ATOM_READ1_U regGDS_ATOM_READ1_U;
typedef union GDS_GWS_RESOURCE_CNTL regGDS_GWS_RESOURCE_CNTL;
typedef union GDS_GWS_RESOURCE regGDS_GWS_RESOURCE;
typedef union GDS_GWS_RESOURCE_CNT regGDS_GWS_RESOURCE_CNT;
typedef union GDS_OA_CNTL regGDS_OA_CNTL;
typedef union GDS_OA_COUNTER regGDS_OA_COUNTER;
typedef union GDS_OA_ADDRESS regGDS_OA_ADDRESS;
typedef union GDS_OA_INCDEC regGDS_OA_INCDEC;
typedef union GDS_OA_RING_SIZE regGDS_OA_RING_SIZE;
typedef union GDS_PERFCOUNTER0_LO regGDS_PERFCOUNTER0_LO;
typedef union GDS_PERFCOUNTER1_LO regGDS_PERFCOUNTER1_LO;
typedef union GDS_PERFCOUNTER2_LO regGDS_PERFCOUNTER2_LO;
typedef union GDS_PERFCOUNTER3_LO regGDS_PERFCOUNTER3_LO;
typedef union GDS_PERFCOUNTER0_HI regGDS_PERFCOUNTER0_HI;
typedef union GDS_PERFCOUNTER1_HI regGDS_PERFCOUNTER1_HI;
typedef union GDS_PERFCOUNTER2_HI regGDS_PERFCOUNTER2_HI;
typedef union GDS_PERFCOUNTER3_HI regGDS_PERFCOUNTER3_HI;
typedef union GDS_PERFCOUNTER0_SELECT regGDS_PERFCOUNTER0_SELECT;
typedef union GDS_PERFCOUNTER1_SELECT regGDS_PERFCOUNTER1_SELECT;
typedef union GDS_PERFCOUNTER2_SELECT regGDS_PERFCOUNTER2_SELECT;
typedef union GDS_PERFCOUNTER3_SELECT regGDS_PERFCOUNTER3_SELECT;
typedef union GDS_PERFCOUNTER0_SELECT1 regGDS_PERFCOUNTER0_SELECT1;
typedef union CGTT_GDS_CLK_CTRL regCGTT_GDS_CLK_CTRL;
typedef union GDS_DEBUG_REG0 regGDS_DEBUG_REG0;
typedef union GDS_DEBUG_REG1 regGDS_DEBUG_REG1;
typedef union GDS_DEBUG_REG2 regGDS_DEBUG_REG2;
typedef union GDS_DEBUG_REG3 regGDS_DEBUG_REG3;
typedef union GDS_DEBUG_REG4 regGDS_DEBUG_REG4;
typedef union GDS_DEBUG_REG5 regGDS_DEBUG_REG5;
typedef union GDS_DEBUG_REG6 regGDS_DEBUG_REG6;
typedef union GDS_DEBUG_REG7 regGDS_DEBUG_REG7;
typedef union GDS_DEBUG_REG8 regGDS_DEBUG_REG8;
typedef union CB_HW_CONTROL regCB_HW_CONTROL;
typedef union CB_HW_CONTROL_1 regCB_HW_CONTROL_1;
typedef union CB_HW_CONTROL_2 regCB_HW_CONTROL_2;
typedef union CB_HW_CONTROL_3 regCB_HW_CONTROL_3;
typedef union CB_HW_MEM_ARBITER_RD regCB_HW_MEM_ARBITER_RD;
typedef union CB_HW_MEM_ARBITER_WR regCB_HW_MEM_ARBITER_WR;
typedef union CB_DCC_CONFIG regCB_DCC_CONFIG;
typedef union CB_DEBUG_BUS_1 regCB_DEBUG_BUS_1;
typedef union CB_DEBUG_BUS_2 regCB_DEBUG_BUS_2;
typedef union CB_DEBUG_BUS_3 regCB_DEBUG_BUS_3;
typedef union CB_DEBUG_BUS_4 regCB_DEBUG_BUS_4;
typedef union CB_DEBUG_BUS_5 regCB_DEBUG_BUS_5;
typedef union CB_DEBUG_BUS_6 regCB_DEBUG_BUS_6;
typedef union CB_DEBUG_BUS_7 regCB_DEBUG_BUS_7;
typedef union CB_DEBUG_BUS_8 regCB_DEBUG_BUS_8;
typedef union CB_DEBUG_BUS_9 regCB_DEBUG_BUS_9;
typedef union CB_DEBUG_BUS_10 regCB_DEBUG_BUS_10;
typedef union CB_DEBUG_BUS_11 regCB_DEBUG_BUS_11;
typedef union CB_DEBUG_BUS_12 regCB_DEBUG_BUS_12;
typedef union CB_DEBUG_BUS_13 regCB_DEBUG_BUS_13;
typedef union CB_DEBUG_BUS_14 regCB_DEBUG_BUS_14;
typedef union CB_DEBUG_BUS_15 regCB_DEBUG_BUS_15;
typedef union CB_DEBUG_BUS_16 regCB_DEBUG_BUS_16;
typedef union CB_DEBUG_BUS_17 regCB_DEBUG_BUS_17;
typedef union CB_DEBUG_BUS_18 regCB_DEBUG_BUS_18;
typedef union CB_DEBUG_BUS_19 regCB_DEBUG_BUS_19;
typedef union CB_DEBUG_BUS_20 regCB_DEBUG_BUS_20;
typedef union CB_DEBUG_BUS_21 regCB_DEBUG_BUS_21;
typedef union CB_DEBUG_BUS_22 regCB_DEBUG_BUS_22;
typedef union CB_BLEND_RED regCB_BLEND_RED;
typedef union CB_BLEND_GREEN regCB_BLEND_GREEN;
typedef union CB_BLEND_BLUE regCB_BLEND_BLUE;
typedef union CB_BLEND_ALPHA regCB_BLEND_ALPHA;
typedef union CB_DCC_CONTROL regCB_DCC_CONTROL;
typedef union CB_COLOR_CONTROL regCB_COLOR_CONTROL;
typedef union CB_BLEND0_CONTROL regCB_BLEND0_CONTROL;
typedef union CB_BLEND1_CONTROL regCB_BLEND1_CONTROL;
typedef union CB_BLEND2_CONTROL regCB_BLEND2_CONTROL;
typedef union CB_BLEND3_CONTROL regCB_BLEND3_CONTROL;
typedef union CB_BLEND4_CONTROL regCB_BLEND4_CONTROL;
typedef union CB_BLEND5_CONTROL regCB_BLEND5_CONTROL;
typedef union CB_BLEND6_CONTROL regCB_BLEND6_CONTROL;
typedef union CB_BLEND7_CONTROL regCB_BLEND7_CONTROL;
typedef union CB_MRT0_EPITCH regCB_MRT0_EPITCH;
typedef union CB_MRT1_EPITCH regCB_MRT1_EPITCH;
typedef union CB_MRT2_EPITCH regCB_MRT2_EPITCH;
typedef union CB_MRT3_EPITCH regCB_MRT3_EPITCH;
typedef union CB_MRT4_EPITCH regCB_MRT4_EPITCH;
typedef union CB_MRT5_EPITCH regCB_MRT5_EPITCH;
typedef union CB_MRT6_EPITCH regCB_MRT6_EPITCH;
typedef union CB_MRT7_EPITCH regCB_MRT7_EPITCH;
typedef union CB_COLOR0_BASE regCB_COLOR0_BASE;
typedef union CB_COLOR1_BASE regCB_COLOR1_BASE;
typedef union CB_COLOR2_BASE regCB_COLOR2_BASE;
typedef union CB_COLOR3_BASE regCB_COLOR3_BASE;
typedef union CB_COLOR4_BASE regCB_COLOR4_BASE;
typedef union CB_COLOR5_BASE regCB_COLOR5_BASE;
typedef union CB_COLOR6_BASE regCB_COLOR6_BASE;
typedef union CB_COLOR7_BASE regCB_COLOR7_BASE;
typedef union CB_COLOR0_BASE_EXT regCB_COLOR0_BASE_EXT;
typedef union CB_COLOR1_BASE_EXT regCB_COLOR1_BASE_EXT;
typedef union CB_COLOR2_BASE_EXT regCB_COLOR2_BASE_EXT;
typedef union CB_COLOR3_BASE_EXT regCB_COLOR3_BASE_EXT;
typedef union CB_COLOR4_BASE_EXT regCB_COLOR4_BASE_EXT;
typedef union CB_COLOR5_BASE_EXT regCB_COLOR5_BASE_EXT;
typedef union CB_COLOR6_BASE_EXT regCB_COLOR6_BASE_EXT;
typedef union CB_COLOR7_BASE_EXT regCB_COLOR7_BASE_EXT;
typedef union CB_COLOR0_ATTRIB2 regCB_COLOR0_ATTRIB2;
typedef union CB_COLOR1_ATTRIB2 regCB_COLOR1_ATTRIB2;
typedef union CB_COLOR2_ATTRIB2 regCB_COLOR2_ATTRIB2;
typedef union CB_COLOR3_ATTRIB2 regCB_COLOR3_ATTRIB2;
typedef union CB_COLOR4_ATTRIB2 regCB_COLOR4_ATTRIB2;
typedef union CB_COLOR5_ATTRIB2 regCB_COLOR5_ATTRIB2;
typedef union CB_COLOR6_ATTRIB2 regCB_COLOR6_ATTRIB2;
typedef union CB_COLOR7_ATTRIB2 regCB_COLOR7_ATTRIB2;
typedef union CB_COLOR0_VIEW regCB_COLOR0_VIEW;
typedef union CB_COLOR1_VIEW regCB_COLOR1_VIEW;
typedef union CB_COLOR2_VIEW regCB_COLOR2_VIEW;
typedef union CB_COLOR3_VIEW regCB_COLOR3_VIEW;
typedef union CB_COLOR4_VIEW regCB_COLOR4_VIEW;
typedef union CB_COLOR5_VIEW regCB_COLOR5_VIEW;
typedef union CB_COLOR6_VIEW regCB_COLOR6_VIEW;
typedef union CB_COLOR7_VIEW regCB_COLOR7_VIEW;
typedef union CB_COLOR0_INFO regCB_COLOR0_INFO;
typedef union CB_COLOR1_INFO regCB_COLOR1_INFO;
typedef union CB_COLOR2_INFO regCB_COLOR2_INFO;
typedef union CB_COLOR3_INFO regCB_COLOR3_INFO;
typedef union CB_COLOR4_INFO regCB_COLOR4_INFO;
typedef union CB_COLOR5_INFO regCB_COLOR5_INFO;
typedef union CB_COLOR6_INFO regCB_COLOR6_INFO;
typedef union CB_COLOR7_INFO regCB_COLOR7_INFO;
typedef union CB_COLOR0_ATTRIB regCB_COLOR0_ATTRIB;
typedef union CB_COLOR1_ATTRIB regCB_COLOR1_ATTRIB;
typedef union CB_COLOR2_ATTRIB regCB_COLOR2_ATTRIB;
typedef union CB_COLOR3_ATTRIB regCB_COLOR3_ATTRIB;
typedef union CB_COLOR4_ATTRIB regCB_COLOR4_ATTRIB;
typedef union CB_COLOR5_ATTRIB regCB_COLOR5_ATTRIB;
typedef union CB_COLOR6_ATTRIB regCB_COLOR6_ATTRIB;
typedef union CB_COLOR7_ATTRIB regCB_COLOR7_ATTRIB;
typedef union CB_COLOR0_DCC_CONTROL regCB_COLOR0_DCC_CONTROL;
typedef union CB_COLOR1_DCC_CONTROL regCB_COLOR1_DCC_CONTROL;
typedef union CB_COLOR2_DCC_CONTROL regCB_COLOR2_DCC_CONTROL;
typedef union CB_COLOR3_DCC_CONTROL regCB_COLOR3_DCC_CONTROL;
typedef union CB_COLOR4_DCC_CONTROL regCB_COLOR4_DCC_CONTROL;
typedef union CB_COLOR5_DCC_CONTROL regCB_COLOR5_DCC_CONTROL;
typedef union CB_COLOR6_DCC_CONTROL regCB_COLOR6_DCC_CONTROL;
typedef union CB_COLOR7_DCC_CONTROL regCB_COLOR7_DCC_CONTROL;
typedef union CB_COLOR0_CMASK regCB_COLOR0_CMASK;
typedef union CB_COLOR1_CMASK regCB_COLOR1_CMASK;
typedef union CB_COLOR2_CMASK regCB_COLOR2_CMASK;
typedef union CB_COLOR3_CMASK regCB_COLOR3_CMASK;
typedef union CB_COLOR4_CMASK regCB_COLOR4_CMASK;
typedef union CB_COLOR5_CMASK regCB_COLOR5_CMASK;
typedef union CB_COLOR6_CMASK regCB_COLOR6_CMASK;
typedef union CB_COLOR7_CMASK regCB_COLOR7_CMASK;
typedef union CB_COLOR0_CMASK_BASE_EXT regCB_COLOR0_CMASK_BASE_EXT;
typedef union CB_COLOR1_CMASK_BASE_EXT regCB_COLOR1_CMASK_BASE_EXT;
typedef union CB_COLOR2_CMASK_BASE_EXT regCB_COLOR2_CMASK_BASE_EXT;
typedef union CB_COLOR3_CMASK_BASE_EXT regCB_COLOR3_CMASK_BASE_EXT;
typedef union CB_COLOR4_CMASK_BASE_EXT regCB_COLOR4_CMASK_BASE_EXT;
typedef union CB_COLOR5_CMASK_BASE_EXT regCB_COLOR5_CMASK_BASE_EXT;
typedef union CB_COLOR6_CMASK_BASE_EXT regCB_COLOR6_CMASK_BASE_EXT;
typedef union CB_COLOR7_CMASK_BASE_EXT regCB_COLOR7_CMASK_BASE_EXT;
typedef union CB_COLOR0_FMASK regCB_COLOR0_FMASK;
typedef union CB_COLOR1_FMASK regCB_COLOR1_FMASK;
typedef union CB_COLOR2_FMASK regCB_COLOR2_FMASK;
typedef union CB_COLOR3_FMASK regCB_COLOR3_FMASK;
typedef union CB_COLOR4_FMASK regCB_COLOR4_FMASK;
typedef union CB_COLOR5_FMASK regCB_COLOR5_FMASK;
typedef union CB_COLOR6_FMASK regCB_COLOR6_FMASK;
typedef union CB_COLOR7_FMASK regCB_COLOR7_FMASK;
typedef union CB_COLOR0_FMASK_BASE_EXT regCB_COLOR0_FMASK_BASE_EXT;
typedef union CB_COLOR1_FMASK_BASE_EXT regCB_COLOR1_FMASK_BASE_EXT;
typedef union CB_COLOR2_FMASK_BASE_EXT regCB_COLOR2_FMASK_BASE_EXT;
typedef union CB_COLOR3_FMASK_BASE_EXT regCB_COLOR3_FMASK_BASE_EXT;
typedef union CB_COLOR4_FMASK_BASE_EXT regCB_COLOR4_FMASK_BASE_EXT;
typedef union CB_COLOR5_FMASK_BASE_EXT regCB_COLOR5_FMASK_BASE_EXT;
typedef union CB_COLOR6_FMASK_BASE_EXT regCB_COLOR6_FMASK_BASE_EXT;
typedef union CB_COLOR7_FMASK_BASE_EXT regCB_COLOR7_FMASK_BASE_EXT;
typedef union CB_COLOR0_CLEAR_WORD0 regCB_COLOR0_CLEAR_WORD0;
typedef union CB_COLOR1_CLEAR_WORD0 regCB_COLOR1_CLEAR_WORD0;
typedef union CB_COLOR2_CLEAR_WORD0 regCB_COLOR2_CLEAR_WORD0;
typedef union CB_COLOR3_CLEAR_WORD0 regCB_COLOR3_CLEAR_WORD0;
typedef union CB_COLOR4_CLEAR_WORD0 regCB_COLOR4_CLEAR_WORD0;
typedef union CB_COLOR5_CLEAR_WORD0 regCB_COLOR5_CLEAR_WORD0;
typedef union CB_COLOR6_CLEAR_WORD0 regCB_COLOR6_CLEAR_WORD0;
typedef union CB_COLOR7_CLEAR_WORD0 regCB_COLOR7_CLEAR_WORD0;
typedef union CB_COLOR0_CLEAR_WORD1 regCB_COLOR0_CLEAR_WORD1;
typedef union CB_COLOR1_CLEAR_WORD1 regCB_COLOR1_CLEAR_WORD1;
typedef union CB_COLOR2_CLEAR_WORD1 regCB_COLOR2_CLEAR_WORD1;
typedef union CB_COLOR3_CLEAR_WORD1 regCB_COLOR3_CLEAR_WORD1;
typedef union CB_COLOR4_CLEAR_WORD1 regCB_COLOR4_CLEAR_WORD1;
typedef union CB_COLOR5_CLEAR_WORD1 regCB_COLOR5_CLEAR_WORD1;
typedef union CB_COLOR6_CLEAR_WORD1 regCB_COLOR6_CLEAR_WORD1;
typedef union CB_COLOR7_CLEAR_WORD1 regCB_COLOR7_CLEAR_WORD1;
typedef union CB_COLOR0_DCC_BASE regCB_COLOR0_DCC_BASE;
typedef union CB_COLOR1_DCC_BASE regCB_COLOR1_DCC_BASE;
typedef union CB_COLOR2_DCC_BASE regCB_COLOR2_DCC_BASE;
typedef union CB_COLOR3_DCC_BASE regCB_COLOR3_DCC_BASE;
typedef union CB_COLOR4_DCC_BASE regCB_COLOR4_DCC_BASE;
typedef union CB_COLOR5_DCC_BASE regCB_COLOR5_DCC_BASE;
typedef union CB_COLOR6_DCC_BASE regCB_COLOR6_DCC_BASE;
typedef union CB_COLOR7_DCC_BASE regCB_COLOR7_DCC_BASE;
typedef union CB_COLOR0_DCC_BASE_EXT regCB_COLOR0_DCC_BASE_EXT;
typedef union CB_COLOR1_DCC_BASE_EXT regCB_COLOR1_DCC_BASE_EXT;
typedef union CB_COLOR2_DCC_BASE_EXT regCB_COLOR2_DCC_BASE_EXT;
typedef union CB_COLOR3_DCC_BASE_EXT regCB_COLOR3_DCC_BASE_EXT;
typedef union CB_COLOR4_DCC_BASE_EXT regCB_COLOR4_DCC_BASE_EXT;
typedef union CB_COLOR5_DCC_BASE_EXT regCB_COLOR5_DCC_BASE_EXT;
typedef union CB_COLOR6_DCC_BASE_EXT regCB_COLOR6_DCC_BASE_EXT;
typedef union CB_COLOR7_DCC_BASE_EXT regCB_COLOR7_DCC_BASE_EXT;
typedef union CB_TARGET_MASK regCB_TARGET_MASK;
typedef union CB_SHADER_MASK regCB_SHADER_MASK;
typedef union CB_PERFCOUNTER0_LO regCB_PERFCOUNTER0_LO;
typedef union CB_PERFCOUNTER1_LO regCB_PERFCOUNTER1_LO;
typedef union CB_PERFCOUNTER2_LO regCB_PERFCOUNTER2_LO;
typedef union CB_PERFCOUNTER3_LO regCB_PERFCOUNTER3_LO;
typedef union CB_PERFCOUNTER0_HI regCB_PERFCOUNTER0_HI;
typedef union CB_PERFCOUNTER1_HI regCB_PERFCOUNTER1_HI;
typedef union CB_PERFCOUNTER2_HI regCB_PERFCOUNTER2_HI;
typedef union CB_PERFCOUNTER3_HI regCB_PERFCOUNTER3_HI;
typedef union CB_PERFCOUNTER_FILTER regCB_PERFCOUNTER_FILTER;
typedef union CB_PERFCOUNTER0_SELECT regCB_PERFCOUNTER0_SELECT;
typedef union CB_PERFCOUNTER0_SELECT1 regCB_PERFCOUNTER0_SELECT1;
typedef union CB_PERFCOUNTER1_SELECT regCB_PERFCOUNTER1_SELECT;
typedef union CB_PERFCOUNTER2_SELECT regCB_PERFCOUNTER2_SELECT;
typedef union CB_PERFCOUNTER3_SELECT regCB_PERFCOUNTER3_SELECT;
typedef union CB_CGTT_SCLK_CTRL regCB_CGTT_SCLK_CTRL;
typedef union GC_CAC_CTRL_1 regGC_CAC_CTRL_1;
typedef union GC_CAC_CTRL_2 regGC_CAC_CTRL_2;
typedef union GC_CAC_CGTT_CLK_CTRL regGC_CAC_CGTT_CLK_CTRL;
typedef union GC_CAC_AGGR_LOWER regGC_CAC_AGGR_LOWER;
typedef union GC_CAC_AGGR_UPPER regGC_CAC_AGGR_UPPER;
typedef union GC_CAC_SOFT_CTRL regGC_CAC_SOFT_CTRL;
typedef union GC_DIDT_CTRL0 regGC_DIDT_CTRL0;
typedef union GC_DIDT_CTRL1 regGC_DIDT_CTRL1;
typedef union GC_DIDT_CTRL2 regGC_DIDT_CTRL2;
typedef union GC_DIDT_WEIGHT regGC_DIDT_WEIGHT;
typedef union GC_DIDT_WEIGHT_1 regGC_DIDT_WEIGHT_1;
typedef union GC_EDC_CTRL regGC_EDC_CTRL;
typedef union GC_EDC_THRESHOLD regGC_EDC_THRESHOLD;
typedef union GC_EDC_STATUS regGC_EDC_STATUS;
typedef union GC_EDC_OVERFLOW regGC_EDC_OVERFLOW;
typedef union GC_EDC_ROLLING_POWER_DELTA regGC_EDC_ROLLING_POWER_DELTA;
typedef union GC_DIDT_DROOP_CTRL regGC_DIDT_DROOP_CTRL;
typedef union GC_EDC_DROOP_CTRL regGC_EDC_DROOP_CTRL;
typedef union GC_CAC_IND_INDEX regGC_CAC_IND_INDEX;
typedef union GC_CAC_IND_DATA regGC_CAC_IND_DATA;
typedef union SE_CAC_CGTT_CLK_CTRL regSE_CAC_CGTT_CLK_CTRL;
typedef union SE_CAC_IND_INDEX regSE_CAC_IND_INDEX;
typedef union SE_CAC_IND_DATA regSE_CAC_IND_DATA;
typedef union GC_CAC_CNTL regGC_CAC_CNTL;
typedef union GC_CAC_OVR_SEL regGC_CAC_OVR_SEL;
typedef union GC_CAC_OVR_VAL regGC_CAC_OVR_VAL;
typedef union GC_CAC_WEIGHT_BCI_0 regGC_CAC_WEIGHT_BCI_0;
typedef union GC_CAC_WEIGHT_CB_0 regGC_CAC_WEIGHT_CB_0;
typedef union GC_CAC_WEIGHT_CB_1 regGC_CAC_WEIGHT_CB_1;
typedef union GC_CAC_WEIGHT_CBR_0 regGC_CAC_WEIGHT_CBR_0;
typedef union GC_CAC_WEIGHT_CBR_1 regGC_CAC_WEIGHT_CBR_1;
typedef union GC_CAC_WEIGHT_CP_0 regGC_CAC_WEIGHT_CP_0;
typedef union GC_CAC_WEIGHT_CP_1 regGC_CAC_WEIGHT_CP_1;
typedef union GC_CAC_WEIGHT_DB_0 regGC_CAC_WEIGHT_DB_0;
typedef union GC_CAC_WEIGHT_DB_1 regGC_CAC_WEIGHT_DB_1;
typedef union GC_CAC_WEIGHT_DBR_0 regGC_CAC_WEIGHT_DBR_0;
typedef union GC_CAC_WEIGHT_DBR_1 regGC_CAC_WEIGHT_DBR_1;
typedef union GC_CAC_WEIGHT_GDS_0 regGC_CAC_WEIGHT_GDS_0;
typedef union GC_CAC_WEIGHT_GDS_1 regGC_CAC_WEIGHT_GDS_1;
typedef union GC_CAC_WEIGHT_IA_0 regGC_CAC_WEIGHT_IA_0;
typedef union GC_CAC_WEIGHT_LDS_0 regGC_CAC_WEIGHT_LDS_0;
typedef union GC_CAC_WEIGHT_LDS_1 regGC_CAC_WEIGHT_LDS_1;
typedef union GC_CAC_WEIGHT_PA_0 regGC_CAC_WEIGHT_PA_0;
typedef union GC_CAC_WEIGHT_PC_0 regGC_CAC_WEIGHT_PC_0;
typedef union GC_CAC_WEIGHT_SC_0 regGC_CAC_WEIGHT_SC_0;
typedef union GC_CAC_WEIGHT_SPI_0 regGC_CAC_WEIGHT_SPI_0;
typedef union GC_CAC_WEIGHT_SPI_1 regGC_CAC_WEIGHT_SPI_1;
typedef union GC_CAC_WEIGHT_SPI_2 regGC_CAC_WEIGHT_SPI_2;
typedef union GC_CAC_WEIGHT_SQ_0 regGC_CAC_WEIGHT_SQ_0;
typedef union GC_CAC_WEIGHT_SQ_1 regGC_CAC_WEIGHT_SQ_1;
typedef union GC_CAC_WEIGHT_SQ_2 regGC_CAC_WEIGHT_SQ_2;
typedef union GC_CAC_WEIGHT_SQ_3 regGC_CAC_WEIGHT_SQ_3;
typedef union GC_CAC_WEIGHT_SQ_4 regGC_CAC_WEIGHT_SQ_4;
typedef union GC_CAC_WEIGHT_SX_0 regGC_CAC_WEIGHT_SX_0;
typedef union GC_CAC_WEIGHT_SXRB_0 regGC_CAC_WEIGHT_SXRB_0;
typedef union GC_CAC_WEIGHT_TA_0 regGC_CAC_WEIGHT_TA_0;
typedef union GC_CAC_WEIGHT_TCC_0 regGC_CAC_WEIGHT_TCC_0;
typedef union GC_CAC_WEIGHT_TCC_1 regGC_CAC_WEIGHT_TCC_1;
typedef union GC_CAC_WEIGHT_TCC_2 regGC_CAC_WEIGHT_TCC_2;
typedef union GC_CAC_WEIGHT_TCP_0 regGC_CAC_WEIGHT_TCP_0;
typedef union GC_CAC_WEIGHT_TCP_1 regGC_CAC_WEIGHT_TCP_1;
typedef union GC_CAC_WEIGHT_TCP_2 regGC_CAC_WEIGHT_TCP_2;
typedef union GC_CAC_WEIGHT_TD_0 regGC_CAC_WEIGHT_TD_0;
typedef union GC_CAC_WEIGHT_TD_1 regGC_CAC_WEIGHT_TD_1;
typedef union GC_CAC_WEIGHT_TD_2 regGC_CAC_WEIGHT_TD_2;
typedef union GC_CAC_WEIGHT_VGT_0 regGC_CAC_WEIGHT_VGT_0;
typedef union GC_CAC_WEIGHT_VGT_1 regGC_CAC_WEIGHT_VGT_1;
typedef union GC_CAC_WEIGHT_RMI_0 regGC_CAC_WEIGHT_RMI_0;
typedef union GC_CAC_WEIGHT_WD_0 regGC_CAC_WEIGHT_WD_0;
typedef union GC_CAC_WEIGHT_EA_0 regGC_CAC_WEIGHT_EA_0;
typedef union GC_CAC_WEIGHT_EA_1 regGC_CAC_WEIGHT_EA_1;
typedef union GC_CAC_WEIGHT_EA_2 regGC_CAC_WEIGHT_EA_2;
typedef union GC_CAC_WEIGHT_UTCL2_ATCL2_0 regGC_CAC_WEIGHT_UTCL2_ATCL2_0;
typedef union GC_CAC_WEIGHT_UTCL2_ATCL2_1 regGC_CAC_WEIGHT_UTCL2_ATCL2_1;
typedef union GC_CAC_WEIGHT_UTCL2_ATCL2_2 regGC_CAC_WEIGHT_UTCL2_ATCL2_2;
typedef union GC_CAC_WEIGHT_UTCL2_ROUTER_0 regGC_CAC_WEIGHT_UTCL2_ROUTER_0;
typedef union GC_CAC_WEIGHT_UTCL2_ROUTER_1 regGC_CAC_WEIGHT_UTCL2_ROUTER_1;
typedef union GC_CAC_WEIGHT_UTCL2_ROUTER_2 regGC_CAC_WEIGHT_UTCL2_ROUTER_2;
typedef union GC_CAC_WEIGHT_UTCL2_ROUTER_3 regGC_CAC_WEIGHT_UTCL2_ROUTER_3;
typedef union GC_CAC_WEIGHT_UTCL2_ROUTER_4 regGC_CAC_WEIGHT_UTCL2_ROUTER_4;
typedef union GC_CAC_WEIGHT_UTCL2_VML2_0 regGC_CAC_WEIGHT_UTCL2_VML2_0;
typedef union GC_CAC_WEIGHT_UTCL2_VML2_1 regGC_CAC_WEIGHT_UTCL2_VML2_1;
typedef union GC_CAC_WEIGHT_UTCL2_VML2_2 regGC_CAC_WEIGHT_UTCL2_VML2_2;
typedef union GC_CAC_WEIGHT_CU_0 regGC_CAC_WEIGHT_CU_0;
typedef union GC_CAC_WEIGHT_CU_1 regGC_CAC_WEIGHT_CU_1;
typedef union GC_CAC_WEIGHT_CU_2 regGC_CAC_WEIGHT_CU_2;
typedef union GC_CAC_WEIGHT_CU_3 regGC_CAC_WEIGHT_CU_3;
typedef union GC_CAC_WEIGHT_CU_4 regGC_CAC_WEIGHT_CU_4;
typedef union GC_CAC_WEIGHT_CU_5 regGC_CAC_WEIGHT_CU_5;
typedef union GC_CAC_WEIGHT_CU_6 regGC_CAC_WEIGHT_CU_6;
typedef union GC_CAC_WEIGHT_CU_7 regGC_CAC_WEIGHT_CU_7;
typedef union GC_CAC_ACC_BCI0 regGC_CAC_ACC_BCI0;
typedef union GC_CAC_ACC_BCI1 regGC_CAC_ACC_BCI1;
typedef union GC_CAC_ACC_CB0 regGC_CAC_ACC_CB0;
typedef union GC_CAC_ACC_CB1 regGC_CAC_ACC_CB1;
typedef union GC_CAC_ACC_CB2 regGC_CAC_ACC_CB2;
typedef union GC_CAC_ACC_CB3 regGC_CAC_ACC_CB3;
typedef union GC_CAC_ACC_CBR0 regGC_CAC_ACC_CBR0;
typedef union GC_CAC_ACC_CBR1 regGC_CAC_ACC_CBR1;
typedef union GC_CAC_ACC_CBR2 regGC_CAC_ACC_CBR2;
typedef union GC_CAC_ACC_CBR3 regGC_CAC_ACC_CBR3;
typedef union GC_CAC_ACC_CP0 regGC_CAC_ACC_CP0;
typedef union GC_CAC_ACC_CP1 regGC_CAC_ACC_CP1;
typedef union GC_CAC_ACC_CP2 regGC_CAC_ACC_CP2;
typedef union GC_CAC_ACC_DB0 regGC_CAC_ACC_DB0;
typedef union GC_CAC_ACC_DB1 regGC_CAC_ACC_DB1;
typedef union GC_CAC_ACC_DB2 regGC_CAC_ACC_DB2;
typedef union GC_CAC_ACC_DB3 regGC_CAC_ACC_DB3;
typedef union GC_CAC_ACC_DBR0 regGC_CAC_ACC_DBR0;
typedef union GC_CAC_ACC_DBR1 regGC_CAC_ACC_DBR1;
typedef union GC_CAC_ACC_DBR2 regGC_CAC_ACC_DBR2;
typedef union GC_CAC_ACC_DBR3 regGC_CAC_ACC_DBR3;
typedef union GC_CAC_ACC_GDS0 regGC_CAC_ACC_GDS0;
typedef union GC_CAC_ACC_GDS1 regGC_CAC_ACC_GDS1;
typedef union GC_CAC_ACC_GDS2 regGC_CAC_ACC_GDS2;
typedef union GC_CAC_ACC_GDS3 regGC_CAC_ACC_GDS3;
typedef union GC_CAC_ACC_IA0 regGC_CAC_ACC_IA0;
typedef union GC_CAC_ACC_LDS0 regGC_CAC_ACC_LDS0;
typedef union GC_CAC_ACC_LDS1 regGC_CAC_ACC_LDS1;
typedef union GC_CAC_ACC_LDS2 regGC_CAC_ACC_LDS2;
typedef union GC_CAC_ACC_LDS3 regGC_CAC_ACC_LDS3;
typedef union GC_CAC_ACC_PA0 regGC_CAC_ACC_PA0;
typedef union GC_CAC_ACC_PA1 regGC_CAC_ACC_PA1;
typedef union GC_CAC_ACC_PC0 regGC_CAC_ACC_PC0;
typedef union GC_CAC_ACC_SC0 regGC_CAC_ACC_SC0;
typedef union GC_CAC_ACC_SPI0 regGC_CAC_ACC_SPI0;
typedef union GC_CAC_ACC_SPI1 regGC_CAC_ACC_SPI1;
typedef union GC_CAC_ACC_SPI2 regGC_CAC_ACC_SPI2;
typedef union GC_CAC_ACC_SPI3 regGC_CAC_ACC_SPI3;
typedef union GC_CAC_ACC_SPI4 regGC_CAC_ACC_SPI4;
typedef union GC_CAC_ACC_SPI5 regGC_CAC_ACC_SPI5;
typedef union GC_CAC_ACC_SQ0_LOWER regGC_CAC_ACC_SQ0_LOWER;
typedef union GC_CAC_ACC_SQ0_UPPER regGC_CAC_ACC_SQ0_UPPER;
typedef union GC_CAC_ACC_SQ1_LOWER regGC_CAC_ACC_SQ1_LOWER;
typedef union GC_CAC_ACC_SQ1_UPPER regGC_CAC_ACC_SQ1_UPPER;
typedef union GC_CAC_ACC_SQ2_LOWER regGC_CAC_ACC_SQ2_LOWER;
typedef union GC_CAC_ACC_SQ2_UPPER regGC_CAC_ACC_SQ2_UPPER;
typedef union GC_CAC_ACC_SQ3_LOWER regGC_CAC_ACC_SQ3_LOWER;
typedef union GC_CAC_ACC_SQ3_UPPER regGC_CAC_ACC_SQ3_UPPER;
typedef union GC_CAC_ACC_SQ4_LOWER regGC_CAC_ACC_SQ4_LOWER;
typedef union GC_CAC_ACC_SQ4_UPPER regGC_CAC_ACC_SQ4_UPPER;
typedef union GC_CAC_ACC_SQ5_LOWER regGC_CAC_ACC_SQ5_LOWER;
typedef union GC_CAC_ACC_SQ5_UPPER regGC_CAC_ACC_SQ5_UPPER;
typedef union GC_CAC_ACC_SQ6_LOWER regGC_CAC_ACC_SQ6_LOWER;
typedef union GC_CAC_ACC_SQ6_UPPER regGC_CAC_ACC_SQ6_UPPER;
typedef union GC_CAC_ACC_SQ7_LOWER regGC_CAC_ACC_SQ7_LOWER;
typedef union GC_CAC_ACC_SQ7_UPPER regGC_CAC_ACC_SQ7_UPPER;
typedef union GC_CAC_ACC_SQ8_LOWER regGC_CAC_ACC_SQ8_LOWER;
typedef union GC_CAC_ACC_SQ8_UPPER regGC_CAC_ACC_SQ8_UPPER;
typedef union GC_CAC_ACC_SX0 regGC_CAC_ACC_SX0;
typedef union GC_CAC_ACC_SXRB0 regGC_CAC_ACC_SXRB0;
typedef union GC_CAC_ACC_SXRB1 regGC_CAC_ACC_SXRB1;
typedef union GC_CAC_ACC_TA0 regGC_CAC_ACC_TA0;
typedef union GC_CAC_ACC_TCC0 regGC_CAC_ACC_TCC0;
typedef union GC_CAC_ACC_TCC1 regGC_CAC_ACC_TCC1;
typedef union GC_CAC_ACC_TCC2 regGC_CAC_ACC_TCC2;
typedef union GC_CAC_ACC_TCC3 regGC_CAC_ACC_TCC3;
typedef union GC_CAC_ACC_TCC4 regGC_CAC_ACC_TCC4;
typedef union GC_CAC_ACC_TCP0 regGC_CAC_ACC_TCP0;
typedef union GC_CAC_ACC_TCP1 regGC_CAC_ACC_TCP1;
typedef union GC_CAC_ACC_TCP2 regGC_CAC_ACC_TCP2;
typedef union GC_CAC_ACC_TCP3 regGC_CAC_ACC_TCP3;
typedef union GC_CAC_ACC_TCP4 regGC_CAC_ACC_TCP4;
typedef union GC_CAC_ACC_TD0 regGC_CAC_ACC_TD0;
typedef union GC_CAC_ACC_TD1 regGC_CAC_ACC_TD1;
typedef union GC_CAC_ACC_TD2 regGC_CAC_ACC_TD2;
typedef union GC_CAC_ACC_TD3 regGC_CAC_ACC_TD3;
typedef union GC_CAC_ACC_TD4 regGC_CAC_ACC_TD4;
typedef union GC_CAC_ACC_TD5 regGC_CAC_ACC_TD5;
typedef union GC_CAC_ACC_VGT0 regGC_CAC_ACC_VGT0;
typedef union GC_CAC_ACC_VGT1 regGC_CAC_ACC_VGT1;
typedef union GC_CAC_ACC_VGT2 regGC_CAC_ACC_VGT2;
typedef union GC_CAC_ACC_RMI0 regGC_CAC_ACC_RMI0;
typedef union GC_CAC_ACC_WD0 regGC_CAC_ACC_WD0;
typedef union GC_CAC_ACC_EA0 regGC_CAC_ACC_EA0;
typedef union GC_CAC_ACC_EA1 regGC_CAC_ACC_EA1;
typedef union GC_CAC_ACC_EA2 regGC_CAC_ACC_EA2;
typedef union GC_CAC_ACC_EA3 regGC_CAC_ACC_EA3;
typedef union GC_CAC_ACC_EA4 regGC_CAC_ACC_EA4;
typedef union GC_CAC_ACC_EA5 regGC_CAC_ACC_EA5;
typedef union GC_CAC_ACC_UTCL2_ATCL20 regGC_CAC_ACC_UTCL2_ATCL20;
typedef union GC_CAC_ACC_UTCL2_ATCL21 regGC_CAC_ACC_UTCL2_ATCL21;
typedef union GC_CAC_ACC_UTCL2_ATCL22 regGC_CAC_ACC_UTCL2_ATCL22;
typedef union GC_CAC_ACC_UTCL2_ATCL23 regGC_CAC_ACC_UTCL2_ATCL23;
typedef union GC_CAC_ACC_UTCL2_ATCL24 regGC_CAC_ACC_UTCL2_ATCL24;
typedef union GC_CAC_ACC_UTCL2_ROUTER0 regGC_CAC_ACC_UTCL2_ROUTER0;
typedef union GC_CAC_ACC_UTCL2_ROUTER1 regGC_CAC_ACC_UTCL2_ROUTER1;
typedef union GC_CAC_ACC_UTCL2_ROUTER2 regGC_CAC_ACC_UTCL2_ROUTER2;
typedef union GC_CAC_ACC_UTCL2_ROUTER3 regGC_CAC_ACC_UTCL2_ROUTER3;
typedef union GC_CAC_ACC_UTCL2_ROUTER4 regGC_CAC_ACC_UTCL2_ROUTER4;
typedef union GC_CAC_ACC_UTCL2_ROUTER5 regGC_CAC_ACC_UTCL2_ROUTER5;
typedef union GC_CAC_ACC_UTCL2_ROUTER6 regGC_CAC_ACC_UTCL2_ROUTER6;
typedef union GC_CAC_ACC_UTCL2_ROUTER7 regGC_CAC_ACC_UTCL2_ROUTER7;
typedef union GC_CAC_ACC_UTCL2_ROUTER8 regGC_CAC_ACC_UTCL2_ROUTER8;
typedef union GC_CAC_ACC_UTCL2_ROUTER9 regGC_CAC_ACC_UTCL2_ROUTER9;
typedef union GC_CAC_ACC_UTCL2_VML20 regGC_CAC_ACC_UTCL2_VML20;
typedef union GC_CAC_ACC_UTCL2_VML21 regGC_CAC_ACC_UTCL2_VML21;
typedef union GC_CAC_ACC_UTCL2_VML22 regGC_CAC_ACC_UTCL2_VML22;
typedef union GC_CAC_ACC_UTCL2_VML23 regGC_CAC_ACC_UTCL2_VML23;
typedef union GC_CAC_ACC_UTCL2_VML24 regGC_CAC_ACC_UTCL2_VML24;
typedef union GC_CAC_ACC_CU0 regGC_CAC_ACC_CU0;
typedef union GC_CAC_ACC_CU1 regGC_CAC_ACC_CU1;
typedef union GC_CAC_ACC_CU2 regGC_CAC_ACC_CU2;
typedef union GC_CAC_ACC_CU3 regGC_CAC_ACC_CU3;
typedef union GC_CAC_ACC_CU4 regGC_CAC_ACC_CU4;
typedef union GC_CAC_ACC_CU5 regGC_CAC_ACC_CU5;
typedef union GC_CAC_ACC_CU6 regGC_CAC_ACC_CU6;
typedef union GC_CAC_ACC_CU7 regGC_CAC_ACC_CU7;
typedef union GC_CAC_ACC_CU8 regGC_CAC_ACC_CU8;
typedef union GC_CAC_ACC_CU9 regGC_CAC_ACC_CU9;
typedef union GC_CAC_ACC_CU10 regGC_CAC_ACC_CU10;
typedef union GC_CAC_ACC_CU11 regGC_CAC_ACC_CU11;
typedef union GC_CAC_ACC_CU12 regGC_CAC_ACC_CU12;
typedef union GC_CAC_ACC_CU13 regGC_CAC_ACC_CU13;
typedef union GC_CAC_ACC_CU14 regGC_CAC_ACC_CU14;
typedef union GC_CAC_ACC_CU15 regGC_CAC_ACC_CU15;
typedef union GC_CAC_OVRD_BCI regGC_CAC_OVRD_BCI;
typedef union GC_CAC_OVRD_CB regGC_CAC_OVRD_CB;
typedef union GC_CAC_OVRD_CBR regGC_CAC_OVRD_CBR;
typedef union GC_CAC_OVRD_CP regGC_CAC_OVRD_CP;
typedef union GC_CAC_OVRD_DB regGC_CAC_OVRD_DB;
typedef union GC_CAC_OVRD_DBR regGC_CAC_OVRD_DBR;
typedef union GC_CAC_OVRD_GDS regGC_CAC_OVRD_GDS;
typedef union GC_CAC_OVRD_IA regGC_CAC_OVRD_IA;
typedef union GC_CAC_OVRD_LDS regGC_CAC_OVRD_LDS;
typedef union GC_CAC_OVRD_PA regGC_CAC_OVRD_PA;
typedef union GC_CAC_OVRD_PC regGC_CAC_OVRD_PC;
typedef union GC_CAC_OVRD_SC regGC_CAC_OVRD_SC;
typedef union GC_CAC_OVRD_SPI regGC_CAC_OVRD_SPI;
typedef union GC_CAC_OVRD_CU regGC_CAC_OVRD_CU;
typedef union GC_CAC_OVRD_SQ regGC_CAC_OVRD_SQ;
typedef union GC_CAC_OVRD_SX regGC_CAC_OVRD_SX;
typedef union GC_CAC_OVRD_SXRB regGC_CAC_OVRD_SXRB;
typedef union GC_CAC_OVRD_TA regGC_CAC_OVRD_TA;
typedef union GC_CAC_OVRD_TCC regGC_CAC_OVRD_TCC;
typedef union GC_CAC_OVRD_TCP regGC_CAC_OVRD_TCP;
typedef union GC_CAC_OVRD_TD regGC_CAC_OVRD_TD;
typedef union GC_CAC_OVRD_VGT regGC_CAC_OVRD_VGT;
typedef union GC_CAC_OVRD_RMI regGC_CAC_OVRD_RMI;
typedef union GC_CAC_OVRD_WD regGC_CAC_OVRD_WD;
typedef union GC_CAC_OVRD_EA regGC_CAC_OVRD_EA;
typedef union GC_CAC_OVRD_UTCL2_ATCL2 regGC_CAC_OVRD_UTCL2_ATCL2;
typedef union GC_CAC_OVRD_UTCL2_ROUTER regGC_CAC_OVRD_UTCL2_ROUTER;
typedef union GC_CAC_OVRD_UTCL2_VML2 regGC_CAC_OVRD_UTCL2_VML2;
typedef union GC_CAC_WEIGHT_UTCL2_WALKER_0 regGC_CAC_WEIGHT_UTCL2_WALKER_0;
typedef union GC_CAC_WEIGHT_UTCL2_WALKER_1 regGC_CAC_WEIGHT_UTCL2_WALKER_1;
typedef union GC_CAC_WEIGHT_UTCL2_WALKER_2 regGC_CAC_WEIGHT_UTCL2_WALKER_2;
typedef union GC_CAC_ACC_UTCL2_WALKER0 regGC_CAC_ACC_UTCL2_WALKER0;
typedef union GC_CAC_ACC_UTCL2_WALKER1 regGC_CAC_ACC_UTCL2_WALKER1;
typedef union GC_CAC_ACC_UTCL2_WALKER2 regGC_CAC_ACC_UTCL2_WALKER2;
typedef union GC_CAC_ACC_UTCL2_WALKER3 regGC_CAC_ACC_UTCL2_WALKER3;
typedef union GC_CAC_ACC_UTCL2_WALKER4 regGC_CAC_ACC_UTCL2_WALKER4;
typedef union GC_CAC_OVRD_UTCL2_WALKER regGC_CAC_OVRD_UTCL2_WALKER;
typedef union SE_CAC_CNTL regSE_CAC_CNTL;
typedef union SE_CAC_OVR_SEL regSE_CAC_OVR_SEL;
typedef union SE_CAC_OVR_VAL regSE_CAC_OVR_VAL;
typedef union RLC_GPM_PERF_COUNT_0 regRLC_GPM_PERF_COUNT_0;
typedef union RLC_GPM_PERF_COUNT_1 regRLC_GPM_PERF_COUNT_1;
typedef union RLC_PERFCOUNTER0_LO regRLC_PERFCOUNTER0_LO;
typedef union RLC_PERFCOUNTER1_LO regRLC_PERFCOUNTER1_LO;
typedef union RLC_PERFCOUNTER0_HI regRLC_PERFCOUNTER0_HI;
typedef union RLC_PERFCOUNTER1_HI regRLC_PERFCOUNTER1_HI;
typedef union RLC_PERFMON_CLK_CNTL regRLC_PERFMON_CLK_CNTL;
typedef union RLC_PERFMON_CNTL regRLC_PERFMON_CNTL;
typedef union RLC_PERFCOUNTER0_SELECT regRLC_PERFCOUNTER0_SELECT;
typedef union RLC_PERFCOUNTER1_SELECT regRLC_PERFCOUNTER1_SELECT;
typedef union RLC_GPU_IOV_PERF_CNT_CNTL regRLC_GPU_IOV_PERF_CNT_CNTL;
typedef union RLC_GPU_IOV_PERF_CNT_WR_ADDR regRLC_GPU_IOV_PERF_CNT_WR_ADDR;
typedef union RLC_GPU_IOV_PERF_CNT_WR_DATA regRLC_GPU_IOV_PERF_CNT_WR_DATA;
typedef union RLC_GPU_IOV_PERF_CNT_RD_ADDR regRLC_GPU_IOV_PERF_CNT_RD_ADDR;
typedef union RLC_GPU_IOV_PERF_CNT_RD_DATA regRLC_GPU_IOV_PERF_CNT_RD_DATA;
typedef union RLC_SPM_PERFMON_CNTL regRLC_SPM_PERFMON_CNTL;
typedef union RLC_SPM_PERFMON_RING_BASE_LO regRLC_SPM_PERFMON_RING_BASE_LO;
typedef union RLC_SPM_PERFMON_RING_BASE_HI regRLC_SPM_PERFMON_RING_BASE_HI;
typedef union RLC_SPM_PERFMON_RING_SIZE regRLC_SPM_PERFMON_RING_SIZE;
typedef union RLC_SPM_PERFMON_SEGMENT_SIZE regRLC_SPM_PERFMON_SEGMENT_SIZE;
typedef union RLC_SPM_SE_MUXSEL_ADDR regRLC_SPM_SE_MUXSEL_ADDR;
typedef union RLC_SPM_SE_MUXSEL_DATA regRLC_SPM_SE_MUXSEL_DATA;
typedef union RLC_SPM_CPG_PERFMON_SAMPLE_DELAY regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_CPC_PERFMON_SAMPLE_DELAY regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_CPF_PERFMON_SAMPLE_DELAY regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_CB_PERFMON_SAMPLE_DELAY regRLC_SPM_CB_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_DB_PERFMON_SAMPLE_DELAY regRLC_SPM_DB_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_PA_PERFMON_SAMPLE_DELAY regRLC_SPM_PA_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_GDS_PERFMON_SAMPLE_DELAY regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_IA_PERFMON_SAMPLE_DELAY regRLC_SPM_IA_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_SC_PERFMON_SAMPLE_DELAY regRLC_SPM_SC_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_TCC_PERFMON_SAMPLE_DELAY regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_TCA_PERFMON_SAMPLE_DELAY regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_TCP_PERFMON_SAMPLE_DELAY regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_TA_PERFMON_SAMPLE_DELAY regRLC_SPM_TA_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_TD_PERFMON_SAMPLE_DELAY regRLC_SPM_TD_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_VGT_PERFMON_SAMPLE_DELAY regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_SPI_PERFMON_SAMPLE_DELAY regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_SQG_PERFMON_SAMPLE_DELAY regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_SX_PERFMON_SAMPLE_DELAY regRLC_SPM_SX_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_GLOBAL_MUXSEL_ADDR regRLC_SPM_GLOBAL_MUXSEL_ADDR;
typedef union RLC_SPM_GLOBAL_MUXSEL_DATA regRLC_SPM_GLOBAL_MUXSEL_DATA;
typedef union RLC_SPM_RING_RDPTR regRLC_SPM_RING_RDPTR;
typedef union RLC_SPM_SEGMENT_THRESHOLD regRLC_SPM_SEGMENT_THRESHOLD;
typedef union RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY regRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY regRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY regRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY regRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY;
typedef union RLC_SPM_RMI_PERFMON_SAMPLE_DELAY regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY;
typedef union RLC_CNTL regRLC_CNTL;
typedef union RLC_DEBUG_SELECT regRLC_DEBUG_SELECT;
typedef union RLC_DEBUG regRLC_DEBUG;
typedef union RLC_STAT regRLC_STAT;
typedef union RLC_INT_STAT regRLC_INT_STAT;
typedef union RLC_SAFE_MODE regRLC_SAFE_MODE;
typedef union RLC_MEM_SLP_CNTL regRLC_MEM_SLP_CNTL;
typedef union SMU_RLC_RESPONSE regSMU_RLC_RESPONSE;
typedef union RLC_RLCV_SAFE_MODE regRLC_RLCV_SAFE_MODE;
typedef union RLC_SMU_SAFE_MODE regRLC_SMU_SAFE_MODE;
typedef union RLC_RLCV_COMMAND regRLC_RLCV_COMMAND;
typedef union RLC_REFCLOCK_TIMESTAMP_LSB regRLC_REFCLOCK_TIMESTAMP_LSB;
typedef union RLC_REFCLOCK_TIMESTAMP_MSB regRLC_REFCLOCK_TIMESTAMP_MSB;
typedef union RLC_GPM_TIMER_INT_0 regRLC_GPM_TIMER_INT_0;
typedef union RLC_GPM_TIMER_INT_1 regRLC_GPM_TIMER_INT_1;
typedef union RLC_GPM_TIMER_INT_2 regRLC_GPM_TIMER_INT_2;
typedef union RLC_GPM_TIMER_INT_3 regRLC_GPM_TIMER_INT_3;
typedef union RLC_GPM_TIMER_CTRL regRLC_GPM_TIMER_CTRL;
typedef union RLC_GPM_TIMER_STAT regRLC_GPM_TIMER_STAT;
typedef union RLC_LB_CNTL regRLC_LB_CNTL;
typedef union RLC_LB_CNTR_MAX regRLC_LB_CNTR_MAX;
typedef union RLC_LB_CNTR_INIT regRLC_LB_CNTR_INIT;
typedef union RLC_LOAD_BALANCE_CNTR regRLC_LOAD_BALANCE_CNTR;
typedef union RLC_JUMP_TABLE_RESTORE regRLC_JUMP_TABLE_RESTORE;
typedef union RLC_PG_DELAY_2 regRLC_PG_DELAY_2;
typedef union RLC_GPM_DEBUG_INST_HIST regRLC_GPM_DEBUG_INST_HIST;
typedef union RLC_GPM_DEBUG_SELECT regRLC_GPM_DEBUG_SELECT;
typedef union RLC_GPM_DEBUG regRLC_GPM_DEBUG;
typedef union RLC_GPM_DEBUG_INST_A regRLC_GPM_DEBUG_INST_A;
typedef union RLC_GPM_DEBUG_INST_B regRLC_GPM_DEBUG_INST_B;
typedef union RLC_GPM_DEBUG_INST_ADDR regRLC_GPM_DEBUG_INST_ADDR;
typedef union RLC_SEMAPHORE_0 regRLC_SEMAPHORE_0;
typedef union RLC_SEMAPHORE_1 regRLC_SEMAPHORE_1;
typedef union RLC_RLCV_SPARE_INT regRLC_RLCV_SPARE_INT;
typedef union RLC_GPU_CLOCK_COUNT_LSB regRLC_GPU_CLOCK_COUNT_LSB;
typedef union RLC_GPU_CLOCK_COUNT_MSB regRLC_GPU_CLOCK_COUNT_MSB;
typedef union RLC_CAPTURE_GPU_CLOCK_COUNT regRLC_CAPTURE_GPU_CLOCK_COUNT;
typedef union RLC_UCODE_CNTL regRLC_UCODE_CNTL;
typedef union RLC_GPM_STAT regRLC_GPM_STAT;
typedef union RLC_GPU_CLOCK_32_RES_SEL regRLC_GPU_CLOCK_32_RES_SEL;
typedef union RLC_GPU_CLOCK_32 regRLC_GPU_CLOCK_32;
typedef union RLC_PG_CNTL regRLC_PG_CNTL;
typedef union RLC_GPM_THREAD_PRIORITY regRLC_GPM_THREAD_PRIORITY;
typedef union RLC_GPM_THREAD_ENABLE regRLC_GPM_THREAD_ENABLE;
typedef union RLC_CGTT_MGCG_OVERRIDE regRLC_CGTT_MGCG_OVERRIDE;
typedef union RLC_CGCG_CGLS_CTRL regRLC_CGCG_CGLS_CTRL;
typedef union RLC_CGCG_RAMP_CTRL regRLC_CGCG_RAMP_CTRL;
typedef union RLC_CGCG_CGLS_CTRL_3D regRLC_CGCG_CGLS_CTRL_3D;
typedef union RLC_CGCG_RAMP_CTRL_3D regRLC_CGCG_RAMP_CTRL_3D;
typedef union RLC_DYN_PG_STATUS regRLC_DYN_PG_STATUS;
typedef union RLC_DYN_PG_REQUEST regRLC_DYN_PG_REQUEST;
typedef union RLC_PG_DELAY regRLC_PG_DELAY;
typedef union RLC_CU_STATUS regRLC_CU_STATUS;
typedef union RLC_LB_INIT_CU_MASK regRLC_LB_INIT_CU_MASK;
typedef union RLC_LB_ALWAYS_ACTIVE_CU_MASK regRLC_LB_ALWAYS_ACTIVE_CU_MASK;
typedef union RLC_LB_PARAMS regRLC_LB_PARAMS;
typedef union RLC_THREAD1_DELAY regRLC_THREAD1_DELAY;
typedef union RLC_LB_THR_CONFIG_1 regRLC_LB_THR_CONFIG_1;
typedef union RLC_LB_THR_CONFIG_2 regRLC_LB_THR_CONFIG_2;
typedef union RLC_LB_THR_CONFIG_3 regRLC_LB_THR_CONFIG_3;
typedef union RLC_LB_THR_CONFIG_4 regRLC_LB_THR_CONFIG_4;
typedef union RLC_LB_DEBUG_1 regRLC_LB_DEBUG_1;
typedef union RLC_PG_ALWAYS_ON_CU_MASK regRLC_PG_ALWAYS_ON_CU_MASK;
typedef union RLC_MAX_PG_CU regRLC_MAX_PG_CU;
typedef union RLC_AUTO_PG_CTRL regRLC_AUTO_PG_CTRL;
typedef union RLC_SMU_GRBM_REG_SAVE_CTRL regRLC_SMU_GRBM_REG_SAVE_CTRL;
typedef union RLC_SERDES_RD_MASTER_INDEX regRLC_SERDES_RD_MASTER_INDEX;
typedef union RLC_SERDES_RD_DATA_0 regRLC_SERDES_RD_DATA_0;
typedef union RLC_SERDES_RD_DATA_1 regRLC_SERDES_RD_DATA_1;
typedef union RLC_SERDES_RD_DATA_2 regRLC_SERDES_RD_DATA_2;
typedef union RLC_SERDES_WR_CU_MASTER_MASK regRLC_SERDES_WR_CU_MASTER_MASK;
typedef union RLC_SERDES_WR_NONCU_MASTER_MASK regRLC_SERDES_WR_NONCU_MASTER_MASK;
typedef union RLC_SERDES_WR_NONCU_MASTER_MASK_1 regRLC_SERDES_WR_NONCU_MASTER_MASK_1;
typedef union RLC_SERDES_NONCU_MASTER_BUSY_1 regRLC_SERDES_NONCU_MASTER_BUSY_1;
typedef union RLC_SERDES_WR_CTRL regRLC_SERDES_WR_CTRL;
typedef union RLC_SERDES_WR_DATA regRLC_SERDES_WR_DATA;
typedef union RLC_SERDES_CU_MASTER_BUSY regRLC_SERDES_CU_MASTER_BUSY;
typedef union RLC_SERDES_NONCU_MASTER_BUSY regRLC_SERDES_NONCU_MASTER_BUSY;
typedef union RLC_GPM_GENERAL_0 regRLC_GPM_GENERAL_0;
typedef union RLC_GPM_GENERAL_1 regRLC_GPM_GENERAL_1;
typedef union RLC_GPM_GENERAL_2 regRLC_GPM_GENERAL_2;
typedef union RLC_GPM_GENERAL_3 regRLC_GPM_GENERAL_3;
typedef union RLC_GPM_GENERAL_4 regRLC_GPM_GENERAL_4;
typedef union RLC_GPM_GENERAL_5 regRLC_GPM_GENERAL_5;
typedef union RLC_GPM_GENERAL_6 regRLC_GPM_GENERAL_6;
typedef union RLC_GPM_GENERAL_7 regRLC_GPM_GENERAL_7;
typedef union RLC_GPM_SCRATCH_ADDR regRLC_GPM_SCRATCH_ADDR;
typedef union RLC_GPM_SCRATCH_DATA regRLC_GPM_SCRATCH_DATA;
typedef union RLC_STATIC_PG_STATUS regRLC_STATIC_PG_STATUS;
typedef union RLC_GPR_REG1 regRLC_GPR_REG1;
typedef union RLC_GPR_REG2 regRLC_GPR_REG2;
typedef union RLC_MGCG_CTRL regRLC_MGCG_CTRL;
typedef union RLC_GPM_THREAD_RESET regRLC_GPM_THREAD_RESET;
typedef union RLC_GPM_CP_DMA_COMPLETE_T0 regRLC_GPM_CP_DMA_COMPLETE_T0;
typedef union RLC_GPM_CP_DMA_COMPLETE_T1 regRLC_GPM_CP_DMA_COMPLETE_T1;
typedef union RLC_FIREWALL_VIOLATION regRLC_FIREWALL_VIOLATION;
typedef union RLC_SPM_MC_CNTL regRLC_SPM_MC_CNTL;
typedef union RLC_SPM_INT_CNTL regRLC_SPM_INT_CNTL;
typedef union RLC_SPM_INT_STATUS regRLC_SPM_INT_STATUS;
typedef union RLC_SPM_DEBUG_SELECT regRLC_SPM_DEBUG_SELECT;
typedef union RLC_SPM_DEBUG regRLC_SPM_DEBUG;
typedef union RLC_SMU_MESSAGE regRLC_SMU_MESSAGE;
typedef union RLC_GPM_LOG_SIZE regRLC_GPM_LOG_SIZE;
typedef union RLC_GPM_LOG_CONT regRLC_GPM_LOG_CONT;
typedef union RLC_PG_DELAY_3 regRLC_PG_DELAY_3;
typedef union RLC_GPM_INT_DISABLE_TH0 regRLC_GPM_INT_DISABLE_TH0;
typedef union RLC_GPM_INT_DISABLE_TH1 regRLC_GPM_INT_DISABLE_TH1;
typedef union RLC_GPM_INT_FORCE_TH0 regRLC_GPM_INT_FORCE_TH0;
typedef union RLC_GPM_INT_FORCE_TH1 regRLC_GPM_INT_FORCE_TH1;
typedef union RLC_SRM_CNTL regRLC_SRM_CNTL;
typedef union RLC_SRM_DEBUG_SELECT regRLC_SRM_DEBUG_SELECT;
typedef union RLC_SRM_DEBUG regRLC_SRM_DEBUG;
typedef union RLC_SRM_ARAM_ADDR regRLC_SRM_ARAM_ADDR;
typedef union RLC_SRM_ARAM_DATA regRLC_SRM_ARAM_DATA;
typedef union RLC_SRM_DRAM_ADDR regRLC_SRM_DRAM_ADDR;
typedef union RLC_SRM_DRAM_DATA regRLC_SRM_DRAM_DATA;
typedef union RLC_SRM_GPM_COMMAND regRLC_SRM_GPM_COMMAND;
typedef union RLC_SRM_GPM_COMMAND_STATUS regRLC_SRM_GPM_COMMAND_STATUS;
typedef union RLC_SRM_RLCV_COMMAND regRLC_SRM_RLCV_COMMAND;
typedef union RLC_SRM_RLCV_COMMAND_STATUS regRLC_SRM_RLCV_COMMAND_STATUS;
typedef union RLC_SRM_INDEX_CNTL_ADDR_0 regRLC_SRM_INDEX_CNTL_ADDR_0;
typedef union RLC_SRM_INDEX_CNTL_ADDR_1 regRLC_SRM_INDEX_CNTL_ADDR_1;
typedef union RLC_SRM_INDEX_CNTL_ADDR_2 regRLC_SRM_INDEX_CNTL_ADDR_2;
typedef union RLC_SRM_INDEX_CNTL_ADDR_3 regRLC_SRM_INDEX_CNTL_ADDR_3;
typedef union RLC_SRM_INDEX_CNTL_ADDR_4 regRLC_SRM_INDEX_CNTL_ADDR_4;
typedef union RLC_SRM_INDEX_CNTL_ADDR_5 regRLC_SRM_INDEX_CNTL_ADDR_5;
typedef union RLC_SRM_INDEX_CNTL_ADDR_6 regRLC_SRM_INDEX_CNTL_ADDR_6;
typedef union RLC_SRM_INDEX_CNTL_ADDR_7 regRLC_SRM_INDEX_CNTL_ADDR_7;
typedef union RLC_SRM_INDEX_CNTL_DATA_0 regRLC_SRM_INDEX_CNTL_DATA_0;
typedef union RLC_SRM_INDEX_CNTL_DATA_1 regRLC_SRM_INDEX_CNTL_DATA_1;
typedef union RLC_SRM_INDEX_CNTL_DATA_2 regRLC_SRM_INDEX_CNTL_DATA_2;
typedef union RLC_SRM_INDEX_CNTL_DATA_3 regRLC_SRM_INDEX_CNTL_DATA_3;
typedef union RLC_SRM_INDEX_CNTL_DATA_4 regRLC_SRM_INDEX_CNTL_DATA_4;
typedef union RLC_SRM_INDEX_CNTL_DATA_5 regRLC_SRM_INDEX_CNTL_DATA_5;
typedef union RLC_SRM_INDEX_CNTL_DATA_6 regRLC_SRM_INDEX_CNTL_DATA_6;
typedef union RLC_SRM_INDEX_CNTL_DATA_7 regRLC_SRM_INDEX_CNTL_DATA_7;
typedef union RLC_SRM_STAT regRLC_SRM_STAT;
typedef union RLC_SRM_GPM_ABORT regRLC_SRM_GPM_ABORT;
typedef union RLC_CSIB_ADDR_LO regRLC_CSIB_ADDR_LO;
typedef union RLC_CSIB_ADDR_HI regRLC_CSIB_ADDR_HI;
typedef union RLC_CSIB_LENGTH regRLC_CSIB_LENGTH;
typedef union RLC_SMU_COMMAND regRLC_SMU_COMMAND;
typedef union RLC_CP_SCHEDULERS regRLC_CP_SCHEDULERS;
typedef union RLC_SMU_ARGUMENT_1 regRLC_SMU_ARGUMENT_1;
typedef union RLC_SMU_ARGUMENT_2 regRLC_SMU_ARGUMENT_2;
typedef union RLC_GPM_GENERAL_8 regRLC_GPM_GENERAL_8;
typedef union RLC_GPM_GENERAL_9 regRLC_GPM_GENERAL_9;
typedef union RLC_GPM_GENERAL_10 regRLC_GPM_GENERAL_10;
typedef union RLC_GPM_GENERAL_11 regRLC_GPM_GENERAL_11;
typedef union RLC_GPM_GENERAL_12 regRLC_GPM_GENERAL_12;
typedef union RLC_UTCL2_CNTL regRLC_UTCL2_CNTL;
typedef union RLC_GPM_UTCL1_CNTL_0 regRLC_GPM_UTCL1_CNTL_0;
typedef union RLC_GPM_UTCL1_CNTL_1 regRLC_GPM_UTCL1_CNTL_1;
typedef union RLC_GPM_UTCL1_CNTL_2 regRLC_GPM_UTCL1_CNTL_2;
typedef union RLC_SPM_UTCL1_CNTL regRLC_SPM_UTCL1_CNTL;
typedef union RLC_PREWALKER_UTCL1_CNTL regRLC_PREWALKER_UTCL1_CNTL;
typedef union RLC_PREWALKER_UTCL1_TRIG regRLC_PREWALKER_UTCL1_TRIG;
typedef union RLC_PREWALKER_UTCL1_ADDR_LSB regRLC_PREWALKER_UTCL1_ADDR_LSB;
typedef union RLC_PREWALKER_UTCL1_ADDR_MSB regRLC_PREWALKER_UTCL1_ADDR_MSB;
typedef union RLC_PREWALKER_UTCL1_SIZE_LSB regRLC_PREWALKER_UTCL1_SIZE_LSB;
typedef union RLC_PREWALKER_UTCL1_SIZE_MSB regRLC_PREWALKER_UTCL1_SIZE_MSB;
typedef union RLC_DSM_TRIG regRLC_DSM_TRIG;
typedef union RLC_UTCL1_STATUS_2 regRLC_UTCL1_STATUS_2;
typedef union RLC_SPM_UTCL1_ERROR_1 regRLC_SPM_UTCL1_ERROR_1;
typedef union RLC_SPM_UTCL1_ERROR_2 regRLC_SPM_UTCL1_ERROR_2;
typedef union RLC_GPM_UTCL1_TH0_ERROR_1 regRLC_GPM_UTCL1_TH0_ERROR_1;
typedef union RLC_GPM_UTCL1_TH0_ERROR_2 regRLC_GPM_UTCL1_TH0_ERROR_2;
typedef union RLC_GPM_UTCL1_TH1_ERROR_1 regRLC_GPM_UTCL1_TH1_ERROR_1;
typedef union RLC_GPM_UTCL1_TH1_ERROR_2 regRLC_GPM_UTCL1_TH1_ERROR_2;
typedef union RLC_GPM_UTCL1_TH2_ERROR_1 regRLC_GPM_UTCL1_TH2_ERROR_1;
typedef union RLC_GPM_UTCL1_TH2_ERROR_2 regRLC_GPM_UTCL1_TH2_ERROR_2;
typedef union RLC_CP_EOF_INT regRLC_CP_EOF_INT;
typedef union RLC_CP_EOF_INT_CNT regRLC_CP_EOF_INT_CNT;
typedef union RLC_R2I_CNTL_0 regRLC_R2I_CNTL_0;
typedef union RLC_R2I_CNTL_1 regRLC_R2I_CNTL_1;
typedef union RLC_R2I_CNTL_2 regRLC_R2I_CNTL_2;
typedef union RLC_R2I_CNTL_3 regRLC_R2I_CNTL_3;
typedef union RLC_SPARE_INT regRLC_SPARE_INT;
typedef union RLC_UTCL1_STATUS regRLC_UTCL1_STATUS;
typedef union RLC_LBPW_CU_STAT regRLC_LBPW_CU_STAT;
typedef union RLC_DS_CNTL regRLC_DS_CNTL;
typedef union CGTT_RLC_CLK_CTRL regCGTT_RLC_CLK_CTRL;
typedef union RLC_GFX_RM_CNTL regRLC_GFX_RM_CNTL;
typedef union RLC_CLK_CNTL regRLC_CLK_CNTL;
typedef union RLC_GPM_UCODE_ADDR regRLC_GPM_UCODE_ADDR;
typedef union RLC_GPM_UCODE_DATA regRLC_GPM_UCODE_DATA;
typedef union RLC_GC_FUSESTRAP_RELOAD regRLC_GC_FUSESTRAP_RELOAD;
typedef union RLC_GC_FUSESTRAP_GC_WRITE_DISABLE regRLC_GC_FUSESTRAP_GC_WRITE_DISABLE;
typedef union RLC_GC_FUSESTRAP_CC_WRITE_DISABLE regRLC_GC_FUSESTRAP_CC_WRITE_DISABLE;
typedef union RLC_GC_FUSESTRAP_DEBE_0 regRLC_GC_FUSESTRAP_DEBE_0;
typedef union RLC_GC_FUSESTRAP_DEBE_1 regRLC_GC_FUSESTRAP_DEBE_1;
typedef union RLC_GC_FUSESTRAP_DEBE_2 regRLC_GC_FUSESTRAP_DEBE_2;
typedef union RLC_GC_FUSESTRAP_DEBE_3 regRLC_GC_FUSESTRAP_DEBE_3;
typedef union RLC_GC_FUSESTRAP_DPFP_RATE regRLC_GC_FUSESTRAP_DPFP_RATE;
typedef union RLC_GC_FUSESTRAP_DISABLE_EDC regRLC_GC_FUSESTRAP_DISABLE_EDC;
typedef union RLC_HYP_SEMAPHORE_2 regRLC_HYP_SEMAPHORE_2;
typedef union RLC_HYP_SEMAPHORE_3 regRLC_HYP_SEMAPHORE_3;
typedef union RLC_GPU_IOV_VF_ENABLE regRLC_GPU_IOV_VF_ENABLE;
typedef union RLC_GPU_IOV_CFG_REG1 regRLC_GPU_IOV_CFG_REG1;
typedef union RLC_GPU_IOV_CFG_REG2 regRLC_GPU_IOV_CFG_REG2;
typedef union RLC_GPU_IOV_SCH_BLOCK regRLC_GPU_IOV_SCH_BLOCK;
typedef union RLC_GPU_IOV_CFG_REG6 regRLC_GPU_IOV_CFG_REG6;
typedef union RLC_GPU_IOV_CFG_REG8 regRLC_GPU_IOV_CFG_REG8;
typedef union RLC_GPU_IOV_UCODE_ADDR regRLC_GPU_IOV_UCODE_ADDR;
typedef union RLC_GPU_IOV_UCODE_DATA regRLC_GPU_IOV_UCODE_DATA;
typedef union RLC_GPU_IOV_SCRATCH_ADDR regRLC_GPU_IOV_SCRATCH_ADDR;
typedef union RLC_GPU_IOV_SCRATCH_DATA regRLC_GPU_IOV_SCRATCH_DATA;
typedef union RLC_GPU_IOV_F32_CNTL regRLC_GPU_IOV_F32_CNTL;
typedef union RLC_GPU_IOV_F32_RESET regRLC_GPU_IOV_F32_RESET;
typedef union RLC_GPU_IOV_SDMA0_STATUS regRLC_GPU_IOV_SDMA0_STATUS;
typedef union RLC_GPU_IOV_SDMA1_STATUS regRLC_GPU_IOV_SDMA1_STATUS;
typedef union RLC_GPU_IOV_SMU_RESPONSE regRLC_GPU_IOV_SMU_RESPONSE;
typedef union RLC_GPU_IOV_VIRT_RESET_REQ regRLC_GPU_IOV_VIRT_RESET_REQ;
typedef union RLC_GPU_IOV_SDMA0_BUSY_STATUS regRLC_GPU_IOV_SDMA0_BUSY_STATUS;
typedef union RLC_GPU_IOV_SDMA1_BUSY_STATUS regRLC_GPU_IOV_SDMA1_BUSY_STATUS;
typedef union RLC_GPU_IOV_VM_BUSY_STATUS regRLC_GPU_IOV_VM_BUSY_STATUS;
typedef union RLC_GPU_IOV_SCH_0 regRLC_GPU_IOV_SCH_0;
typedef union RLC_GPU_IOV_SCH_1 regRLC_GPU_IOV_SCH_1;
typedef union RLC_GPU_IOV_SCH_2 regRLC_GPU_IOV_SCH_2;
typedef union RLC_GPU_IOV_SCH_3 regRLC_GPU_IOV_SCH_3;
typedef union RLC_GPU_IOV_RLC_RESPONSE regRLC_GPU_IOV_RLC_RESPONSE;
typedef union RLC_GPU_IOV_ACTIVE_FCN_ID regRLC_GPU_IOV_ACTIVE_FCN_ID;
typedef union RLC_RLCV_TIMER_INT_0 regRLC_RLCV_TIMER_INT_0;
typedef union RLC_RLCV_TIMER_CTRL regRLC_RLCV_TIMER_CTRL;
typedef union RLC_RLCV_TIMER_STAT regRLC_RLCV_TIMER_STAT;
typedef union RLC_GPU_IOV_INT_DISABLE regRLC_GPU_IOV_INT_DISABLE;
typedef union RLC_GPU_IOV_INT_FORCE regRLC_GPU_IOV_INT_FORCE;
typedef union RLC_GPU_IOV_VF_DOORBELL_STATUS regRLC_GPU_IOV_VF_DOORBELL_STATUS;
typedef union RLC_GPU_IOV_VF_DOORBELL_STATUS_SET regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET;
typedef union RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR;
typedef union RLC_GPU_IOV_VF_MASK regRLC_GPU_IOV_VF_MASK;
typedef union RLC_REG_PRIV_LEVEL_A regRLC_REG_PRIV_LEVEL_A;
typedef union RLC_REG_PRIV_LEVEL_B regRLC_REG_PRIV_LEVEL_B;
typedef union RLC_REG_PRIV_LEVEL_C regRLC_REG_PRIV_LEVEL_C;
typedef union RLC_REG_PRIV_LEVEL_D regRLC_REG_PRIV_LEVEL_D;
typedef union RLC_REG_PRIV_LEVEL_E regRLC_REG_PRIV_LEVEL_E;
typedef union RLC_REG_PRIV_LEVEL_F regRLC_REG_PRIV_LEVEL_F;
typedef union RLC_REG_PRIV_LEVEL_G regRLC_REG_PRIV_LEVEL_G;
typedef union RLC_REG_PRIV_LEVEL_H regRLC_REG_PRIV_LEVEL_H;
typedef union RLC_REG_PRIV_LEVEL_I regRLC_REG_PRIV_LEVEL_I;
typedef union RLC_REG_PRIV_LEVEL_J regRLC_REG_PRIV_LEVEL_J;
typedef union RLC_REG_PRIV_LEVEL_K regRLC_REG_PRIV_LEVEL_K;
typedef union RLC_REG_PRIV_LEVEL_L regRLC_REG_PRIV_LEVEL_L;
typedef union RLC_REG_PRIV_LEVEL_M regRLC_REG_PRIV_LEVEL_M;
typedef union RLC_REG_PRIV_LEVEL_N regRLC_REG_PRIV_LEVEL_N;
typedef union RLC_REG_PRIV_LEVEL_O regRLC_REG_PRIV_LEVEL_O;
typedef union RLC_REG_PRIV_LEVEL_P regRLC_REG_PRIV_LEVEL_P;
typedef union RLC_REG_SEC_INT_STATUS regRLC_REG_SEC_INT_STATUS;
typedef union RLC_FWL_FIRST_VIOL_ADDR regRLC_FWL_FIRST_VIOL_ADDR;
typedef union SPI_PS_MAX_WAVE_ID regSPI_PS_MAX_WAVE_ID;
typedef union SPI_START_PHASE regSPI_START_PHASE;
typedef union SPI_GFX_CNTL regSPI_GFX_CNTL;
typedef union SPI_DEBUG_CNTL regSPI_DEBUG_CNTL;
typedef union SPI_DEBUG_READ regSPI_DEBUG_READ;
typedef union SPI_DSM_CNTL regSPI_DSM_CNTL;
typedef union SPI_DSM_CNTL2 regSPI_DSM_CNTL2;
typedef union SPI_EDC_CNT regSPI_EDC_CNT;
typedef union SPI_DEBUG_BUSY regSPI_DEBUG_BUSY;
typedef union SPI_CONFIG_PS_CU_EN regSPI_CONFIG_PS_CU_EN;
typedef union SPI_WF_LIFETIME_CNTL regSPI_WF_LIFETIME_CNTL;
typedef union SPI_WF_LIFETIME_LIMIT_0 regSPI_WF_LIFETIME_LIMIT_0;
typedef union SPI_WF_LIFETIME_LIMIT_1 regSPI_WF_LIFETIME_LIMIT_1;
typedef union SPI_WF_LIFETIME_LIMIT_2 regSPI_WF_LIFETIME_LIMIT_2;
typedef union SPI_WF_LIFETIME_LIMIT_3 regSPI_WF_LIFETIME_LIMIT_3;
typedef union SPI_WF_LIFETIME_LIMIT_4 regSPI_WF_LIFETIME_LIMIT_4;
typedef union SPI_WF_LIFETIME_LIMIT_5 regSPI_WF_LIFETIME_LIMIT_5;
typedef union SPI_WF_LIFETIME_LIMIT_6 regSPI_WF_LIFETIME_LIMIT_6;
typedef union SPI_WF_LIFETIME_LIMIT_7 regSPI_WF_LIFETIME_LIMIT_7;
typedef union SPI_WF_LIFETIME_LIMIT_8 regSPI_WF_LIFETIME_LIMIT_8;
typedef union SPI_WF_LIFETIME_LIMIT_9 regSPI_WF_LIFETIME_LIMIT_9;
typedef union SPI_WF_LIFETIME_STATUS_0 regSPI_WF_LIFETIME_STATUS_0;
typedef union SPI_WF_LIFETIME_STATUS_1 regSPI_WF_LIFETIME_STATUS_1;
typedef union SPI_WF_LIFETIME_STATUS_2 regSPI_WF_LIFETIME_STATUS_2;
typedef union SPI_WF_LIFETIME_STATUS_3 regSPI_WF_LIFETIME_STATUS_3;
typedef union SPI_WF_LIFETIME_STATUS_4 regSPI_WF_LIFETIME_STATUS_4;
typedef union SPI_WF_LIFETIME_STATUS_5 regSPI_WF_LIFETIME_STATUS_5;
typedef union SPI_WF_LIFETIME_STATUS_6 regSPI_WF_LIFETIME_STATUS_6;
typedef union SPI_WF_LIFETIME_STATUS_7 regSPI_WF_LIFETIME_STATUS_7;
typedef union SPI_WF_LIFETIME_STATUS_8 regSPI_WF_LIFETIME_STATUS_8;
typedef union SPI_WF_LIFETIME_STATUS_9 regSPI_WF_LIFETIME_STATUS_9;
typedef union SPI_WF_LIFETIME_STATUS_10 regSPI_WF_LIFETIME_STATUS_10;
typedef union SPI_WF_LIFETIME_STATUS_11 regSPI_WF_LIFETIME_STATUS_11;
typedef union SPI_WF_LIFETIME_STATUS_12 regSPI_WF_LIFETIME_STATUS_12;
typedef union SPI_WF_LIFETIME_STATUS_13 regSPI_WF_LIFETIME_STATUS_13;
typedef union SPI_WF_LIFETIME_STATUS_14 regSPI_WF_LIFETIME_STATUS_14;
typedef union SPI_WF_LIFETIME_STATUS_15 regSPI_WF_LIFETIME_STATUS_15;
typedef union SPI_WF_LIFETIME_STATUS_16 regSPI_WF_LIFETIME_STATUS_16;
typedef union SPI_WF_LIFETIME_STATUS_17 regSPI_WF_LIFETIME_STATUS_17;
typedef union SPI_WF_LIFETIME_STATUS_18 regSPI_WF_LIFETIME_STATUS_18;
typedef union SPI_WF_LIFETIME_STATUS_19 regSPI_WF_LIFETIME_STATUS_19;
typedef union SPI_WF_LIFETIME_STATUS_20 regSPI_WF_LIFETIME_STATUS_20;
typedef union SPI_WF_LIFETIME_DEBUG regSPI_WF_LIFETIME_DEBUG;
typedef union SPI_SLAVE_DEBUG_BUSY regSPI_SLAVE_DEBUG_BUSY;
typedef union SPI_LB_CTR_CTRL regSPI_LB_CTR_CTRL;
typedef union SPI_LB_CU_MASK regSPI_LB_CU_MASK;
typedef union SPI_LB_DATA_REG regSPI_LB_DATA_REG;
typedef union SPI_PG_ENABLE_STATIC_CU_MASK regSPI_PG_ENABLE_STATIC_CU_MASK;
typedef union SPI_GDS_CREDITS regSPI_GDS_CREDITS;
typedef union SPI_SX_EXPORT_BUFFER_SIZES regSPI_SX_EXPORT_BUFFER_SIZES;
typedef union SPI_SX_SCOREBOARD_BUFFER_SIZES regSPI_SX_SCOREBOARD_BUFFER_SIZES;
typedef union SPI_CSQ_WF_ACTIVE_STATUS regSPI_CSQ_WF_ACTIVE_STATUS;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_0 regSPI_CSQ_WF_ACTIVE_COUNT_0;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_1 regSPI_CSQ_WF_ACTIVE_COUNT_1;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_2 regSPI_CSQ_WF_ACTIVE_COUNT_2;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_3 regSPI_CSQ_WF_ACTIVE_COUNT_3;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_4 regSPI_CSQ_WF_ACTIVE_COUNT_4;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_5 regSPI_CSQ_WF_ACTIVE_COUNT_5;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_6 regSPI_CSQ_WF_ACTIVE_COUNT_6;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_7 regSPI_CSQ_WF_ACTIVE_COUNT_7;
typedef union SPI_LB_DATA_WAVES regSPI_LB_DATA_WAVES;
typedef union SPI_LB_DATA_PERCU_WAVE_HSGS regSPI_LB_DATA_PERCU_WAVE_HSGS;
typedef union SPI_LB_DATA_PERCU_WAVE_VSPS regSPI_LB_DATA_PERCU_WAVE_VSPS;
typedef union SPI_LB_DATA_PERCU_WAVE_CS regSPI_LB_DATA_PERCU_WAVE_CS;
typedef union SPIS_DEBUG_READ regSPIS_DEBUG_READ;
typedef union BCI_DEBUG_READ regBCI_DEBUG_READ;
typedef union SPI_P0_TRAP_SCREEN_PSBA_LO regSPI_P0_TRAP_SCREEN_PSBA_LO;
typedef union SPI_P0_TRAP_SCREEN_PSBA_HI regSPI_P0_TRAP_SCREEN_PSBA_HI;
typedef union SPI_P0_TRAP_SCREEN_PSMA_LO regSPI_P0_TRAP_SCREEN_PSMA_LO;
typedef union SPI_P0_TRAP_SCREEN_PSMA_HI regSPI_P0_TRAP_SCREEN_PSMA_HI;
typedef union SPI_P0_TRAP_SCREEN_GPR_MIN regSPI_P0_TRAP_SCREEN_GPR_MIN;
typedef union SPI_P1_TRAP_SCREEN_PSBA_LO regSPI_P1_TRAP_SCREEN_PSBA_LO;
typedef union SPI_P1_TRAP_SCREEN_PSBA_HI regSPI_P1_TRAP_SCREEN_PSBA_HI;
typedef union SPI_P1_TRAP_SCREEN_PSMA_LO regSPI_P1_TRAP_SCREEN_PSMA_LO;
typedef union SPI_P1_TRAP_SCREEN_PSMA_HI regSPI_P1_TRAP_SCREEN_PSMA_HI;
typedef union SPI_P1_TRAP_SCREEN_GPR_MIN regSPI_P1_TRAP_SCREEN_GPR_MIN;
typedef union SPI_SHADER_PGM_LO_PS regSPI_SHADER_PGM_LO_PS;
typedef union SPI_SHADER_PGM_HI_PS regSPI_SHADER_PGM_HI_PS;
typedef union SPI_SHADER_PGM_RSRC1_PS regSPI_SHADER_PGM_RSRC1_PS;
typedef union SPI_SHADER_PGM_RSRC2_PS regSPI_SHADER_PGM_RSRC2_PS;
typedef union SPI_SHADER_PGM_RSRC3_PS regSPI_SHADER_PGM_RSRC3_PS;
typedef union SPI_SHADER_USER_DATA_PS_0 regSPI_SHADER_USER_DATA_PS_0;
typedef union SPI_SHADER_USER_DATA_PS_1 regSPI_SHADER_USER_DATA_PS_1;
typedef union SPI_SHADER_USER_DATA_PS_2 regSPI_SHADER_USER_DATA_PS_2;
typedef union SPI_SHADER_USER_DATA_PS_3 regSPI_SHADER_USER_DATA_PS_3;
typedef union SPI_SHADER_USER_DATA_PS_4 regSPI_SHADER_USER_DATA_PS_4;
typedef union SPI_SHADER_USER_DATA_PS_5 regSPI_SHADER_USER_DATA_PS_5;
typedef union SPI_SHADER_USER_DATA_PS_6 regSPI_SHADER_USER_DATA_PS_6;
typedef union SPI_SHADER_USER_DATA_PS_7 regSPI_SHADER_USER_DATA_PS_7;
typedef union SPI_SHADER_USER_DATA_PS_8 regSPI_SHADER_USER_DATA_PS_8;
typedef union SPI_SHADER_USER_DATA_PS_9 regSPI_SHADER_USER_DATA_PS_9;
typedef union SPI_SHADER_USER_DATA_PS_10 regSPI_SHADER_USER_DATA_PS_10;
typedef union SPI_SHADER_USER_DATA_PS_11 regSPI_SHADER_USER_DATA_PS_11;
typedef union SPI_SHADER_USER_DATA_PS_12 regSPI_SHADER_USER_DATA_PS_12;
typedef union SPI_SHADER_USER_DATA_PS_13 regSPI_SHADER_USER_DATA_PS_13;
typedef union SPI_SHADER_USER_DATA_PS_14 regSPI_SHADER_USER_DATA_PS_14;
typedef union SPI_SHADER_USER_DATA_PS_15 regSPI_SHADER_USER_DATA_PS_15;
typedef union SPI_SHADER_USER_DATA_PS_16 regSPI_SHADER_USER_DATA_PS_16;
typedef union SPI_SHADER_USER_DATA_PS_17 regSPI_SHADER_USER_DATA_PS_17;
typedef union SPI_SHADER_USER_DATA_PS_18 regSPI_SHADER_USER_DATA_PS_18;
typedef union SPI_SHADER_USER_DATA_PS_19 regSPI_SHADER_USER_DATA_PS_19;
typedef union SPI_SHADER_USER_DATA_PS_20 regSPI_SHADER_USER_DATA_PS_20;
typedef union SPI_SHADER_USER_DATA_PS_21 regSPI_SHADER_USER_DATA_PS_21;
typedef union SPI_SHADER_USER_DATA_PS_22 regSPI_SHADER_USER_DATA_PS_22;
typedef union SPI_SHADER_USER_DATA_PS_23 regSPI_SHADER_USER_DATA_PS_23;
typedef union SPI_SHADER_USER_DATA_PS_24 regSPI_SHADER_USER_DATA_PS_24;
typedef union SPI_SHADER_USER_DATA_PS_25 regSPI_SHADER_USER_DATA_PS_25;
typedef union SPI_SHADER_USER_DATA_PS_26 regSPI_SHADER_USER_DATA_PS_26;
typedef union SPI_SHADER_USER_DATA_PS_27 regSPI_SHADER_USER_DATA_PS_27;
typedef union SPI_SHADER_USER_DATA_PS_28 regSPI_SHADER_USER_DATA_PS_28;
typedef union SPI_SHADER_USER_DATA_PS_29 regSPI_SHADER_USER_DATA_PS_29;
typedef union SPI_SHADER_USER_DATA_PS_30 regSPI_SHADER_USER_DATA_PS_30;
typedef union SPI_SHADER_USER_DATA_PS_31 regSPI_SHADER_USER_DATA_PS_31;
typedef union SPI_SHADER_PGM_LO_VS regSPI_SHADER_PGM_LO_VS;
typedef union SPI_SHADER_PGM_HI_VS regSPI_SHADER_PGM_HI_VS;
typedef union SPI_SHADER_PGM_RSRC1_VS regSPI_SHADER_PGM_RSRC1_VS;
typedef union SPI_SHADER_PGM_RSRC2_VS regSPI_SHADER_PGM_RSRC2_VS;
typedef union SPI_SHADER_PGM_RSRC3_VS regSPI_SHADER_PGM_RSRC3_VS;
typedef union SPI_SHADER_LATE_ALLOC_VS regSPI_SHADER_LATE_ALLOC_VS;
typedef union SPI_SHADER_USER_DATA_VS_0 regSPI_SHADER_USER_DATA_VS_0;
typedef union SPI_SHADER_USER_DATA_VS_1 regSPI_SHADER_USER_DATA_VS_1;
typedef union SPI_SHADER_USER_DATA_VS_2 regSPI_SHADER_USER_DATA_VS_2;
typedef union SPI_SHADER_USER_DATA_VS_3 regSPI_SHADER_USER_DATA_VS_3;
typedef union SPI_SHADER_USER_DATA_VS_4 regSPI_SHADER_USER_DATA_VS_4;
typedef union SPI_SHADER_USER_DATA_VS_5 regSPI_SHADER_USER_DATA_VS_5;
typedef union SPI_SHADER_USER_DATA_VS_6 regSPI_SHADER_USER_DATA_VS_6;
typedef union SPI_SHADER_USER_DATA_VS_7 regSPI_SHADER_USER_DATA_VS_7;
typedef union SPI_SHADER_USER_DATA_VS_8 regSPI_SHADER_USER_DATA_VS_8;
typedef union SPI_SHADER_USER_DATA_VS_9 regSPI_SHADER_USER_DATA_VS_9;
typedef union SPI_SHADER_USER_DATA_VS_10 regSPI_SHADER_USER_DATA_VS_10;
typedef union SPI_SHADER_USER_DATA_VS_11 regSPI_SHADER_USER_DATA_VS_11;
typedef union SPI_SHADER_USER_DATA_VS_12 regSPI_SHADER_USER_DATA_VS_12;
typedef union SPI_SHADER_USER_DATA_VS_13 regSPI_SHADER_USER_DATA_VS_13;
typedef union SPI_SHADER_USER_DATA_VS_14 regSPI_SHADER_USER_DATA_VS_14;
typedef union SPI_SHADER_USER_DATA_VS_15 regSPI_SHADER_USER_DATA_VS_15;
typedef union SPI_SHADER_USER_DATA_VS_16 regSPI_SHADER_USER_DATA_VS_16;
typedef union SPI_SHADER_USER_DATA_VS_17 regSPI_SHADER_USER_DATA_VS_17;
typedef union SPI_SHADER_USER_DATA_VS_18 regSPI_SHADER_USER_DATA_VS_18;
typedef union SPI_SHADER_USER_DATA_VS_19 regSPI_SHADER_USER_DATA_VS_19;
typedef union SPI_SHADER_USER_DATA_VS_20 regSPI_SHADER_USER_DATA_VS_20;
typedef union SPI_SHADER_USER_DATA_VS_21 regSPI_SHADER_USER_DATA_VS_21;
typedef union SPI_SHADER_USER_DATA_VS_22 regSPI_SHADER_USER_DATA_VS_22;
typedef union SPI_SHADER_USER_DATA_VS_23 regSPI_SHADER_USER_DATA_VS_23;
typedef union SPI_SHADER_USER_DATA_VS_24 regSPI_SHADER_USER_DATA_VS_24;
typedef union SPI_SHADER_USER_DATA_VS_25 regSPI_SHADER_USER_DATA_VS_25;
typedef union SPI_SHADER_USER_DATA_VS_26 regSPI_SHADER_USER_DATA_VS_26;
typedef union SPI_SHADER_USER_DATA_VS_27 regSPI_SHADER_USER_DATA_VS_27;
typedef union SPI_SHADER_USER_DATA_VS_28 regSPI_SHADER_USER_DATA_VS_28;
typedef union SPI_SHADER_USER_DATA_VS_29 regSPI_SHADER_USER_DATA_VS_29;
typedef union SPI_SHADER_USER_DATA_VS_30 regSPI_SHADER_USER_DATA_VS_30;
typedef union SPI_SHADER_USER_DATA_VS_31 regSPI_SHADER_USER_DATA_VS_31;
typedef union SPI_SHADER_PGM_RSRC2_GS_VS regSPI_SHADER_PGM_RSRC2_GS_VS;
typedef union SPI_SHADER_USER_DATA_ADDR_LO_GS regSPI_SHADER_USER_DATA_ADDR_LO_GS;
typedef union SPI_SHADER_USER_DATA_ADDR_HI_GS regSPI_SHADER_USER_DATA_ADDR_HI_GS;
typedef union SPI_SHADER_PGM_LO_GS regSPI_SHADER_PGM_LO_GS;
typedef union SPI_SHADER_PGM_HI_GS regSPI_SHADER_PGM_HI_GS;
typedef union SPI_SHADER_PGM_LO_ES regSPI_SHADER_PGM_LO_ES;
typedef union SPI_SHADER_PGM_HI_ES regSPI_SHADER_PGM_HI_ES;
typedef union SPI_SHADER_PGM_RSRC1_GS regSPI_SHADER_PGM_RSRC1_GS;
typedef union SPI_SHADER_PGM_RSRC2_GS regSPI_SHADER_PGM_RSRC2_GS;
typedef union SPI_SHADER_PGM_RSRC3_GS regSPI_SHADER_PGM_RSRC3_GS;
typedef union SPI_SHADER_PGM_RSRC4_GS regSPI_SHADER_PGM_RSRC4_GS;
typedef union SPI_SHADER_USER_DATA_ES_0 regSPI_SHADER_USER_DATA_ES_0;
typedef union SPI_SHADER_USER_DATA_ES_1 regSPI_SHADER_USER_DATA_ES_1;
typedef union SPI_SHADER_USER_DATA_ES_2 regSPI_SHADER_USER_DATA_ES_2;
typedef union SPI_SHADER_USER_DATA_ES_3 regSPI_SHADER_USER_DATA_ES_3;
typedef union SPI_SHADER_USER_DATA_ES_4 regSPI_SHADER_USER_DATA_ES_4;
typedef union SPI_SHADER_USER_DATA_ES_5 regSPI_SHADER_USER_DATA_ES_5;
typedef union SPI_SHADER_USER_DATA_ES_6 regSPI_SHADER_USER_DATA_ES_6;
typedef union SPI_SHADER_USER_DATA_ES_7 regSPI_SHADER_USER_DATA_ES_7;
typedef union SPI_SHADER_USER_DATA_ES_8 regSPI_SHADER_USER_DATA_ES_8;
typedef union SPI_SHADER_USER_DATA_ES_9 regSPI_SHADER_USER_DATA_ES_9;
typedef union SPI_SHADER_USER_DATA_ES_10 regSPI_SHADER_USER_DATA_ES_10;
typedef union SPI_SHADER_USER_DATA_ES_11 regSPI_SHADER_USER_DATA_ES_11;
typedef union SPI_SHADER_USER_DATA_ES_12 regSPI_SHADER_USER_DATA_ES_12;
typedef union SPI_SHADER_USER_DATA_ES_13 regSPI_SHADER_USER_DATA_ES_13;
typedef union SPI_SHADER_USER_DATA_ES_14 regSPI_SHADER_USER_DATA_ES_14;
typedef union SPI_SHADER_USER_DATA_ES_15 regSPI_SHADER_USER_DATA_ES_15;
typedef union SPI_SHADER_USER_DATA_ES_16 regSPI_SHADER_USER_DATA_ES_16;
typedef union SPI_SHADER_USER_DATA_ES_17 regSPI_SHADER_USER_DATA_ES_17;
typedef union SPI_SHADER_USER_DATA_ES_18 regSPI_SHADER_USER_DATA_ES_18;
typedef union SPI_SHADER_USER_DATA_ES_19 regSPI_SHADER_USER_DATA_ES_19;
typedef union SPI_SHADER_USER_DATA_ES_20 regSPI_SHADER_USER_DATA_ES_20;
typedef union SPI_SHADER_USER_DATA_ES_21 regSPI_SHADER_USER_DATA_ES_21;
typedef union SPI_SHADER_USER_DATA_ES_22 regSPI_SHADER_USER_DATA_ES_22;
typedef union SPI_SHADER_USER_DATA_ES_23 regSPI_SHADER_USER_DATA_ES_23;
typedef union SPI_SHADER_USER_DATA_ES_24 regSPI_SHADER_USER_DATA_ES_24;
typedef union SPI_SHADER_USER_DATA_ES_25 regSPI_SHADER_USER_DATA_ES_25;
typedef union SPI_SHADER_USER_DATA_ES_26 regSPI_SHADER_USER_DATA_ES_26;
typedef union SPI_SHADER_USER_DATA_ES_27 regSPI_SHADER_USER_DATA_ES_27;
typedef union SPI_SHADER_USER_DATA_ES_28 regSPI_SHADER_USER_DATA_ES_28;
typedef union SPI_SHADER_USER_DATA_ES_29 regSPI_SHADER_USER_DATA_ES_29;
typedef union SPI_SHADER_USER_DATA_ES_30 regSPI_SHADER_USER_DATA_ES_30;
typedef union SPI_SHADER_USER_DATA_ES_31 regSPI_SHADER_USER_DATA_ES_31;
typedef union SPI_SHADER_USER_DATA_ADDR_LO_HS regSPI_SHADER_USER_DATA_ADDR_LO_HS;
typedef union SPI_SHADER_USER_DATA_ADDR_HI_HS regSPI_SHADER_USER_DATA_ADDR_HI_HS;
typedef union SPI_SHADER_PGM_LO_HS regSPI_SHADER_PGM_LO_HS;
typedef union SPI_SHADER_PGM_HI_HS regSPI_SHADER_PGM_HI_HS;
typedef union SPI_SHADER_PGM_LO_LS regSPI_SHADER_PGM_LO_LS;
typedef union SPI_SHADER_PGM_HI_LS regSPI_SHADER_PGM_HI_LS;
typedef union SPI_SHADER_PGM_RSRC1_HS regSPI_SHADER_PGM_RSRC1_HS;
typedef union SPI_SHADER_PGM_RSRC2_HS regSPI_SHADER_PGM_RSRC2_HS;
typedef union SPI_SHADER_PGM_RSRC3_HS regSPI_SHADER_PGM_RSRC3_HS;
typedef union SPI_SHADER_PGM_RSRC4_HS regSPI_SHADER_PGM_RSRC4_HS;
typedef union SPI_SHADER_USER_DATA_LS_0 regSPI_SHADER_USER_DATA_LS_0;
typedef union SPI_SHADER_USER_DATA_LS_1 regSPI_SHADER_USER_DATA_LS_1;
typedef union SPI_SHADER_USER_DATA_LS_2 regSPI_SHADER_USER_DATA_LS_2;
typedef union SPI_SHADER_USER_DATA_LS_3 regSPI_SHADER_USER_DATA_LS_3;
typedef union SPI_SHADER_USER_DATA_LS_4 regSPI_SHADER_USER_DATA_LS_4;
typedef union SPI_SHADER_USER_DATA_LS_5 regSPI_SHADER_USER_DATA_LS_5;
typedef union SPI_SHADER_USER_DATA_LS_6 regSPI_SHADER_USER_DATA_LS_6;
typedef union SPI_SHADER_USER_DATA_LS_7 regSPI_SHADER_USER_DATA_LS_7;
typedef union SPI_SHADER_USER_DATA_LS_8 regSPI_SHADER_USER_DATA_LS_8;
typedef union SPI_SHADER_USER_DATA_LS_9 regSPI_SHADER_USER_DATA_LS_9;
typedef union SPI_SHADER_USER_DATA_LS_10 regSPI_SHADER_USER_DATA_LS_10;
typedef union SPI_SHADER_USER_DATA_LS_11 regSPI_SHADER_USER_DATA_LS_11;
typedef union SPI_SHADER_USER_DATA_LS_12 regSPI_SHADER_USER_DATA_LS_12;
typedef union SPI_SHADER_USER_DATA_LS_13 regSPI_SHADER_USER_DATA_LS_13;
typedef union SPI_SHADER_USER_DATA_LS_14 regSPI_SHADER_USER_DATA_LS_14;
typedef union SPI_SHADER_USER_DATA_LS_15 regSPI_SHADER_USER_DATA_LS_15;
typedef union SPI_SHADER_USER_DATA_LS_16 regSPI_SHADER_USER_DATA_LS_16;
typedef union SPI_SHADER_USER_DATA_LS_17 regSPI_SHADER_USER_DATA_LS_17;
typedef union SPI_SHADER_USER_DATA_LS_18 regSPI_SHADER_USER_DATA_LS_18;
typedef union SPI_SHADER_USER_DATA_LS_19 regSPI_SHADER_USER_DATA_LS_19;
typedef union SPI_SHADER_USER_DATA_LS_20 regSPI_SHADER_USER_DATA_LS_20;
typedef union SPI_SHADER_USER_DATA_LS_21 regSPI_SHADER_USER_DATA_LS_21;
typedef union SPI_SHADER_USER_DATA_LS_22 regSPI_SHADER_USER_DATA_LS_22;
typedef union SPI_SHADER_USER_DATA_LS_23 regSPI_SHADER_USER_DATA_LS_23;
typedef union SPI_SHADER_USER_DATA_LS_24 regSPI_SHADER_USER_DATA_LS_24;
typedef union SPI_SHADER_USER_DATA_LS_25 regSPI_SHADER_USER_DATA_LS_25;
typedef union SPI_SHADER_USER_DATA_LS_26 regSPI_SHADER_USER_DATA_LS_26;
typedef union SPI_SHADER_USER_DATA_LS_27 regSPI_SHADER_USER_DATA_LS_27;
typedef union SPI_SHADER_USER_DATA_LS_28 regSPI_SHADER_USER_DATA_LS_28;
typedef union SPI_SHADER_USER_DATA_LS_29 regSPI_SHADER_USER_DATA_LS_29;
typedef union SPI_SHADER_USER_DATA_LS_30 regSPI_SHADER_USER_DATA_LS_30;
typedef union SPI_SHADER_USER_DATA_LS_31 regSPI_SHADER_USER_DATA_LS_31;
typedef union SPI_SHADER_USER_DATA_COMMON_0 regSPI_SHADER_USER_DATA_COMMON_0;
typedef union SPI_SHADER_USER_DATA_COMMON_1 regSPI_SHADER_USER_DATA_COMMON_1;
typedef union SPI_SHADER_USER_DATA_COMMON_2 regSPI_SHADER_USER_DATA_COMMON_2;
typedef union SPI_SHADER_USER_DATA_COMMON_3 regSPI_SHADER_USER_DATA_COMMON_3;
typedef union SPI_SHADER_USER_DATA_COMMON_4 regSPI_SHADER_USER_DATA_COMMON_4;
typedef union SPI_SHADER_USER_DATA_COMMON_5 regSPI_SHADER_USER_DATA_COMMON_5;
typedef union SPI_SHADER_USER_DATA_COMMON_6 regSPI_SHADER_USER_DATA_COMMON_6;
typedef union SPI_SHADER_USER_DATA_COMMON_7 regSPI_SHADER_USER_DATA_COMMON_7;
typedef union SPI_SHADER_USER_DATA_COMMON_8 regSPI_SHADER_USER_DATA_COMMON_8;
typedef union SPI_SHADER_USER_DATA_COMMON_9 regSPI_SHADER_USER_DATA_COMMON_9;
typedef union SPI_SHADER_USER_DATA_COMMON_10 regSPI_SHADER_USER_DATA_COMMON_10;
typedef union SPI_SHADER_USER_DATA_COMMON_11 regSPI_SHADER_USER_DATA_COMMON_11;
typedef union SPI_SHADER_USER_DATA_COMMON_12 regSPI_SHADER_USER_DATA_COMMON_12;
typedef union SPI_SHADER_USER_DATA_COMMON_13 regSPI_SHADER_USER_DATA_COMMON_13;
typedef union SPI_SHADER_USER_DATA_COMMON_14 regSPI_SHADER_USER_DATA_COMMON_14;
typedef union SPI_SHADER_USER_DATA_COMMON_15 regSPI_SHADER_USER_DATA_COMMON_15;
typedef union SPI_SHADER_USER_DATA_COMMON_16 regSPI_SHADER_USER_DATA_COMMON_16;
typedef union SPI_SHADER_USER_DATA_COMMON_17 regSPI_SHADER_USER_DATA_COMMON_17;
typedef union SPI_SHADER_USER_DATA_COMMON_18 regSPI_SHADER_USER_DATA_COMMON_18;
typedef union SPI_SHADER_USER_DATA_COMMON_19 regSPI_SHADER_USER_DATA_COMMON_19;
typedef union SPI_SHADER_USER_DATA_COMMON_20 regSPI_SHADER_USER_DATA_COMMON_20;
typedef union SPI_SHADER_USER_DATA_COMMON_21 regSPI_SHADER_USER_DATA_COMMON_21;
typedef union SPI_SHADER_USER_DATA_COMMON_22 regSPI_SHADER_USER_DATA_COMMON_22;
typedef union SPI_SHADER_USER_DATA_COMMON_23 regSPI_SHADER_USER_DATA_COMMON_23;
typedef union SPI_SHADER_USER_DATA_COMMON_24 regSPI_SHADER_USER_DATA_COMMON_24;
typedef union SPI_SHADER_USER_DATA_COMMON_25 regSPI_SHADER_USER_DATA_COMMON_25;
typedef union SPI_SHADER_USER_DATA_COMMON_26 regSPI_SHADER_USER_DATA_COMMON_26;
typedef union SPI_SHADER_USER_DATA_COMMON_27 regSPI_SHADER_USER_DATA_COMMON_27;
typedef union SPI_SHADER_USER_DATA_COMMON_28 regSPI_SHADER_USER_DATA_COMMON_28;
typedef union SPI_SHADER_USER_DATA_COMMON_29 regSPI_SHADER_USER_DATA_COMMON_29;
typedef union SPI_SHADER_USER_DATA_COMMON_30 regSPI_SHADER_USER_DATA_COMMON_30;
typedef union SPI_SHADER_USER_DATA_COMMON_31 regSPI_SHADER_USER_DATA_COMMON_31;
typedef union SPI_ARB_PRIORITY regSPI_ARB_PRIORITY;
typedef union SPI_ARB_CYCLES_0 regSPI_ARB_CYCLES_0;
typedef union SPI_ARB_CYCLES_1 regSPI_ARB_CYCLES_1;
typedef union SPI_CDBG_SYS_GFX regSPI_CDBG_SYS_GFX;
typedef union SPI_CDBG_SYS_HP3D regSPI_CDBG_SYS_HP3D;
typedef union SPI_CDBG_SYS_CS0 regSPI_CDBG_SYS_CS0;
typedef union SPI_CDBG_SYS_CS1 regSPI_CDBG_SYS_CS1;
typedef union SPI_WCL_PIPE_PERCENT_GFX regSPI_WCL_PIPE_PERCENT_GFX;
typedef union SPI_WCL_PIPE_PERCENT_HP3D regSPI_WCL_PIPE_PERCENT_HP3D;
typedef union SPI_WCL_PIPE_PERCENT_CS0 regSPI_WCL_PIPE_PERCENT_CS0;
typedef union SPI_WCL_PIPE_PERCENT_CS1 regSPI_WCL_PIPE_PERCENT_CS1;
typedef union SPI_WCL_PIPE_PERCENT_CS2 regSPI_WCL_PIPE_PERCENT_CS2;
typedef union SPI_WCL_PIPE_PERCENT_CS3 regSPI_WCL_PIPE_PERCENT_CS3;
typedef union SPI_WCL_PIPE_PERCENT_CS4 regSPI_WCL_PIPE_PERCENT_CS4;
typedef union SPI_WCL_PIPE_PERCENT_CS5 regSPI_WCL_PIPE_PERCENT_CS5;
typedef union SPI_WCL_PIPE_PERCENT_CS6 regSPI_WCL_PIPE_PERCENT_CS6;
typedef union SPI_WCL_PIPE_PERCENT_CS7 regSPI_WCL_PIPE_PERCENT_CS7;
typedef union SPI_GDBG_WAVE_CNTL regSPI_GDBG_WAVE_CNTL;
typedef union SPI_GDBG_TRAP_CONFIG regSPI_GDBG_TRAP_CONFIG;
typedef union SPI_GDBG_TRAP_MASK regSPI_GDBG_TRAP_MASK;
typedef union SPI_GDBG_WAVE_CNTL2 regSPI_GDBG_WAVE_CNTL2;
typedef union SPI_GDBG_WAVE_CNTL3 regSPI_GDBG_WAVE_CNTL3;
typedef union SPI_GDBG_TRAP_DATA0 regSPI_GDBG_TRAP_DATA0;
typedef union SPI_GDBG_TRAP_DATA1 regSPI_GDBG_TRAP_DATA1;
typedef union SPI_RESET_DEBUG regSPI_RESET_DEBUG;
typedef union SPI_COMPUTE_QUEUE_RESET regSPI_COMPUTE_QUEUE_RESET;
typedef union SPI_RESOURCE_RESERVE_CU_0 regSPI_RESOURCE_RESERVE_CU_0;
typedef union SPI_RESOURCE_RESERVE_CU_1 regSPI_RESOURCE_RESERVE_CU_1;
typedef union SPI_RESOURCE_RESERVE_CU_2 regSPI_RESOURCE_RESERVE_CU_2;
typedef union SPI_RESOURCE_RESERVE_CU_3 regSPI_RESOURCE_RESERVE_CU_3;
typedef union SPI_RESOURCE_RESERVE_CU_4 regSPI_RESOURCE_RESERVE_CU_4;
typedef union SPI_RESOURCE_RESERVE_CU_5 regSPI_RESOURCE_RESERVE_CU_5;
typedef union SPI_RESOURCE_RESERVE_CU_6 regSPI_RESOURCE_RESERVE_CU_6;
typedef union SPI_RESOURCE_RESERVE_CU_7 regSPI_RESOURCE_RESERVE_CU_7;
typedef union SPI_RESOURCE_RESERVE_CU_8 regSPI_RESOURCE_RESERVE_CU_8;
typedef union SPI_RESOURCE_RESERVE_CU_9 regSPI_RESOURCE_RESERVE_CU_9;
typedef union SPI_RESOURCE_RESERVE_CU_10 regSPI_RESOURCE_RESERVE_CU_10;
typedef union SPI_RESOURCE_RESERVE_CU_11 regSPI_RESOURCE_RESERVE_CU_11;
typedef union SPI_RESOURCE_RESERVE_CU_12 regSPI_RESOURCE_RESERVE_CU_12;
typedef union SPI_RESOURCE_RESERVE_CU_13 regSPI_RESOURCE_RESERVE_CU_13;
typedef union SPI_RESOURCE_RESERVE_CU_14 regSPI_RESOURCE_RESERVE_CU_14;
typedef union SPI_RESOURCE_RESERVE_CU_15 regSPI_RESOURCE_RESERVE_CU_15;
typedef union SPI_RESOURCE_RESERVE_EN_CU_0 regSPI_RESOURCE_RESERVE_EN_CU_0;
typedef union SPI_RESOURCE_RESERVE_EN_CU_1 regSPI_RESOURCE_RESERVE_EN_CU_1;
typedef union SPI_RESOURCE_RESERVE_EN_CU_2 regSPI_RESOURCE_RESERVE_EN_CU_2;
typedef union SPI_RESOURCE_RESERVE_EN_CU_3 regSPI_RESOURCE_RESERVE_EN_CU_3;
typedef union SPI_RESOURCE_RESERVE_EN_CU_4 regSPI_RESOURCE_RESERVE_EN_CU_4;
typedef union SPI_RESOURCE_RESERVE_EN_CU_5 regSPI_RESOURCE_RESERVE_EN_CU_5;
typedef union SPI_RESOURCE_RESERVE_EN_CU_6 regSPI_RESOURCE_RESERVE_EN_CU_6;
typedef union SPI_RESOURCE_RESERVE_EN_CU_7 regSPI_RESOURCE_RESERVE_EN_CU_7;
typedef union SPI_RESOURCE_RESERVE_EN_CU_8 regSPI_RESOURCE_RESERVE_EN_CU_8;
typedef union SPI_RESOURCE_RESERVE_EN_CU_9 regSPI_RESOURCE_RESERVE_EN_CU_9;
typedef union SPI_RESOURCE_RESERVE_EN_CU_10 regSPI_RESOURCE_RESERVE_EN_CU_10;
typedef union SPI_RESOURCE_RESERVE_EN_CU_11 regSPI_RESOURCE_RESERVE_EN_CU_11;
typedef union SPI_RESOURCE_RESERVE_EN_CU_12 regSPI_RESOURCE_RESERVE_EN_CU_12;
typedef union SPI_RESOURCE_RESERVE_EN_CU_13 regSPI_RESOURCE_RESERVE_EN_CU_13;
typedef union SPI_RESOURCE_RESERVE_EN_CU_14 regSPI_RESOURCE_RESERVE_EN_CU_14;
typedef union SPI_RESOURCE_RESERVE_EN_CU_15 regSPI_RESOURCE_RESERVE_EN_CU_15;
typedef union SPI_COMPUTE_WF_CTX_SAVE regSPI_COMPUTE_WF_CTX_SAVE;
typedef union SPI_ARB_CNTL_0 regSPI_ARB_CNTL_0;
typedef union SPI_PS_INPUT_CNTL_0 regSPI_PS_INPUT_CNTL_0;
typedef union SPI_PS_INPUT_CNTL_1 regSPI_PS_INPUT_CNTL_1;
typedef union SPI_PS_INPUT_CNTL_2 regSPI_PS_INPUT_CNTL_2;
typedef union SPI_PS_INPUT_CNTL_3 regSPI_PS_INPUT_CNTL_3;
typedef union SPI_PS_INPUT_CNTL_4 regSPI_PS_INPUT_CNTL_4;
typedef union SPI_PS_INPUT_CNTL_5 regSPI_PS_INPUT_CNTL_5;
typedef union SPI_PS_INPUT_CNTL_6 regSPI_PS_INPUT_CNTL_6;
typedef union SPI_PS_INPUT_CNTL_7 regSPI_PS_INPUT_CNTL_7;
typedef union SPI_PS_INPUT_CNTL_8 regSPI_PS_INPUT_CNTL_8;
typedef union SPI_PS_INPUT_CNTL_9 regSPI_PS_INPUT_CNTL_9;
typedef union SPI_PS_INPUT_CNTL_10 regSPI_PS_INPUT_CNTL_10;
typedef union SPI_PS_INPUT_CNTL_11 regSPI_PS_INPUT_CNTL_11;
typedef union SPI_PS_INPUT_CNTL_12 regSPI_PS_INPUT_CNTL_12;
typedef union SPI_PS_INPUT_CNTL_13 regSPI_PS_INPUT_CNTL_13;
typedef union SPI_PS_INPUT_CNTL_14 regSPI_PS_INPUT_CNTL_14;
typedef union SPI_PS_INPUT_CNTL_15 regSPI_PS_INPUT_CNTL_15;
typedef union SPI_PS_INPUT_CNTL_16 regSPI_PS_INPUT_CNTL_16;
typedef union SPI_PS_INPUT_CNTL_17 regSPI_PS_INPUT_CNTL_17;
typedef union SPI_PS_INPUT_CNTL_18 regSPI_PS_INPUT_CNTL_18;
typedef union SPI_PS_INPUT_CNTL_19 regSPI_PS_INPUT_CNTL_19;
typedef union SPI_PS_INPUT_CNTL_20 regSPI_PS_INPUT_CNTL_20;
typedef union SPI_PS_INPUT_CNTL_21 regSPI_PS_INPUT_CNTL_21;
typedef union SPI_PS_INPUT_CNTL_22 regSPI_PS_INPUT_CNTL_22;
typedef union SPI_PS_INPUT_CNTL_23 regSPI_PS_INPUT_CNTL_23;
typedef union SPI_PS_INPUT_CNTL_24 regSPI_PS_INPUT_CNTL_24;
typedef union SPI_PS_INPUT_CNTL_25 regSPI_PS_INPUT_CNTL_25;
typedef union SPI_PS_INPUT_CNTL_26 regSPI_PS_INPUT_CNTL_26;
typedef union SPI_PS_INPUT_CNTL_27 regSPI_PS_INPUT_CNTL_27;
typedef union SPI_PS_INPUT_CNTL_28 regSPI_PS_INPUT_CNTL_28;
typedef union SPI_PS_INPUT_CNTL_29 regSPI_PS_INPUT_CNTL_29;
typedef union SPI_PS_INPUT_CNTL_30 regSPI_PS_INPUT_CNTL_30;
typedef union SPI_PS_INPUT_CNTL_31 regSPI_PS_INPUT_CNTL_31;
typedef union SPI_VS_OUT_CONFIG regSPI_VS_OUT_CONFIG;
typedef union SPI_PS_INPUT_ENA regSPI_PS_INPUT_ENA;
typedef union SPI_PS_INPUT_ADDR regSPI_PS_INPUT_ADDR;
typedef union SPI_INTERP_CONTROL_0 regSPI_INTERP_CONTROL_0;
typedef union SPI_PS_IN_CONTROL regSPI_PS_IN_CONTROL;
typedef union SPI_BARYC_CNTL regSPI_BARYC_CNTL;
typedef union SPI_TMPRING_SIZE regSPI_TMPRING_SIZE;
typedef union SPI_SHADER_POS_FORMAT regSPI_SHADER_POS_FORMAT;
typedef union SPI_SHADER_Z_FORMAT regSPI_SHADER_Z_FORMAT;
typedef union SPI_SHADER_COL_FORMAT regSPI_SHADER_COL_FORMAT;
typedef union SPI_CONFIG_CNTL regSPI_CONFIG_CNTL;
typedef union SPI_CONFIG_CNTL_1 regSPI_CONFIG_CNTL_1;
typedef union SPI_CONFIG_CNTL_2 regSPI_CONFIG_CNTL_2;
typedef union SPI_PERFCOUNTER0_HI regSPI_PERFCOUNTER0_HI;
typedef union SPI_PERFCOUNTER0_LO regSPI_PERFCOUNTER0_LO;
typedef union SPI_PERFCOUNTER1_HI regSPI_PERFCOUNTER1_HI;
typedef union SPI_PERFCOUNTER1_LO regSPI_PERFCOUNTER1_LO;
typedef union SPI_PERFCOUNTER2_HI regSPI_PERFCOUNTER2_HI;
typedef union SPI_PERFCOUNTER2_LO regSPI_PERFCOUNTER2_LO;
typedef union SPI_PERFCOUNTER3_HI regSPI_PERFCOUNTER3_HI;
typedef union SPI_PERFCOUNTER3_LO regSPI_PERFCOUNTER3_LO;
typedef union SPI_PERFCOUNTER4_HI regSPI_PERFCOUNTER4_HI;
typedef union SPI_PERFCOUNTER4_LO regSPI_PERFCOUNTER4_LO;
typedef union SPI_PERFCOUNTER5_HI regSPI_PERFCOUNTER5_HI;
typedef union SPI_PERFCOUNTER5_LO regSPI_PERFCOUNTER5_LO;
typedef union SPI_PERFCOUNTER0_SELECT regSPI_PERFCOUNTER0_SELECT;
typedef union SPI_PERFCOUNTER1_SELECT regSPI_PERFCOUNTER1_SELECT;
typedef union SPI_PERFCOUNTER2_SELECT regSPI_PERFCOUNTER2_SELECT;
typedef union SPI_PERFCOUNTER3_SELECT regSPI_PERFCOUNTER3_SELECT;
typedef union SPI_PERFCOUNTER0_SELECT1 regSPI_PERFCOUNTER0_SELECT1;
typedef union SPI_PERFCOUNTER1_SELECT1 regSPI_PERFCOUNTER1_SELECT1;
typedef union SPI_PERFCOUNTER2_SELECT1 regSPI_PERFCOUNTER2_SELECT1;
typedef union SPI_PERFCOUNTER3_SELECT1 regSPI_PERFCOUNTER3_SELECT1;
typedef union SPI_PERFCOUNTER4_SELECT regSPI_PERFCOUNTER4_SELECT;
typedef union SPI_PERFCOUNTER5_SELECT regSPI_PERFCOUNTER5_SELECT;
typedef union SPI_PERFCOUNTER_BINS regSPI_PERFCOUNTER_BINS;
typedef union CGTS_SM_CTRL_REG regCGTS_SM_CTRL_REG;
typedef union CGTS_RD_CTRL_REG regCGTS_RD_CTRL_REG;
typedef union CGTS_RD_REG regCGTS_RD_REG;
typedef union CGTS_TCC_DISABLE regCGTS_TCC_DISABLE;
typedef union CGTS_USER_TCC_DISABLE regCGTS_USER_TCC_DISABLE;
typedef union CGTS_CU0_SP0_CTRL_REG regCGTS_CU0_SP0_CTRL_REG;
typedef union CGTS_CU0_LDS_SQ_CTRL_REG regCGTS_CU0_LDS_SQ_CTRL_REG;
typedef union CGTS_CU0_TA_SQC_CTRL_REG regCGTS_CU0_TA_SQC_CTRL_REG;
typedef union CGTS_CU0_SP1_CTRL_REG regCGTS_CU0_SP1_CTRL_REG;
typedef union CGTS_CU0_TD_TCP_CTRL_REG regCGTS_CU0_TD_TCP_CTRL_REG;
typedef union CGTS_CU0_TCPI_CTRL_REG regCGTS_CU0_TCPI_CTRL_REG;
typedef union CGTS_CU1_SP0_CTRL_REG regCGTS_CU1_SP0_CTRL_REG;
typedef union CGTS_CU1_LDS_SQ_CTRL_REG regCGTS_CU1_LDS_SQ_CTRL_REG;
typedef union CGTS_CU1_TA_SQC_CTRL_REG regCGTS_CU1_TA_SQC_CTRL_REG;
typedef union CGTS_CU1_SP1_CTRL_REG regCGTS_CU1_SP1_CTRL_REG;
typedef union CGTS_CU1_TD_TCP_CTRL_REG regCGTS_CU1_TD_TCP_CTRL_REG;
typedef union CGTS_CU1_TCPI_CTRL_REG regCGTS_CU1_TCPI_CTRL_REG;
typedef union CGTS_CU2_SP0_CTRL_REG regCGTS_CU2_SP0_CTRL_REG;
typedef union CGTS_CU2_LDS_SQ_CTRL_REG regCGTS_CU2_LDS_SQ_CTRL_REG;
typedef union CGTS_CU2_TA_SQC_CTRL_REG regCGTS_CU2_TA_SQC_CTRL_REG;
typedef union CGTS_CU2_SP1_CTRL_REG regCGTS_CU2_SP1_CTRL_REG;
typedef union CGTS_CU2_TD_TCP_CTRL_REG regCGTS_CU2_TD_TCP_CTRL_REG;
typedef union CGTS_CU2_TCPI_CTRL_REG regCGTS_CU2_TCPI_CTRL_REG;
typedef union CGTS_CU3_SP0_CTRL_REG regCGTS_CU3_SP0_CTRL_REG;
typedef union CGTS_CU3_LDS_SQ_CTRL_REG regCGTS_CU3_LDS_SQ_CTRL_REG;
typedef union CGTS_CU3_TA_SQC_CTRL_REG regCGTS_CU3_TA_SQC_CTRL_REG;
typedef union CGTS_CU3_SP1_CTRL_REG regCGTS_CU3_SP1_CTRL_REG;
typedef union CGTS_CU3_TD_TCP_CTRL_REG regCGTS_CU3_TD_TCP_CTRL_REG;
typedef union CGTS_CU3_TCPI_CTRL_REG regCGTS_CU3_TCPI_CTRL_REG;
typedef union CGTS_CU4_SP0_CTRL_REG regCGTS_CU4_SP0_CTRL_REG;
typedef union CGTS_CU4_LDS_SQ_CTRL_REG regCGTS_CU4_LDS_SQ_CTRL_REG;
typedef union CGTS_CU4_TA_SQC_CTRL_REG regCGTS_CU4_TA_SQC_CTRL_REG;
typedef union CGTS_CU4_SP1_CTRL_REG regCGTS_CU4_SP1_CTRL_REG;
typedef union CGTS_CU4_TD_TCP_CTRL_REG regCGTS_CU4_TD_TCP_CTRL_REG;
typedef union CGTS_CU4_TCPI_CTRL_REG regCGTS_CU4_TCPI_CTRL_REG;
typedef union CGTS_CU5_SP0_CTRL_REG regCGTS_CU5_SP0_CTRL_REG;
typedef union CGTS_CU5_LDS_SQ_CTRL_REG regCGTS_CU5_LDS_SQ_CTRL_REG;
typedef union CGTS_CU5_TA_SQC_CTRL_REG regCGTS_CU5_TA_SQC_CTRL_REG;
typedef union CGTS_CU5_SP1_CTRL_REG regCGTS_CU5_SP1_CTRL_REG;
typedef union CGTS_CU5_TD_TCP_CTRL_REG regCGTS_CU5_TD_TCP_CTRL_REG;
typedef union CGTS_CU5_TCPI_CTRL_REG regCGTS_CU5_TCPI_CTRL_REG;
typedef union CGTS_CU6_SP0_CTRL_REG regCGTS_CU6_SP0_CTRL_REG;
typedef union CGTS_CU6_LDS_SQ_CTRL_REG regCGTS_CU6_LDS_SQ_CTRL_REG;
typedef union CGTS_CU6_TA_SQC_CTRL_REG regCGTS_CU6_TA_SQC_CTRL_REG;
typedef union CGTS_CU6_SP1_CTRL_REG regCGTS_CU6_SP1_CTRL_REG;
typedef union CGTS_CU6_TD_TCP_CTRL_REG regCGTS_CU6_TD_TCP_CTRL_REG;
typedef union CGTS_CU6_TCPI_CTRL_REG regCGTS_CU6_TCPI_CTRL_REG;
typedef union CGTS_CU7_SP0_CTRL_REG regCGTS_CU7_SP0_CTRL_REG;
typedef union CGTS_CU7_LDS_SQ_CTRL_REG regCGTS_CU7_LDS_SQ_CTRL_REG;
typedef union CGTS_CU7_TA_SQC_CTRL_REG regCGTS_CU7_TA_SQC_CTRL_REG;
typedef union CGTS_CU7_SP1_CTRL_REG regCGTS_CU7_SP1_CTRL_REG;
typedef union CGTS_CU7_TD_TCP_CTRL_REG regCGTS_CU7_TD_TCP_CTRL_REG;
typedef union CGTS_CU7_TCPI_CTRL_REG regCGTS_CU7_TCPI_CTRL_REG;
typedef union CGTS_CU8_SP0_CTRL_REG regCGTS_CU8_SP0_CTRL_REG;
typedef union CGTS_CU8_LDS_SQ_CTRL_REG regCGTS_CU8_LDS_SQ_CTRL_REG;
typedef union CGTS_CU8_TA_SQC_CTRL_REG regCGTS_CU8_TA_SQC_CTRL_REG;
typedef union CGTS_CU8_SP1_CTRL_REG regCGTS_CU8_SP1_CTRL_REG;
typedef union CGTS_CU8_TD_TCP_CTRL_REG regCGTS_CU8_TD_TCP_CTRL_REG;
typedef union CGTS_CU8_TCPI_CTRL_REG regCGTS_CU8_TCPI_CTRL_REG;
typedef union CGTS_CU9_SP0_CTRL_REG regCGTS_CU9_SP0_CTRL_REG;
typedef union CGTS_CU9_LDS_SQ_CTRL_REG regCGTS_CU9_LDS_SQ_CTRL_REG;
typedef union CGTS_CU9_TA_SQC_CTRL_REG regCGTS_CU9_TA_SQC_CTRL_REG;
typedef union CGTS_CU9_SP1_CTRL_REG regCGTS_CU9_SP1_CTRL_REG;
typedef union CGTS_CU9_TD_TCP_CTRL_REG regCGTS_CU9_TD_TCP_CTRL_REG;
typedef union CGTS_CU9_TCPI_CTRL_REG regCGTS_CU9_TCPI_CTRL_REG;
typedef union CGTS_CU10_SP0_CTRL_REG regCGTS_CU10_SP0_CTRL_REG;
typedef union CGTS_CU10_LDS_SQ_CTRL_REG regCGTS_CU10_LDS_SQ_CTRL_REG;
typedef union CGTS_CU10_TA_SQC_CTRL_REG regCGTS_CU10_TA_SQC_CTRL_REG;
typedef union CGTS_CU10_SP1_CTRL_REG regCGTS_CU10_SP1_CTRL_REG;
typedef union CGTS_CU10_TD_TCP_CTRL_REG regCGTS_CU10_TD_TCP_CTRL_REG;
typedef union CGTS_CU10_TCPI_CTRL_REG regCGTS_CU10_TCPI_CTRL_REG;
typedef union CGTS_CU11_SP0_CTRL_REG regCGTS_CU11_SP0_CTRL_REG;
typedef union CGTS_CU11_LDS_SQ_CTRL_REG regCGTS_CU11_LDS_SQ_CTRL_REG;
typedef union CGTS_CU11_TA_SQC_CTRL_REG regCGTS_CU11_TA_SQC_CTRL_REG;
typedef union CGTS_CU11_SP1_CTRL_REG regCGTS_CU11_SP1_CTRL_REG;
typedef union CGTS_CU11_TD_TCP_CTRL_REG regCGTS_CU11_TD_TCP_CTRL_REG;
typedef union CGTS_CU11_TCPI_CTRL_REG regCGTS_CU11_TCPI_CTRL_REG;
typedef union CGTS_CU12_SP0_CTRL_REG regCGTS_CU12_SP0_CTRL_REG;
typedef union CGTS_CU12_LDS_SQ_CTRL_REG regCGTS_CU12_LDS_SQ_CTRL_REG;
typedef union CGTS_CU12_TA_SQC_CTRL_REG regCGTS_CU12_TA_SQC_CTRL_REG;
typedef union CGTS_CU12_SP1_CTRL_REG regCGTS_CU12_SP1_CTRL_REG;
typedef union CGTS_CU12_TD_TCP_CTRL_REG regCGTS_CU12_TD_TCP_CTRL_REG;
typedef union CGTS_CU12_TCPI_CTRL_REG regCGTS_CU12_TCPI_CTRL_REG;
typedef union CGTS_CU13_SP0_CTRL_REG regCGTS_CU13_SP0_CTRL_REG;
typedef union CGTS_CU13_LDS_SQ_CTRL_REG regCGTS_CU13_LDS_SQ_CTRL_REG;
typedef union CGTS_CU13_TA_SQC_CTRL_REG regCGTS_CU13_TA_SQC_CTRL_REG;
typedef union CGTS_CU13_SP1_CTRL_REG regCGTS_CU13_SP1_CTRL_REG;
typedef union CGTS_CU13_TD_TCP_CTRL_REG regCGTS_CU13_TD_TCP_CTRL_REG;
typedef union CGTS_CU13_TCPI_CTRL_REG regCGTS_CU13_TCPI_CTRL_REG;
typedef union CGTS_CU14_SP0_CTRL_REG regCGTS_CU14_SP0_CTRL_REG;
typedef union CGTS_CU14_LDS_SQ_CTRL_REG regCGTS_CU14_LDS_SQ_CTRL_REG;
typedef union CGTS_CU14_TA_SQC_CTRL_REG regCGTS_CU14_TA_SQC_CTRL_REG;
typedef union CGTS_CU14_SP1_CTRL_REG regCGTS_CU14_SP1_CTRL_REG;
typedef union CGTS_CU14_TD_TCP_CTRL_REG regCGTS_CU14_TD_TCP_CTRL_REG;
typedef union CGTS_CU14_TCPI_CTRL_REG regCGTS_CU14_TCPI_CTRL_REG;
typedef union CGTS_CU15_SP0_CTRL_REG regCGTS_CU15_SP0_CTRL_REG;
typedef union CGTS_CU15_LDS_SQ_CTRL_REG regCGTS_CU15_LDS_SQ_CTRL_REG;
typedef union CGTS_CU15_TA_SQC_CTRL_REG regCGTS_CU15_TA_SQC_CTRL_REG;
typedef union CGTS_CU15_SP1_CTRL_REG regCGTS_CU15_SP1_CTRL_REG;
typedef union CGTS_CU15_TD_TCP_CTRL_REG regCGTS_CU15_TD_TCP_CTRL_REG;
typedef union CGTS_CU15_TCPI_CTRL_REG regCGTS_CU15_TCPI_CTRL_REG;
typedef union CGTT_SPI_CLK_CTRL regCGTT_SPI_CLK_CTRL;
typedef union CGTT_PC_CLK_CTRL regCGTT_PC_CLK_CTRL;
typedef union CGTT_BCI_CLK_CTRL regCGTT_BCI_CLK_CTRL;
typedef union SQ_CONFIG regSQ_CONFIG;
typedef union SQC_CONFIG regSQC_CONFIG;
typedef union LDS_CONFIG regLDS_CONFIG;
typedef union SQC_DSM_CNTL regSQC_DSM_CNTL;
typedef union SQC_DSM_CNTLA regSQC_DSM_CNTLA;
typedef union SQC_DSM_CNTLB regSQC_DSM_CNTLB;
typedef union SQC_DSM_CNTL2 regSQC_DSM_CNTL2;
typedef union SQC_DSM_CNTL2A regSQC_DSM_CNTL2A;
typedef union SQC_DSM_CNTL2B regSQC_DSM_CNTL2B;
typedef union SQC_EDC_FUE_CNTL regSQC_EDC_FUE_CNTL;
typedef union SQC_EDC_CNT2 regSQC_EDC_CNT2;
typedef union SQC_EDC_CNT3 regSQC_EDC_CNT3;
typedef union SQ_RANDOM_WAVE_PRI regSQ_RANDOM_WAVE_PRI;
typedef union SQ_REG_CREDITS regSQ_REG_CREDITS;
typedef union SQ_FIFO_SIZES regSQ_FIFO_SIZES;
typedef union SQ_DSM_CNTL regSQ_DSM_CNTL;
typedef union SQ_DSM_CNTL2 regSQ_DSM_CNTL2;
typedef union SQ_RUNTIME_CONFIG regSQ_RUNTIME_CONFIG;
typedef union CC_GC_SHADER_RATE_CONFIG regCC_GC_SHADER_RATE_CONFIG;
typedef union GC_USER_SHADER_RATE_CONFIG regGC_USER_SHADER_RATE_CONFIG;
typedef union SQ_INTERRUPT_AUTO_MASK regSQ_INTERRUPT_AUTO_MASK;
typedef union SQ_INTERRUPT_MSG_CTRL regSQ_INTERRUPT_MSG_CTRL;
typedef union SQ_DEBUG_PERFCOUNT_TRAP regSQ_DEBUG_PERFCOUNT_TRAP;
typedef union SQ_UTCL1_CNTL1 regSQ_UTCL1_CNTL1;
typedef union SQ_UTCL1_CNTL2 regSQ_UTCL1_CNTL2;
typedef union SQ_UTCL1_STATUS regSQ_UTCL1_STATUS;
typedef union SQ_TIME_HI regSQ_TIME_HI;
typedef union SQ_TIME_LO regSQ_TIME_LO;
typedef union SQ_LB_CTR_CTRL regSQ_LB_CTR_CTRL;
typedef union SQ_LB_DATA0 regSQ_LB_DATA0;
typedef union SQ_LB_DATA1 regSQ_LB_DATA1;
typedef union SQ_LB_DATA2 regSQ_LB_DATA2;
typedef union SQ_LB_DATA3 regSQ_LB_DATA3;
typedef union SQ_LB_CTR_SEL regSQ_LB_CTR_SEL;
typedef union SQ_LB_CTR0_CU regSQ_LB_CTR0_CU;
typedef union SQ_LB_CTR1_CU regSQ_LB_CTR1_CU;
typedef union SQ_LB_CTR2_CU regSQ_LB_CTR2_CU;
typedef union SQ_LB_CTR3_CU regSQ_LB_CTR3_CU;
typedef union SQC_EDC_CNT regSQC_EDC_CNT;
typedef union SQ_EDC_SEC_CNT regSQ_EDC_SEC_CNT;
typedef union SQ_EDC_DED_CNT regSQ_EDC_DED_CNT;
typedef union SQ_EDC_INFO regSQ_EDC_INFO;
typedef union SQ_EDC_CNT regSQ_EDC_CNT;
typedef union SQ_EDC_FUE_CNTL regSQ_EDC_FUE_CNTL;
typedef union SQ_BUF_RSRC_WORD0 regSQ_BUF_RSRC_WORD0;
typedef union SQ_BUF_RSRC_WORD1 regSQ_BUF_RSRC_WORD1;
typedef union SQ_BUF_RSRC_WORD2 regSQ_BUF_RSRC_WORD2;
typedef union SQ_BUF_RSRC_WORD3 regSQ_BUF_RSRC_WORD3;
typedef union SQ_IMG_RSRC_WORD0 regSQ_IMG_RSRC_WORD0;
typedef union SQ_IMG_RSRC_WORD1 regSQ_IMG_RSRC_WORD1;
typedef union SQ_IMG_RSRC_WORD2 regSQ_IMG_RSRC_WORD2;
typedef union SQ_IMG_RSRC_WORD3 regSQ_IMG_RSRC_WORD3;
typedef union SQ_IMG_RSRC_WORD4 regSQ_IMG_RSRC_WORD4;
typedef union SQ_IMG_RSRC_WORD5 regSQ_IMG_RSRC_WORD5;
typedef union SQ_IMG_RSRC_WORD6 regSQ_IMG_RSRC_WORD6;
typedef union SQ_IMG_RSRC_WORD7 regSQ_IMG_RSRC_WORD7;
typedef union SQ_IMG_SAMP_WORD0 regSQ_IMG_SAMP_WORD0;
typedef union SQ_IMG_SAMP_WORD1 regSQ_IMG_SAMP_WORD1;
typedef union SQ_IMG_SAMP_WORD2 regSQ_IMG_SAMP_WORD2;
typedef union SQ_IMG_SAMP_WORD3 regSQ_IMG_SAMP_WORD3;
typedef union SQ_FLAT_SCRATCH_WORD0 regSQ_FLAT_SCRATCH_WORD0;
typedef union SQ_FLAT_SCRATCH_WORD1 regSQ_FLAT_SCRATCH_WORD1;
typedef union SQ_M0_GPR_IDX_WORD regSQ_M0_GPR_IDX_WORD;
typedef union SQ_IND_INDEX regSQ_IND_INDEX;
typedef union SQ_CMD regSQ_CMD;
typedef union SQ_IND_DATA regSQ_IND_DATA;
typedef union SQ_REG_TIMESTAMP regSQ_REG_TIMESTAMP;
typedef union SQ_CMD_TIMESTAMP regSQ_CMD_TIMESTAMP;
typedef union SQ_DEBUG_STS_GLOBAL regSQ_DEBUG_STS_GLOBAL;
typedef union SQ_DEBUG_STS_GLOBAL2 regSQ_DEBUG_STS_GLOBAL2;
typedef union SQ_DEBUG_STS_GLOBAL3 regSQ_DEBUG_STS_GLOBAL3;
typedef union SH_MEM_BASES regSH_MEM_BASES;
typedef union SH_MEM_CONFIG regSH_MEM_CONFIG;
typedef union SQ_SHADER_TBA_LO regSQ_SHADER_TBA_LO;
typedef union SQ_SHADER_TBA_HI regSQ_SHADER_TBA_HI;
typedef union SQ_SHADER_TMA_LO regSQ_SHADER_TMA_LO;
typedef union SQ_SHADER_TMA_HI regSQ_SHADER_TMA_HI;
typedef union SQ_THREAD_TRACE_WORD_CMN regSQ_THREAD_TRACE_WORD_CMN;
typedef union SQ_THREAD_TRACE_WORD_INST regSQ_THREAD_TRACE_WORD_INST;
typedef union SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2
    regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2
    regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_WAVE regSQ_THREAD_TRACE_WORD_WAVE;
typedef union SQ_THREAD_TRACE_WORD_MISC regSQ_THREAD_TRACE_WORD_MISC;
typedef union SQ_THREAD_TRACE_WORD_WAVE_START regSQ_THREAD_TRACE_WORD_WAVE_START;
typedef union SQ_THREAD_TRACE_WORD_REG_1_OF_2 regSQ_THREAD_TRACE_WORD_REG_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_REG_2_OF_2 regSQ_THREAD_TRACE_WORD_REG_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2 regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2 regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_EVENT regSQ_THREAD_TRACE_WORD_EVENT;
typedef union SQ_THREAD_TRACE_WORD_ISSUE regSQ_THREAD_TRACE_WORD_ISSUE;
typedef union SQ_THREAD_TRACE_WORD_PERF_1_OF_2 regSQ_THREAD_TRACE_WORD_PERF_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_PERF_2_OF_2 regSQ_THREAD_TRACE_WORD_PERF_2_OF_2;
typedef union SQ_WREXEC_EXEC_LO regSQ_WREXEC_EXEC_LO;
typedef union SQ_WREXEC_EXEC_HI regSQ_WREXEC_EXEC_HI;
typedef union SQC_ICACHE_UTCL1_CNTL1 regSQC_ICACHE_UTCL1_CNTL1;
typedef union SQC_ICACHE_UTCL1_CNTL2 regSQC_ICACHE_UTCL1_CNTL2;
typedef union SQC_DCACHE_UTCL1_CNTL1 regSQC_DCACHE_UTCL1_CNTL1;
typedef union SQC_DCACHE_UTCL1_CNTL2 regSQC_DCACHE_UTCL1_CNTL2;
typedef union SQC_ICACHE_UTCL1_STATUS regSQC_ICACHE_UTCL1_STATUS;
typedef union SQC_DCACHE_UTCL1_STATUS regSQC_DCACHE_UTCL1_STATUS;
typedef union SQC_CACHES regSQC_CACHES;
typedef union SQC_WRITEBACK regSQC_WRITEBACK;
typedef union SQ_THREAD_TRACE_BASE regSQ_THREAD_TRACE_BASE;
typedef union SQ_THREAD_TRACE_BASE2 regSQ_THREAD_TRACE_BASE2;
typedef union SQ_THREAD_TRACE_SIZE regSQ_THREAD_TRACE_SIZE;
typedef union SQ_THREAD_TRACE_MASK regSQ_THREAD_TRACE_MASK;
typedef union SQ_THREAD_TRACE_USERDATA_0 regSQ_THREAD_TRACE_USERDATA_0;
typedef union SQ_THREAD_TRACE_USERDATA_1 regSQ_THREAD_TRACE_USERDATA_1;
typedef union SQ_THREAD_TRACE_USERDATA_2 regSQ_THREAD_TRACE_USERDATA_2;
typedef union SQ_THREAD_TRACE_USERDATA_3 regSQ_THREAD_TRACE_USERDATA_3;
typedef union SQ_THREAD_TRACE_MODE regSQ_THREAD_TRACE_MODE;
typedef union SQ_THREAD_TRACE_CTRL regSQ_THREAD_TRACE_CTRL;
typedef union SQ_THREAD_TRACE_TOKEN_MASK regSQ_THREAD_TRACE_TOKEN_MASK;
typedef union SQ_THREAD_TRACE_TOKEN_MASK2 regSQ_THREAD_TRACE_TOKEN_MASK2;
typedef union SQ_THREAD_TRACE_PERF_MASK regSQ_THREAD_TRACE_PERF_MASK;
typedef union SQ_THREAD_TRACE_WPTR regSQ_THREAD_TRACE_WPTR;
typedef union SQ_THREAD_TRACE_STATUS regSQ_THREAD_TRACE_STATUS;
typedef union SQ_THREAD_TRACE_CNTR regSQ_THREAD_TRACE_CNTR;
typedef union SQ_THREAD_TRACE_HIWATER regSQ_THREAD_TRACE_HIWATER;
typedef union SQ_PERFCOUNTER0_LO regSQ_PERFCOUNTER0_LO;
typedef union SQ_PERFCOUNTER1_LO regSQ_PERFCOUNTER1_LO;
typedef union SQ_PERFCOUNTER2_LO regSQ_PERFCOUNTER2_LO;
typedef union SQ_PERFCOUNTER3_LO regSQ_PERFCOUNTER3_LO;
typedef union SQ_PERFCOUNTER4_LO regSQ_PERFCOUNTER4_LO;
typedef union SQ_PERFCOUNTER5_LO regSQ_PERFCOUNTER5_LO;
typedef union SQ_PERFCOUNTER6_LO regSQ_PERFCOUNTER6_LO;
typedef union SQ_PERFCOUNTER7_LO regSQ_PERFCOUNTER7_LO;
typedef union SQ_PERFCOUNTER8_LO regSQ_PERFCOUNTER8_LO;
typedef union SQ_PERFCOUNTER9_LO regSQ_PERFCOUNTER9_LO;
typedef union SQ_PERFCOUNTER10_LO regSQ_PERFCOUNTER10_LO;
typedef union SQ_PERFCOUNTER11_LO regSQ_PERFCOUNTER11_LO;
typedef union SQ_PERFCOUNTER12_LO regSQ_PERFCOUNTER12_LO;
typedef union SQ_PERFCOUNTER13_LO regSQ_PERFCOUNTER13_LO;
typedef union SQ_PERFCOUNTER14_LO regSQ_PERFCOUNTER14_LO;
typedef union SQ_PERFCOUNTER15_LO regSQ_PERFCOUNTER15_LO;
typedef union SQ_PERFCOUNTER0_HI regSQ_PERFCOUNTER0_HI;
typedef union SQ_PERFCOUNTER1_HI regSQ_PERFCOUNTER1_HI;
typedef union SQ_PERFCOUNTER2_HI regSQ_PERFCOUNTER2_HI;
typedef union SQ_PERFCOUNTER3_HI regSQ_PERFCOUNTER3_HI;
typedef union SQ_PERFCOUNTER4_HI regSQ_PERFCOUNTER4_HI;
typedef union SQ_PERFCOUNTER5_HI regSQ_PERFCOUNTER5_HI;
typedef union SQ_PERFCOUNTER6_HI regSQ_PERFCOUNTER6_HI;
typedef union SQ_PERFCOUNTER7_HI regSQ_PERFCOUNTER7_HI;
typedef union SQ_PERFCOUNTER8_HI regSQ_PERFCOUNTER8_HI;
typedef union SQ_PERFCOUNTER9_HI regSQ_PERFCOUNTER9_HI;
typedef union SQ_PERFCOUNTER10_HI regSQ_PERFCOUNTER10_HI;
typedef union SQ_PERFCOUNTER11_HI regSQ_PERFCOUNTER11_HI;
typedef union SQ_PERFCOUNTER12_HI regSQ_PERFCOUNTER12_HI;
typedef union SQ_PERFCOUNTER13_HI regSQ_PERFCOUNTER13_HI;
typedef union SQ_PERFCOUNTER14_HI regSQ_PERFCOUNTER14_HI;
typedef union SQ_PERFCOUNTER15_HI regSQ_PERFCOUNTER15_HI;
typedef union SQ_PERFCOUNTER_CTRL regSQ_PERFCOUNTER_CTRL;
typedef union SQ_PERFCOUNTER_MASK regSQ_PERFCOUNTER_MASK;
typedef union SQ_PERFCOUNTER_CTRL2 regSQ_PERFCOUNTER_CTRL2;
typedef union SQ_PERFCOUNTER0_SELECT regSQ_PERFCOUNTER0_SELECT;
typedef union SQ_PERFCOUNTER1_SELECT regSQ_PERFCOUNTER1_SELECT;
typedef union SQ_PERFCOUNTER2_SELECT regSQ_PERFCOUNTER2_SELECT;
typedef union SQ_PERFCOUNTER3_SELECT regSQ_PERFCOUNTER3_SELECT;
typedef union SQ_PERFCOUNTER4_SELECT regSQ_PERFCOUNTER4_SELECT;
typedef union SQ_PERFCOUNTER5_SELECT regSQ_PERFCOUNTER5_SELECT;
typedef union SQ_PERFCOUNTER6_SELECT regSQ_PERFCOUNTER6_SELECT;
typedef union SQ_PERFCOUNTER7_SELECT regSQ_PERFCOUNTER7_SELECT;
typedef union SQ_PERFCOUNTER8_SELECT regSQ_PERFCOUNTER8_SELECT;
typedef union SQ_PERFCOUNTER9_SELECT regSQ_PERFCOUNTER9_SELECT;
typedef union SQ_PERFCOUNTER10_SELECT regSQ_PERFCOUNTER10_SELECT;
typedef union SQ_PERFCOUNTER11_SELECT regSQ_PERFCOUNTER11_SELECT;
typedef union SQ_PERFCOUNTER12_SELECT regSQ_PERFCOUNTER12_SELECT;
typedef union SQ_PERFCOUNTER13_SELECT regSQ_PERFCOUNTER13_SELECT;
typedef union SQ_PERFCOUNTER14_SELECT regSQ_PERFCOUNTER14_SELECT;
typedef union SQ_PERFCOUNTER15_SELECT regSQ_PERFCOUNTER15_SELECT;
typedef union CGTT_SQ_CLK_CTRL regCGTT_SQ_CLK_CTRL;
typedef union CGTT_SQG_CLK_CTRL regCGTT_SQG_CLK_CTRL;
typedef union SQ_ALU_CLK_CTRL regSQ_ALU_CLK_CTRL;
typedef union SQ_TEX_CLK_CTRL regSQ_TEX_CLK_CTRL;
typedef union SQ_LDS_CLK_CTRL regSQ_LDS_CLK_CTRL;
typedef union SQ_POWER_THROTTLE regSQ_POWER_THROTTLE;
typedef union SQ_POWER_THROTTLE2 regSQ_POWER_THROTTLE2;
typedef union SQ_WAVE_INST_DW0 regSQ_WAVE_INST_DW0;
typedef union SQ_WAVE_INST_DW1 regSQ_WAVE_INST_DW1;
typedef union SQ_WAVE_PC_LO regSQ_WAVE_PC_LO;
typedef union SQ_WAVE_PC_HI regSQ_WAVE_PC_HI;
typedef union SQ_WAVE_IB_DBG0 regSQ_WAVE_IB_DBG0;
typedef union SQ_WAVE_IB_DBG1 regSQ_WAVE_IB_DBG1;
typedef union SQ_WAVE_FLUSH_IB regSQ_WAVE_FLUSH_IB;
typedef union SQ_WAVE_EXEC_LO regSQ_WAVE_EXEC_LO;
typedef union SQ_WAVE_EXEC_HI regSQ_WAVE_EXEC_HI;
typedef union SQ_WAVE_STATUS regSQ_WAVE_STATUS;
typedef union SQ_WAVE_MODE regSQ_WAVE_MODE;
typedef union SQ_WAVE_TRAPSTS regSQ_WAVE_TRAPSTS;
typedef union SQ_WAVE_HW_ID regSQ_WAVE_HW_ID;
typedef union SQ_WAVE_GPR_ALLOC regSQ_WAVE_GPR_ALLOC;
typedef union SQ_WAVE_LDS_ALLOC regSQ_WAVE_LDS_ALLOC;
typedef union SQ_WAVE_IB_STS regSQ_WAVE_IB_STS;
typedef union SQ_WAVE_M0 regSQ_WAVE_M0;
typedef union SQ_WAVE_TTMP0 regSQ_WAVE_TTMP0;
typedef union SQ_WAVE_TTMP1 regSQ_WAVE_TTMP1;
typedef union SQ_WAVE_TTMP2 regSQ_WAVE_TTMP2;
typedef union SQ_WAVE_TTMP3 regSQ_WAVE_TTMP3;
typedef union SQ_WAVE_TTMP4 regSQ_WAVE_TTMP4;
typedef union SQ_WAVE_TTMP5 regSQ_WAVE_TTMP5;
typedef union SQ_WAVE_TTMP6 regSQ_WAVE_TTMP6;
typedef union SQ_WAVE_TTMP7 regSQ_WAVE_TTMP7;
typedef union SQ_WAVE_TTMP8 regSQ_WAVE_TTMP8;
typedef union SQ_WAVE_TTMP9 regSQ_WAVE_TTMP9;
typedef union SQ_WAVE_TTMP10 regSQ_WAVE_TTMP10;
typedef union SQ_WAVE_TTMP11 regSQ_WAVE_TTMP11;
typedef union SQ_WAVE_TTMP12 regSQ_WAVE_TTMP12;
typedef union SQ_WAVE_TTMP13 regSQ_WAVE_TTMP13;
typedef union SQ_WAVE_TTMP14 regSQ_WAVE_TTMP14;
typedef union SQ_WAVE_TTMP15 regSQ_WAVE_TTMP15;
typedef union SQ_DEBUG_STS_LOCAL regSQ_DEBUG_STS_LOCAL;
typedef union SQ_DEBUG_CTRL_LOCAL regSQ_DEBUG_CTRL_LOCAL;
typedef union SQ_INTERRUPT_WORD_CMN_HI regSQ_INTERRUPT_WORD_CMN_HI;
typedef union SQ_INTERRUPT_WORD_AUTO_LO regSQ_INTERRUPT_WORD_AUTO_LO;
typedef union SQ_INTERRUPT_WORD_AUTO_HI regSQ_INTERRUPT_WORD_AUTO_HI;
typedef union SQ_INTERRUPT_WORD_WAVE_LO regSQ_INTERRUPT_WORD_WAVE_LO;
typedef union SQ_INTERRUPT_WORD_WAVE_HI regSQ_INTERRUPT_WORD_WAVE_HI;
typedef union SQ_INTERRUPT_WORD_CMN_CTXID regSQ_INTERRUPT_WORD_CMN_CTXID;
typedef union SQ_INTERRUPT_WORD_AUTO_CTXID regSQ_INTERRUPT_WORD_AUTO_CTXID;
typedef union SQ_INTERRUPT_WORD_WAVE_CTXID regSQ_INTERRUPT_WORD_WAVE_CTXID;
typedef union COMPUTE_DISPATCH_INITIATOR regCOMPUTE_DISPATCH_INITIATOR;
typedef union COMPUTE_DIM_X regCOMPUTE_DIM_X;
typedef union COMPUTE_DIM_Y regCOMPUTE_DIM_Y;
typedef union COMPUTE_DIM_Z regCOMPUTE_DIM_Z;
typedef union COMPUTE_START_X regCOMPUTE_START_X;
typedef union COMPUTE_START_Y regCOMPUTE_START_Y;
typedef union COMPUTE_START_Z regCOMPUTE_START_Z;
typedef union COMPUTE_NUM_THREAD_X regCOMPUTE_NUM_THREAD_X;
typedef union COMPUTE_NUM_THREAD_Y regCOMPUTE_NUM_THREAD_Y;
typedef union COMPUTE_NUM_THREAD_Z regCOMPUTE_NUM_THREAD_Z;
typedef union COMPUTE_PIPELINESTAT_ENABLE regCOMPUTE_PIPELINESTAT_ENABLE;
typedef union COMPUTE_PERFCOUNT_ENABLE regCOMPUTE_PERFCOUNT_ENABLE;
typedef union COMPUTE_PGM_LO regCOMPUTE_PGM_LO;
typedef union COMPUTE_PGM_HI regCOMPUTE_PGM_HI;
typedef union COMPUTE_DISPATCH_PKT_ADDR_LO regCOMPUTE_DISPATCH_PKT_ADDR_LO;
typedef union COMPUTE_DISPATCH_PKT_ADDR_HI regCOMPUTE_DISPATCH_PKT_ADDR_HI;
typedef union COMPUTE_DISPATCH_SCRATCH_BASE_LO regCOMPUTE_DISPATCH_SCRATCH_BASE_LO;
typedef union COMPUTE_DISPATCH_SCRATCH_BASE_HI regCOMPUTE_DISPATCH_SCRATCH_BASE_HI;
typedef union COMPUTE_PGM_RSRC1 regCOMPUTE_PGM_RSRC1;
typedef union COMPUTE_PGM_RSRC2 regCOMPUTE_PGM_RSRC2;
typedef union COMPUTE_VMID regCOMPUTE_VMID;
typedef union COMPUTE_RESOURCE_LIMITS regCOMPUTE_RESOURCE_LIMITS;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE0 regCOMPUTE_STATIC_THREAD_MGMT_SE0;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE1 regCOMPUTE_STATIC_THREAD_MGMT_SE1;
typedef union COMPUTE_TMPRING_SIZE regCOMPUTE_TMPRING_SIZE;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE2 regCOMPUTE_STATIC_THREAD_MGMT_SE2;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE3 regCOMPUTE_STATIC_THREAD_MGMT_SE3;
typedef union COMPUTE_RESTART_X regCOMPUTE_RESTART_X;
typedef union COMPUTE_RESTART_Y regCOMPUTE_RESTART_Y;
typedef union COMPUTE_RESTART_Z regCOMPUTE_RESTART_Z;
typedef union COMPUTE_THREAD_TRACE_ENABLE regCOMPUTE_THREAD_TRACE_ENABLE;
typedef union COMPUTE_MISC_RESERVED regCOMPUTE_MISC_RESERVED;
typedef union COMPUTE_DISPATCH_ID regCOMPUTE_DISPATCH_ID;
typedef union COMPUTE_THREADGROUP_ID regCOMPUTE_THREADGROUP_ID;
typedef union COMPUTE_RELAUNCH regCOMPUTE_RELAUNCH;
typedef union COMPUTE_WAVE_RESTORE_ADDR_LO regCOMPUTE_WAVE_RESTORE_ADDR_LO;
typedef union COMPUTE_WAVE_RESTORE_ADDR_HI regCOMPUTE_WAVE_RESTORE_ADDR_HI;
typedef union COMPUTE_USER_DATA_0 regCOMPUTE_USER_DATA_0;
typedef union COMPUTE_USER_DATA_1 regCOMPUTE_USER_DATA_1;
typedef union COMPUTE_USER_DATA_2 regCOMPUTE_USER_DATA_2;
typedef union COMPUTE_USER_DATA_3 regCOMPUTE_USER_DATA_3;
typedef union COMPUTE_USER_DATA_4 regCOMPUTE_USER_DATA_4;
typedef union COMPUTE_USER_DATA_5 regCOMPUTE_USER_DATA_5;
typedef union COMPUTE_USER_DATA_6 regCOMPUTE_USER_DATA_6;
typedef union COMPUTE_USER_DATA_7 regCOMPUTE_USER_DATA_7;
typedef union COMPUTE_USER_DATA_8 regCOMPUTE_USER_DATA_8;
typedef union COMPUTE_USER_DATA_9 regCOMPUTE_USER_DATA_9;
typedef union COMPUTE_USER_DATA_10 regCOMPUTE_USER_DATA_10;
typedef union COMPUTE_USER_DATA_11 regCOMPUTE_USER_DATA_11;
typedef union COMPUTE_USER_DATA_12 regCOMPUTE_USER_DATA_12;
typedef union COMPUTE_USER_DATA_13 regCOMPUTE_USER_DATA_13;
typedef union COMPUTE_USER_DATA_14 regCOMPUTE_USER_DATA_14;
typedef union COMPUTE_USER_DATA_15 regCOMPUTE_USER_DATA_15;
typedef union COMPUTE_NOWHERE regCOMPUTE_NOWHERE;
typedef union CSPRIV_CONNECT regCSPRIV_CONNECT;
typedef union CSPRIV_CONNECT2 regCSPRIV_CONNECT2;
typedef union CSPRIV_THREAD_TRACE_TG0 regCSPRIV_THREAD_TRACE_TG0;
typedef union CSPRIV_THREAD_TRACE_TG1 regCSPRIV_THREAD_TRACE_TG1;
typedef union CSPRIV_THREAD_TRACE_TG2 regCSPRIV_THREAD_TRACE_TG2;
typedef union CSPRIV_THREAD_TRACE_TG3 regCSPRIV_THREAD_TRACE_TG3;
typedef union CSPRIV_THREAD_TRACE_EVENT regCSPRIV_THREAD_TRACE_EVENT;
typedef union VGT_DMA_PRIMITIVE_TYPE regVGT_DMA_PRIMITIVE_TYPE;
typedef union VGT_DMA_CONTROL regVGT_DMA_CONTROL;
typedef union VGT_VTX_VECT_EJECT_REG regVGT_VTX_VECT_EJECT_REG;
typedef union VGT_DMA_DATA_FIFO_DEPTH regVGT_DMA_DATA_FIFO_DEPTH;
typedef union VGT_DMA_REQ_FIFO_DEPTH regVGT_DMA_REQ_FIFO_DEPTH;
typedef union VGT_DRAW_INIT_FIFO_DEPTH regVGT_DRAW_INIT_FIFO_DEPTH;
typedef union VGT_LAST_COPY_STATE regVGT_LAST_COPY_STATE;
typedef union CC_GC_SHADER_ARRAY_CONFIG regCC_GC_SHADER_ARRAY_CONFIG;
typedef union GC_USER_SHADER_ARRAY_CONFIG regGC_USER_SHADER_ARRAY_CONFIG;
typedef union VGT_CACHE_INVALIDATION regVGT_CACHE_INVALIDATION;
typedef union VGT_RESET_DEBUG regVGT_RESET_DEBUG;
typedef union VGT_STRMOUT_DELAY regVGT_STRMOUT_DELAY;
typedef union VGT_FIFO_DEPTHS regVGT_FIFO_DEPTHS;
typedef union VGT_GS_VERTEX_REUSE regVGT_GS_VERTEX_REUSE;
typedef union VGT_MC_LAT_CNTL regVGT_MC_LAT_CNTL;
typedef union IA_CNTL_STATUS regIA_CNTL_STATUS;
typedef union VGT_DMA_LS_HS_CONFIG regVGT_DMA_LS_HS_CONFIG;
typedef union VGT_SYS_CONFIG regVGT_SYS_CONFIG;
typedef union WD_BUF_RESOURCE_1 regWD_BUF_RESOURCE_1;
typedef union WD_BUF_RESOURCE_2 regWD_BUF_RESOURCE_2;
typedef union VGT_VS_MAX_WAVE_ID regVGT_VS_MAX_WAVE_ID;
typedef union VGT_GS_MAX_WAVE_ID regVGT_GS_MAX_WAVE_ID;
typedef union WD_CNTL_STATUS regWD_CNTL_STATUS;
typedef union GFX_PIPE_CONTROL regGFX_PIPE_CONTROL;
typedef union VGT_DEBUG_CNTL regVGT_DEBUG_CNTL;
typedef union VGT_DEBUG_DATA regVGT_DEBUG_DATA;
typedef union IA_DEBUG_CNTL regIA_DEBUG_CNTL;
typedef union IA_DEBUG_DATA regIA_DEBUG_DATA;
typedef union VGT_CNTL_STATUS regVGT_CNTL_STATUS;
typedef union WD_DEBUG_CNTL regWD_DEBUG_CNTL;
typedef union WD_DEBUG_DATA regWD_DEBUG_DATA;
typedef union WD_QOS regWD_QOS;
typedef union WD_UTCL1_CNTL regWD_UTCL1_CNTL;
typedef union WD_UTCL1_STATUS regWD_UTCL1_STATUS;
typedef union IA_UTCL1_CNTL regIA_UTCL1_CNTL;
typedef union IA_UTCL1_STATUS regIA_UTCL1_STATUS;
typedef union CC_GC_PRIM_CONFIG regCC_GC_PRIM_CONFIG;
typedef union GC_USER_PRIM_CONFIG regGC_USER_PRIM_CONFIG;
typedef union CS_COPY_STATE regCS_COPY_STATE;
typedef union GFX_COPY_STATE regGFX_COPY_STATE;
typedef union VGT_DRAW_INITIATOR regVGT_DRAW_INITIATOR;
typedef union VGT_DRAW_PAYLOAD_CNTL regVGT_DRAW_PAYLOAD_CNTL;
typedef union VGT_INDEX_PAYLOAD_CNTL regVGT_INDEX_PAYLOAD_CNTL;
typedef union VGT_EVENT_INITIATOR regVGT_EVENT_INITIATOR;
typedef union VGT_DMA_EVENT_INITIATOR regVGT_DMA_EVENT_INITIATOR;
typedef union VGT_EVENT_ADDRESS_REG regVGT_EVENT_ADDRESS_REG;
typedef union VGT_GS_MAX_PRIMS_PER_SUBGROUP regVGT_GS_MAX_PRIMS_PER_SUBGROUP;
typedef union VGT_DMA_BASE_HI regVGT_DMA_BASE_HI;
typedef union VGT_DMA_BASE regVGT_DMA_BASE;
typedef union VGT_DMA_INDEX_TYPE regVGT_DMA_INDEX_TYPE;
typedef union VGT_DMA_NUM_INSTANCES regVGT_DMA_NUM_INSTANCES;
typedef union IA_ENHANCE regIA_ENHANCE;
typedef union VGT_DMA_SIZE regVGT_DMA_SIZE;
typedef union VGT_DMA_MAX_SIZE regVGT_DMA_MAX_SIZE;
typedef union VGT_IMMED_DATA regVGT_IMMED_DATA;
typedef union VGT_PRIMITIVEID_EN regVGT_PRIMITIVEID_EN;
typedef union VGT_PRIMITIVEID_RESET regVGT_PRIMITIVEID_RESET;
typedef union VGT_VTX_CNT_EN regVGT_VTX_CNT_EN;
typedef union VGT_REUSE_OFF regVGT_REUSE_OFF;
typedef union VGT_INSTANCE_STEP_RATE_0 regVGT_INSTANCE_STEP_RATE_0;
typedef union VGT_INSTANCE_STEP_RATE_1 regVGT_INSTANCE_STEP_RATE_1;
typedef union VGT_VERTEX_REUSE_BLOCK_CNTL regVGT_VERTEX_REUSE_BLOCK_CNTL;
typedef union VGT_OUT_DEALLOC_CNTL regVGT_OUT_DEALLOC_CNTL;
typedef union VGT_MULTI_PRIM_IB_RESET_INDX regVGT_MULTI_PRIM_IB_RESET_INDX;
typedef union VGT_ENHANCE regVGT_ENHANCE;
typedef union VGT_OUTPUT_PATH_CNTL regVGT_OUTPUT_PATH_CNTL;
typedef union VGT_HOS_CNTL regVGT_HOS_CNTL;
typedef union VGT_HOS_MAX_TESS_LEVEL regVGT_HOS_MAX_TESS_LEVEL;
typedef union VGT_HOS_MIN_TESS_LEVEL regVGT_HOS_MIN_TESS_LEVEL;
typedef union VGT_HOS_REUSE_DEPTH regVGT_HOS_REUSE_DEPTH;
typedef union VGT_GROUP_PRIM_TYPE regVGT_GROUP_PRIM_TYPE;
typedef union VGT_GROUP_FIRST_DECR regVGT_GROUP_FIRST_DECR;
typedef union VGT_GROUP_DECR regVGT_GROUP_DECR;
typedef union VGT_GROUP_VECT_0_CNTL regVGT_GROUP_VECT_0_CNTL;
typedef union VGT_GROUP_VECT_1_CNTL regVGT_GROUP_VECT_1_CNTL;
typedef union VGT_GROUP_VECT_0_FMT_CNTL regVGT_GROUP_VECT_0_FMT_CNTL;
typedef union VGT_GROUP_VECT_1_FMT_CNTL regVGT_GROUP_VECT_1_FMT_CNTL;
typedef union VGT_GS_MODE regVGT_GS_MODE;
typedef union VGT_GS_ONCHIP_CNTL regVGT_GS_ONCHIP_CNTL;
typedef union VGT_GS_OUT_PRIM_TYPE regVGT_GS_OUT_PRIM_TYPE;
typedef union VGT_GS_PER_ES regVGT_GS_PER_ES;
typedef union VGT_ES_PER_GS regVGT_ES_PER_GS;
typedef union VGT_GS_PER_VS regVGT_GS_PER_VS;
typedef union VGT_STRMOUT_CONFIG regVGT_STRMOUT_CONFIG;
typedef union VGT_STRMOUT_BUFFER_SIZE_0 regVGT_STRMOUT_BUFFER_SIZE_0;
typedef union VGT_STRMOUT_BUFFER_SIZE_1 regVGT_STRMOUT_BUFFER_SIZE_1;
typedef union VGT_STRMOUT_BUFFER_SIZE_2 regVGT_STRMOUT_BUFFER_SIZE_2;
typedef union VGT_STRMOUT_BUFFER_SIZE_3 regVGT_STRMOUT_BUFFER_SIZE_3;
typedef union VGT_STRMOUT_BUFFER_OFFSET_0 regVGT_STRMOUT_BUFFER_OFFSET_0;
typedef union VGT_STRMOUT_BUFFER_OFFSET_1 regVGT_STRMOUT_BUFFER_OFFSET_1;
typedef union VGT_STRMOUT_BUFFER_OFFSET_2 regVGT_STRMOUT_BUFFER_OFFSET_2;
typedef union VGT_STRMOUT_BUFFER_OFFSET_3 regVGT_STRMOUT_BUFFER_OFFSET_3;
typedef union VGT_STRMOUT_VTX_STRIDE_0 regVGT_STRMOUT_VTX_STRIDE_0;
typedef union VGT_STRMOUT_VTX_STRIDE_1 regVGT_STRMOUT_VTX_STRIDE_1;
typedef union VGT_STRMOUT_VTX_STRIDE_2 regVGT_STRMOUT_VTX_STRIDE_2;
typedef union VGT_STRMOUT_VTX_STRIDE_3 regVGT_STRMOUT_VTX_STRIDE_3;
typedef union VGT_STRMOUT_BUFFER_CONFIG regVGT_STRMOUT_BUFFER_CONFIG;
typedef union VGT_STRMOUT_DRAW_OPAQUE_OFFSET regVGT_STRMOUT_DRAW_OPAQUE_OFFSET;
typedef union VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE
    regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE;
typedef union VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE;
typedef union VGT_GS_MAX_VERT_OUT regVGT_GS_MAX_VERT_OUT;
typedef union VGT_SHADER_STAGES_EN regVGT_SHADER_STAGES_EN;
typedef union VGT_DISPATCH_DRAW_INDEX regVGT_DISPATCH_DRAW_INDEX;
typedef union VGT_LS_HS_CONFIG regVGT_LS_HS_CONFIG;
typedef union VGT_TF_PARAM regVGT_TF_PARAM;
typedef union VGT_TESS_DISTRIBUTION regVGT_TESS_DISTRIBUTION;
typedef union VGT_GS_INSTANCE_CNT regVGT_GS_INSTANCE_CNT;
typedef union VGT_GSVS_RING_OFFSET_1 regVGT_GSVS_RING_OFFSET_1;
typedef union VGT_GSVS_RING_OFFSET_2 regVGT_GSVS_RING_OFFSET_2;
typedef union VGT_GSVS_RING_OFFSET_3 regVGT_GSVS_RING_OFFSET_3;
typedef union VGT_ESGS_RING_ITEMSIZE regVGT_ESGS_RING_ITEMSIZE;
typedef union VGT_GSVS_RING_ITEMSIZE regVGT_GSVS_RING_ITEMSIZE;
typedef union VGT_GS_VERT_ITEMSIZE regVGT_GS_VERT_ITEMSIZE;
typedef union VGT_GS_VERT_ITEMSIZE_1 regVGT_GS_VERT_ITEMSIZE_1;
typedef union VGT_GS_VERT_ITEMSIZE_2 regVGT_GS_VERT_ITEMSIZE_2;
typedef union VGT_GS_VERT_ITEMSIZE_3 regVGT_GS_VERT_ITEMSIZE_3;
typedef union WD_ENHANCE regWD_ENHANCE;
typedef union VGT_OBJECT_ID regVGT_OBJECT_ID;
typedef union VGT_INDEX_TYPE regVGT_INDEX_TYPE;
typedef union VGT_NUM_INDICES regVGT_NUM_INDICES;
typedef union VGT_NUM_INSTANCES regVGT_NUM_INSTANCES;
typedef union VGT_PRIMITIVE_TYPE regVGT_PRIMITIVE_TYPE;
typedef union VGT_MAX_VTX_INDX regVGT_MAX_VTX_INDX;
typedef union VGT_MIN_VTX_INDX regVGT_MIN_VTX_INDX;
typedef union VGT_INDX_OFFSET regVGT_INDX_OFFSET;
typedef union VGT_MULTI_PRIM_IB_RESET_EN regVGT_MULTI_PRIM_IB_RESET_EN;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_0 regVGT_STRMOUT_BUFFER_FILLED_SIZE_0;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_1 regVGT_STRMOUT_BUFFER_FILLED_SIZE_1;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_2 regVGT_STRMOUT_BUFFER_FILLED_SIZE_2;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_3 regVGT_STRMOUT_BUFFER_FILLED_SIZE_3;
typedef union VGT_TF_RING_SIZE regVGT_TF_RING_SIZE;
typedef union VGT_HS_OFFCHIP_PARAM regVGT_HS_OFFCHIP_PARAM;
typedef union VGT_TF_MEMORY_BASE regVGT_TF_MEMORY_BASE;
typedef union VGT_TF_MEMORY_BASE_HI regVGT_TF_MEMORY_BASE_HI;
typedef union WD_POS_BUF_BASE regWD_POS_BUF_BASE;
typedef union WD_POS_BUF_BASE_HI regWD_POS_BUF_BASE_HI;
typedef union WD_CNTL_SB_BUF_BASE regWD_CNTL_SB_BUF_BASE;
typedef union WD_CNTL_SB_BUF_BASE_HI regWD_CNTL_SB_BUF_BASE_HI;
typedef union WD_INDEX_BUF_BASE regWD_INDEX_BUF_BASE;
typedef union WD_INDEX_BUF_BASE_HI regWD_INDEX_BUF_BASE_HI;
typedef union IA_MULTI_VGT_PARAM regIA_MULTI_VGT_PARAM;
typedef union VGT_GSVS_RING_SIZE regVGT_GSVS_RING_SIZE;
typedef union VGT_INSTANCE_BASE_ID regVGT_INSTANCE_BASE_ID;
typedef union VGT_PERFCOUNTER0_LO regVGT_PERFCOUNTER0_LO;
typedef union VGT_PERFCOUNTER1_LO regVGT_PERFCOUNTER1_LO;
typedef union VGT_PERFCOUNTER2_LO regVGT_PERFCOUNTER2_LO;
typedef union VGT_PERFCOUNTER3_LO regVGT_PERFCOUNTER3_LO;
typedef union VGT_PERFCOUNTER0_HI regVGT_PERFCOUNTER0_HI;
typedef union VGT_PERFCOUNTER1_HI regVGT_PERFCOUNTER1_HI;
typedef union VGT_PERFCOUNTER2_HI regVGT_PERFCOUNTER2_HI;
typedef union VGT_PERFCOUNTER3_HI regVGT_PERFCOUNTER3_HI;
typedef union IA_PERFCOUNTER0_LO regIA_PERFCOUNTER0_LO;
typedef union IA_PERFCOUNTER1_LO regIA_PERFCOUNTER1_LO;
typedef union IA_PERFCOUNTER2_LO regIA_PERFCOUNTER2_LO;
typedef union IA_PERFCOUNTER3_LO regIA_PERFCOUNTER3_LO;
typedef union IA_PERFCOUNTER0_HI regIA_PERFCOUNTER0_HI;
typedef union IA_PERFCOUNTER1_HI regIA_PERFCOUNTER1_HI;
typedef union IA_PERFCOUNTER2_HI regIA_PERFCOUNTER2_HI;
typedef union IA_PERFCOUNTER3_HI regIA_PERFCOUNTER3_HI;
typedef union WD_PERFCOUNTER0_LO regWD_PERFCOUNTER0_LO;
typedef union WD_PERFCOUNTER1_LO regWD_PERFCOUNTER1_LO;
typedef union WD_PERFCOUNTER2_LO regWD_PERFCOUNTER2_LO;
typedef union WD_PERFCOUNTER3_LO regWD_PERFCOUNTER3_LO;
typedef union WD_PERFCOUNTER0_HI regWD_PERFCOUNTER0_HI;
typedef union WD_PERFCOUNTER1_HI regWD_PERFCOUNTER1_HI;
typedef union WD_PERFCOUNTER2_HI regWD_PERFCOUNTER2_HI;
typedef union WD_PERFCOUNTER3_HI regWD_PERFCOUNTER3_HI;
typedef union VGT_PERFCOUNTER_SEID_MASK regVGT_PERFCOUNTER_SEID_MASK;
typedef union VGT_PERFCOUNTER0_SELECT regVGT_PERFCOUNTER0_SELECT;
typedef union VGT_PERFCOUNTER1_SELECT regVGT_PERFCOUNTER1_SELECT;
typedef union VGT_PERFCOUNTER2_SELECT regVGT_PERFCOUNTER2_SELECT;
typedef union VGT_PERFCOUNTER3_SELECT regVGT_PERFCOUNTER3_SELECT;
typedef union VGT_PERFCOUNTER0_SELECT1 regVGT_PERFCOUNTER0_SELECT1;
typedef union VGT_PERFCOUNTER1_SELECT1 regVGT_PERFCOUNTER1_SELECT1;
typedef union IA_PERFCOUNTER0_SELECT regIA_PERFCOUNTER0_SELECT;
typedef union IA_PERFCOUNTER1_SELECT regIA_PERFCOUNTER1_SELECT;
typedef union IA_PERFCOUNTER2_SELECT regIA_PERFCOUNTER2_SELECT;
typedef union IA_PERFCOUNTER3_SELECT regIA_PERFCOUNTER3_SELECT;
typedef union IA_PERFCOUNTER0_SELECT1 regIA_PERFCOUNTER0_SELECT1;
typedef union WD_PERFCOUNTER0_SELECT regWD_PERFCOUNTER0_SELECT;
typedef union WD_PERFCOUNTER1_SELECT regWD_PERFCOUNTER1_SELECT;
typedef union WD_PERFCOUNTER2_SELECT regWD_PERFCOUNTER2_SELECT;
typedef union WD_PERFCOUNTER3_SELECT regWD_PERFCOUNTER3_SELECT;
typedef union CGTT_VGT_CLK_CTRL regCGTT_VGT_CLK_CTRL;
typedef union CGTT_IA_CLK_CTRL regCGTT_IA_CLK_CTRL;
typedef union CGTT_WD_CLK_CTRL regCGTT_WD_CLK_CTRL;
typedef union VGT_DEBUG_REG0 regVGT_DEBUG_REG0;
typedef union VGT_DEBUG_REG1 regVGT_DEBUG_REG1;
typedef union VGT_DEBUG_REG2 regVGT_DEBUG_REG2;
typedef union VGT_DEBUG_REG3 regVGT_DEBUG_REG3;
typedef union VGT_DEBUG_REG4 regVGT_DEBUG_REG4;
typedef union VGT_DEBUG_REG5 regVGT_DEBUG_REG5;
typedef union VGT_DEBUG_REG6 regVGT_DEBUG_REG6;
typedef union VGT_DEBUG_REG7 regVGT_DEBUG_REG7;
typedef union VGT_DEBUG_REG8 regVGT_DEBUG_REG8;
typedef union VGT_DEBUG_REG9 regVGT_DEBUG_REG9;
typedef union VGT_DEBUG_REG10 regVGT_DEBUG_REG10;
typedef union VGT_DEBUG_REG11 regVGT_DEBUG_REG11;
typedef union VGT_DEBUG_REG12 regVGT_DEBUG_REG12;
typedef union VGT_DEBUG_REG13 regVGT_DEBUG_REG13;
typedef union VGT_DEBUG_REG14 regVGT_DEBUG_REG14;
typedef union VGT_DEBUG_REG15 regVGT_DEBUG_REG15;
typedef union VGT_DEBUG_REG16 regVGT_DEBUG_REG16;
typedef union VGT_DEBUG_REG17 regVGT_DEBUG_REG17;
typedef union VGT_DEBUG_REG18 regVGT_DEBUG_REG18;
typedef union VGT_DEBUG_REG19 regVGT_DEBUG_REG19;
typedef union VGT_DEBUG_REG20 regVGT_DEBUG_REG20;
typedef union VGT_DEBUG_REG21 regVGT_DEBUG_REG21;
typedef union VGT_DEBUG_REG22 regVGT_DEBUG_REG22;
typedef union VGT_DEBUG_REG23 regVGT_DEBUG_REG23;
typedef union VGT_DEBUG_REG24 regVGT_DEBUG_REG24;
typedef union VGT_DEBUG_REG25 regVGT_DEBUG_REG25;
typedef union VGT_DEBUG_REG26 regVGT_DEBUG_REG26;
typedef union VGT_DEBUG_REG27 regVGT_DEBUG_REG27;
typedef union VGT_DEBUG_REG28 regVGT_DEBUG_REG28;
typedef union VGT_DEBUG_REG29 regVGT_DEBUG_REG29;
typedef union VGT_DEBUG_REG30 regVGT_DEBUG_REG30;
typedef union VGT_DEBUG_REG31 regVGT_DEBUG_REG31;
typedef union VGT_DEBUG_REG32 regVGT_DEBUG_REG32;
typedef union VGT_DEBUG_REG33 regVGT_DEBUG_REG33;
typedef union VGT_DEBUG_REG34 regVGT_DEBUG_REG34;
typedef union VGT_DEBUG_REG36 regVGT_DEBUG_REG36;
typedef union IA_DEBUG_REG0 regIA_DEBUG_REG0;
typedef union IA_DEBUG_REG1 regIA_DEBUG_REG1;
typedef union IA_DEBUG_REG2 regIA_DEBUG_REG2;
typedef union IA_DEBUG_REG3 regIA_DEBUG_REG3;
typedef union IA_DEBUG_REG4 regIA_DEBUG_REG4;
typedef union IA_DEBUG_REG5 regIA_DEBUG_REG5;
typedef union IA_DEBUG_REG6 regIA_DEBUG_REG6;
typedef union IA_DEBUG_REG7 regIA_DEBUG_REG7;
typedef union IA_DEBUG_REG8 regIA_DEBUG_REG8;
typedef union IA_DEBUG_REG9 regIA_DEBUG_REG9;
typedef union WD_DEBUG_REG0 regWD_DEBUG_REG0;
typedef union WD_DEBUG_REG1 regWD_DEBUG_REG1;
typedef union WD_DEBUG_REG2 regWD_DEBUG_REG2;
typedef union WD_DEBUG_REG3 regWD_DEBUG_REG3;
typedef union WD_DEBUG_REG4 regWD_DEBUG_REG4;
typedef union WD_DEBUG_REG5 regWD_DEBUG_REG5;
typedef union WD_DEBUG_REG6 regWD_DEBUG_REG6;
typedef union WD_DEBUG_REG7 regWD_DEBUG_REG7;
typedef union WD_DEBUG_REG8 regWD_DEBUG_REG8;
typedef union WD_DEBUG_REG9 regWD_DEBUG_REG9;
typedef union WD_DEBUG_REG10 regWD_DEBUG_REG10;
typedef union WD_DEBUG_REG11 regWD_DEBUG_REG11;
typedef union WD_DEBUG_REG12 regWD_DEBUG_REG12;
typedef union WD_DEBUG_REG13 regWD_DEBUG_REG13;
typedef union CC_RB_REDUNDANCY regCC_RB_REDUNDANCY;
typedef union CC_RB_BACKEND_DISABLE regCC_RB_BACKEND_DISABLE;
typedef union GC_USER_RB_REDUNDANCY regGC_USER_RB_REDUNDANCY;
typedef union GC_USER_RB_BACKEND_DISABLE regGC_USER_RB_BACKEND_DISABLE;
typedef union GB_ADDR_CONFIG regGB_ADDR_CONFIG;
typedef union GB_ADDR_CONFIG_READ regGB_ADDR_CONFIG_READ;
typedef union GB_BACKEND_MAP regGB_BACKEND_MAP;
typedef union GB_GPU_ID regGB_GPU_ID;
typedef union CC_RB_DAISY_CHAIN regCC_RB_DAISY_CHAIN;
typedef union GB_TILE_MODE0 regGB_TILE_MODE0;
typedef union GB_TILE_MODE1 regGB_TILE_MODE1;
typedef union GB_TILE_MODE2 regGB_TILE_MODE2;
typedef union GB_TILE_MODE3 regGB_TILE_MODE3;
typedef union GB_TILE_MODE4 regGB_TILE_MODE4;
typedef union GB_TILE_MODE5 regGB_TILE_MODE5;
typedef union GB_TILE_MODE6 regGB_TILE_MODE6;
typedef union GB_TILE_MODE7 regGB_TILE_MODE7;
typedef union GB_TILE_MODE8 regGB_TILE_MODE8;
typedef union GB_TILE_MODE9 regGB_TILE_MODE9;
typedef union GB_TILE_MODE10 regGB_TILE_MODE10;
typedef union GB_TILE_MODE11 regGB_TILE_MODE11;
typedef union GB_TILE_MODE12 regGB_TILE_MODE12;
typedef union GB_TILE_MODE13 regGB_TILE_MODE13;
typedef union GB_TILE_MODE14 regGB_TILE_MODE14;
typedef union GB_TILE_MODE15 regGB_TILE_MODE15;
typedef union GB_TILE_MODE16 regGB_TILE_MODE16;
typedef union GB_TILE_MODE17 regGB_TILE_MODE17;
typedef union GB_TILE_MODE18 regGB_TILE_MODE18;
typedef union GB_TILE_MODE19 regGB_TILE_MODE19;
typedef union GB_TILE_MODE20 regGB_TILE_MODE20;
typedef union GB_TILE_MODE21 regGB_TILE_MODE21;
typedef union GB_TILE_MODE22 regGB_TILE_MODE22;
typedef union GB_TILE_MODE23 regGB_TILE_MODE23;
typedef union GB_TILE_MODE24 regGB_TILE_MODE24;
typedef union GB_TILE_MODE25 regGB_TILE_MODE25;
typedef union GB_TILE_MODE26 regGB_TILE_MODE26;
typedef union GB_TILE_MODE27 regGB_TILE_MODE27;
typedef union GB_TILE_MODE28 regGB_TILE_MODE28;
typedef union GB_TILE_MODE29 regGB_TILE_MODE29;
typedef union GB_TILE_MODE30 regGB_TILE_MODE30;
typedef union GB_TILE_MODE31 regGB_TILE_MODE31;
typedef union GB_MACROTILE_MODE0 regGB_MACROTILE_MODE0;
typedef union GB_MACROTILE_MODE1 regGB_MACROTILE_MODE1;
typedef union GB_MACROTILE_MODE2 regGB_MACROTILE_MODE2;
typedef union GB_MACROTILE_MODE3 regGB_MACROTILE_MODE3;
typedef union GB_MACROTILE_MODE4 regGB_MACROTILE_MODE4;
typedef union GB_MACROTILE_MODE5 regGB_MACROTILE_MODE5;
typedef union GB_MACROTILE_MODE6 regGB_MACROTILE_MODE6;
typedef union GB_MACROTILE_MODE7 regGB_MACROTILE_MODE7;
typedef union GB_MACROTILE_MODE8 regGB_MACROTILE_MODE8;
typedef union GB_MACROTILE_MODE9 regGB_MACROTILE_MODE9;
typedef union GB_MACROTILE_MODE10 regGB_MACROTILE_MODE10;
typedef union GB_MACROTILE_MODE11 regGB_MACROTILE_MODE11;
typedef union GB_MACROTILE_MODE12 regGB_MACROTILE_MODE12;
typedef union GB_MACROTILE_MODE13 regGB_MACROTILE_MODE13;
typedef union GB_MACROTILE_MODE14 regGB_MACROTILE_MODE14;
typedef union GB_MACROTILE_MODE15 regGB_MACROTILE_MODE15;
typedef union GB_EDC_MODE regGB_EDC_MODE;
typedef union CC_GC_EDC_CONFIG regCC_GC_EDC_CONFIG;
typedef union RAS_SIGNATURE_CONTROL regRAS_SIGNATURE_CONTROL;
typedef union RAS_SIGNATURE_MASK regRAS_SIGNATURE_MASK;
typedef union RAS_SX_SIGNATURE0 regRAS_SX_SIGNATURE0;
typedef union RAS_SX_SIGNATURE1 regRAS_SX_SIGNATURE1;
typedef union RAS_SX_SIGNATURE2 regRAS_SX_SIGNATURE2;
typedef union RAS_SX_SIGNATURE3 regRAS_SX_SIGNATURE3;
typedef union RAS_DB_SIGNATURE0 regRAS_DB_SIGNATURE0;
typedef union RAS_PA_SIGNATURE0 regRAS_PA_SIGNATURE0;
typedef union RAS_VGT_SIGNATURE0 regRAS_VGT_SIGNATURE0;
typedef union RAS_SQ_SIGNATURE0 regRAS_SQ_SIGNATURE0;
typedef union RAS_SC_SIGNATURE0 regRAS_SC_SIGNATURE0;
typedef union RAS_SC_SIGNATURE1 regRAS_SC_SIGNATURE1;
typedef union RAS_SC_SIGNATURE2 regRAS_SC_SIGNATURE2;
typedef union RAS_SC_SIGNATURE3 regRAS_SC_SIGNATURE3;
typedef union RAS_SC_SIGNATURE4 regRAS_SC_SIGNATURE4;
typedef union RAS_SC_SIGNATURE5 regRAS_SC_SIGNATURE5;
typedef union RAS_SC_SIGNATURE6 regRAS_SC_SIGNATURE6;
typedef union RAS_SC_SIGNATURE7 regRAS_SC_SIGNATURE7;
typedef union RAS_IA_SIGNATURE0 regRAS_IA_SIGNATURE0;
typedef union RAS_IA_SIGNATURE1 regRAS_IA_SIGNATURE1;
typedef union RAS_SPI_SIGNATURE0 regRAS_SPI_SIGNATURE0;
typedef union RAS_SPI_SIGNATURE1 regRAS_SPI_SIGNATURE1;
typedef union RAS_TA_SIGNATURE0 regRAS_TA_SIGNATURE0;
typedef union RAS_TD_SIGNATURE0 regRAS_TD_SIGNATURE0;
typedef union RAS_CB_SIGNATURE0 regRAS_CB_SIGNATURE0;
typedef union RAS_BCI_SIGNATURE0 regRAS_BCI_SIGNATURE0;
typedef union RAS_BCI_SIGNATURE1 regRAS_BCI_SIGNATURE1;
typedef union RAS_TA_SIGNATURE1 regRAS_TA_SIGNATURE1;
typedef union TD_CNTL regTD_CNTL;
typedef union TD_STATUS regTD_STATUS;
typedef union TD_DEBUG_INDEX regTD_DEBUG_INDEX;
typedef union TD_DEBUG_DATA regTD_DEBUG_DATA;
typedef union TD_DSM_CNTL regTD_DSM_CNTL;
typedef union TD_DSM_CNTL2 regTD_DSM_CNTL2;
typedef union TD_SCRATCH regTD_SCRATCH;
typedef union TA_CNTL regTA_CNTL;
typedef union TA_CNTL_AUX regTA_CNTL_AUX;
typedef union TA_RESERVED_010C regTA_RESERVED_010C;
typedef union TA_GRAD_ADJ regTA_GRAD_ADJ;
typedef union TA_STATUS regTA_STATUS;
typedef union TA_DEBUG_INDEX regTA_DEBUG_INDEX;
typedef union TA_DEBUG_DATA regTA_DEBUG_DATA;
typedef union TA_SCRATCH regTA_SCRATCH;
typedef union TCP_INVALIDATE regTCP_INVALIDATE;
typedef union TCP_STATUS regTCP_STATUS;
typedef union TCP_CNTL regTCP_CNTL;
typedef union TCP_CHAN_STEER_LO regTCP_CHAN_STEER_LO;
typedef union TCP_CHAN_STEER_HI regTCP_CHAN_STEER_HI;
typedef union TCP_ADDR_CONFIG regTCP_ADDR_CONFIG;
typedef union TCP_CREDIT regTCP_CREDIT;
typedef union TCP_DEBUG_INDEX regTCP_DEBUG_INDEX;
typedef union TCP_DEBUG_DATA regTCP_DEBUG_DATA;
typedef union TCP_BUFFER_ADDR_HASH_CNTL regTCP_BUFFER_ADDR_HASH_CNTL;
typedef union TCP_EDC_CNT regTCP_EDC_CNT;
typedef union TC_CFG_L1_LOAD_POLICY0 regTC_CFG_L1_LOAD_POLICY0;
typedef union TC_CFG_L1_LOAD_POLICY1 regTC_CFG_L1_LOAD_POLICY1;
typedef union TC_CFG_L1_STORE_POLICY regTC_CFG_L1_STORE_POLICY;
typedef union TC_CFG_L2_LOAD_POLICY0 regTC_CFG_L2_LOAD_POLICY0;
typedef union TC_CFG_L2_LOAD_POLICY1 regTC_CFG_L2_LOAD_POLICY1;
typedef union TC_CFG_L2_STORE_POLICY0 regTC_CFG_L2_STORE_POLICY0;
typedef union TC_CFG_L2_STORE_POLICY1 regTC_CFG_L2_STORE_POLICY1;
typedef union TC_CFG_L2_ATOMIC_POLICY regTC_CFG_L2_ATOMIC_POLICY;
typedef union TC_CFG_L1_VOLATILE regTC_CFG_L1_VOLATILE;
typedef union TC_CFG_L2_VOLATILE regTC_CFG_L2_VOLATILE;
typedef union TCI_STATUS regTCI_STATUS;
typedef union TCI_CNTL_1 regTCI_CNTL_1;
typedef union TCI_CNTL_2 regTCI_CNTL_2;
typedef union TCP_WATCH0_ADDR_H regTCP_WATCH0_ADDR_H;
typedef union TCP_WATCH1_ADDR_H regTCP_WATCH1_ADDR_H;
typedef union TCP_WATCH2_ADDR_H regTCP_WATCH2_ADDR_H;
typedef union TCP_WATCH3_ADDR_H regTCP_WATCH3_ADDR_H;
typedef union TCP_WATCH0_ADDR_L regTCP_WATCH0_ADDR_L;
typedef union TCP_WATCH1_ADDR_L regTCP_WATCH1_ADDR_L;
typedef union TCP_WATCH2_ADDR_L regTCP_WATCH2_ADDR_L;
typedef union TCP_WATCH3_ADDR_L regTCP_WATCH3_ADDR_L;
typedef union TCP_WATCH0_CNTL regTCP_WATCH0_CNTL;
typedef union TCP_WATCH1_CNTL regTCP_WATCH1_CNTL;
typedef union TCP_WATCH2_CNTL regTCP_WATCH2_CNTL;
typedef union TCP_WATCH3_CNTL regTCP_WATCH3_CNTL;
typedef union TCP_GATCL1_CNTL regTCP_GATCL1_CNTL;
typedef union TCP_ATC_EDC_GATCL1_CNT regTCP_ATC_EDC_GATCL1_CNT;
typedef union TCP_GATCL1_DSM_CNTL regTCP_GATCL1_DSM_CNTL;
typedef union TCP_CNTL2 regTCP_CNTL2;
typedef union TCP_UTCL1_CNTL1 regTCP_UTCL1_CNTL1;
typedef union TCP_UTCL1_CNTL2 regTCP_UTCL1_CNTL2;
typedef union TCP_UTCL1_STATUS regTCP_UTCL1_STATUS;
typedef union TCP_PERFCOUNTER_FILTER regTCP_PERFCOUNTER_FILTER;
typedef union TCP_PERFCOUNTER_FILTER_EN regTCP_PERFCOUNTER_FILTER_EN;
typedef union TA_BC_BASE_ADDR regTA_BC_BASE_ADDR;
typedef union TA_BC_BASE_ADDR_HI regTA_BC_BASE_ADDR_HI;
typedef union TA_CS_BC_BASE_ADDR regTA_CS_BC_BASE_ADDR;
typedef union TA_CS_BC_BASE_ADDR_HI regTA_CS_BC_BASE_ADDR_HI;
typedef union TA_GRAD_ADJ_UCONFIG regTA_GRAD_ADJ_UCONFIG;
typedef union TD_PERFCOUNTER0_LO regTD_PERFCOUNTER0_LO;
typedef union TD_PERFCOUNTER1_LO regTD_PERFCOUNTER1_LO;
typedef union TD_PERFCOUNTER0_HI regTD_PERFCOUNTER0_HI;
typedef union TD_PERFCOUNTER1_HI regTD_PERFCOUNTER1_HI;
typedef union TA_PERFCOUNTER0_LO regTA_PERFCOUNTER0_LO;
typedef union TA_PERFCOUNTER1_LO regTA_PERFCOUNTER1_LO;
typedef union TA_PERFCOUNTER0_HI regTA_PERFCOUNTER0_HI;
typedef union TA_PERFCOUNTER1_HI regTA_PERFCOUNTER1_HI;
typedef union TCP_PERFCOUNTER0_LO regTCP_PERFCOUNTER0_LO;
typedef union TCP_PERFCOUNTER1_LO regTCP_PERFCOUNTER1_LO;
typedef union TCP_PERFCOUNTER2_LO regTCP_PERFCOUNTER2_LO;
typedef union TCP_PERFCOUNTER3_LO regTCP_PERFCOUNTER3_LO;
typedef union TCP_PERFCOUNTER0_HI regTCP_PERFCOUNTER0_HI;
typedef union TCP_PERFCOUNTER1_HI regTCP_PERFCOUNTER1_HI;
typedef union TCP_PERFCOUNTER2_HI regTCP_PERFCOUNTER2_HI;
typedef union TCP_PERFCOUNTER3_HI regTCP_PERFCOUNTER3_HI;
typedef union TD_PERFCOUNTER0_SELECT regTD_PERFCOUNTER0_SELECT;
typedef union TD_PERFCOUNTER1_SELECT regTD_PERFCOUNTER1_SELECT;
typedef union TD_PERFCOUNTER0_SELECT1 regTD_PERFCOUNTER0_SELECT1;
typedef union TA_PERFCOUNTER0_SELECT regTA_PERFCOUNTER0_SELECT;
typedef union TA_PERFCOUNTER1_SELECT regTA_PERFCOUNTER1_SELECT;
typedef union TA_PERFCOUNTER0_SELECT1 regTA_PERFCOUNTER0_SELECT1;
typedef union TCP_PERFCOUNTER0_SELECT regTCP_PERFCOUNTER0_SELECT;
typedef union TCP_PERFCOUNTER1_SELECT regTCP_PERFCOUNTER1_SELECT;
typedef union TCP_PERFCOUNTER0_SELECT1 regTCP_PERFCOUNTER0_SELECT1;
typedef union TCP_PERFCOUNTER1_SELECT1 regTCP_PERFCOUNTER1_SELECT1;
typedef union TCP_PERFCOUNTER2_SELECT regTCP_PERFCOUNTER2_SELECT;
typedef union TCP_PERFCOUNTER3_SELECT regTCP_PERFCOUNTER3_SELECT;
typedef union TD_CGTT_CTRL regTD_CGTT_CTRL;
typedef union TA_CGTT_CTRL regTA_CGTT_CTRL;
typedef union CGTT_TCPI_CLK_CTRL regCGTT_TCPI_CLK_CTRL;
typedef union CGTT_TCPF_CLK_CTRL regCGTT_TCPF_CLK_CTRL;
typedef union CGTT_TCI_CLK_CTRL regCGTT_TCI_CLK_CTRL;
typedef union TCC_CTRL regTCC_CTRL;
typedef union TCC_CTRL2 regTCC_CTRL2;
typedef union TCC_EDC_CNT regTCC_EDC_CNT;
typedef union TCC_EDC_CNT2 regTCC_EDC_CNT2;
typedef union TCC_REDUNDANCY regTCC_REDUNDANCY;
typedef union TCC_EXE_DISABLE regTCC_EXE_DISABLE;
typedef union TCC_DSM_CNTL regTCC_DSM_CNTL;
typedef union TCC_DSM_CNTLA regTCC_DSM_CNTLA;
typedef union TCC_DSM_CNTL2 regTCC_DSM_CNTL2;
typedef union TCC_DSM_CNTL2A regTCC_DSM_CNTL2A;
typedef union TCC_DSM_CNTL2B regTCC_DSM_CNTL2B;
typedef union TCC_WBINVL2 regTCC_WBINVL2;
typedef union TCC_SOFT_RESET regTCC_SOFT_RESET;
typedef union TCA_CTRL regTCA_CTRL;
typedef union TCA_BURST_MASK regTCA_BURST_MASK;
typedef union TCA_BURST_CTRL regTCA_BURST_CTRL;
typedef union TCA_DSM_CNTL regTCA_DSM_CNTL;
typedef union TCA_DSM_CNTL2 regTCA_DSM_CNTL2;
typedef union TCA_EDC_CNT regTCA_EDC_CNT;
typedef union TCC_PERFCOUNTER0_LO regTCC_PERFCOUNTER0_LO;
typedef union TCC_PERFCOUNTER1_LO regTCC_PERFCOUNTER1_LO;
typedef union TCC_PERFCOUNTER2_LO regTCC_PERFCOUNTER2_LO;
typedef union TCC_PERFCOUNTER3_LO regTCC_PERFCOUNTER3_LO;
typedef union TCC_PERFCOUNTER0_HI regTCC_PERFCOUNTER0_HI;
typedef union TCC_PERFCOUNTER1_HI regTCC_PERFCOUNTER1_HI;
typedef union TCC_PERFCOUNTER2_HI regTCC_PERFCOUNTER2_HI;
typedef union TCC_PERFCOUNTER3_HI regTCC_PERFCOUNTER3_HI;
typedef union TCA_PERFCOUNTER0_LO regTCA_PERFCOUNTER0_LO;
typedef union TCA_PERFCOUNTER1_LO regTCA_PERFCOUNTER1_LO;
typedef union TCA_PERFCOUNTER2_LO regTCA_PERFCOUNTER2_LO;
typedef union TCA_PERFCOUNTER3_LO regTCA_PERFCOUNTER3_LO;
typedef union TCA_PERFCOUNTER0_HI regTCA_PERFCOUNTER0_HI;
typedef union TCA_PERFCOUNTER1_HI regTCA_PERFCOUNTER1_HI;
typedef union TCA_PERFCOUNTER2_HI regTCA_PERFCOUNTER2_HI;
typedef union TCA_PERFCOUNTER3_HI regTCA_PERFCOUNTER3_HI;
typedef union TCC_PERFCOUNTER0_SELECT regTCC_PERFCOUNTER0_SELECT;
typedef union TCC_PERFCOUNTER1_SELECT regTCC_PERFCOUNTER1_SELECT;
typedef union TCC_PERFCOUNTER0_SELECT1 regTCC_PERFCOUNTER0_SELECT1;
typedef union TCC_PERFCOUNTER1_SELECT1 regTCC_PERFCOUNTER1_SELECT1;
typedef union TCC_PERFCOUNTER2_SELECT regTCC_PERFCOUNTER2_SELECT;
typedef union TCC_PERFCOUNTER3_SELECT regTCC_PERFCOUNTER3_SELECT;
typedef union TCA_PERFCOUNTER0_SELECT regTCA_PERFCOUNTER0_SELECT;
typedef union TCA_PERFCOUNTER1_SELECT regTCA_PERFCOUNTER1_SELECT;
typedef union TCA_PERFCOUNTER0_SELECT1 regTCA_PERFCOUNTER0_SELECT1;
typedef union TCA_PERFCOUNTER1_SELECT1 regTCA_PERFCOUNTER1_SELECT1;
typedef union TCA_PERFCOUNTER2_SELECT regTCA_PERFCOUNTER2_SELECT;
typedef union TCA_PERFCOUNTER3_SELECT regTCA_PERFCOUNTER3_SELECT;
typedef union TCC_CGTT_SCLK_CTRL regTCC_CGTT_SCLK_CTRL;
typedef union TCA_CGTT_SCLK_CTRL regTCA_CGTT_SCLK_CTRL;
typedef union GRBM_CNTL regGRBM_CNTL;
typedef union GRBM_SKEW_CNTL regGRBM_SKEW_CNTL;
typedef union GRBM_PWR_CNTL regGRBM_PWR_CNTL;
typedef union GRBM_STATUS regGRBM_STATUS;
typedef union GRBM_STATUS2 regGRBM_STATUS2;
typedef union GRBM_STATUS_SE0 regGRBM_STATUS_SE0;
typedef union GRBM_STATUS_SE1 regGRBM_STATUS_SE1;
typedef union GRBM_STATUS_SE2 regGRBM_STATUS_SE2;
typedef union GRBM_STATUS_SE3 regGRBM_STATUS_SE3;
typedef union GRBM_SOFT_RESET regGRBM_SOFT_RESET;
typedef union GRBM_DEBUG_CNTL regGRBM_DEBUG_CNTL;
typedef union GRBM_DEBUG_DATA regGRBM_DEBUG_DATA;
typedef union GRBM_CGTT_CLK_CNTL regGRBM_CGTT_CLK_CNTL;
typedef union GRBM_GFX_CLKEN_CNTL regGRBM_GFX_CLKEN_CNTL;
typedef union GRBM_WAIT_IDLE_CLOCKS regGRBM_WAIT_IDLE_CLOCKS;
typedef union GRBM_DEBUG regGRBM_DEBUG;
typedef union GRBM_DEBUG_SNAPSHOT regGRBM_DEBUG_SNAPSHOT;
typedef union GRBM_RSMU_READ_ERROR regGRBM_RSMU_READ_ERROR;
typedef union GRBM_CHICKEN_BITS regGRBM_CHICKEN_BITS;
typedef union GRBM_READ_ERROR regGRBM_READ_ERROR;
typedef union GRBM_READ_ERROR2 regGRBM_READ_ERROR2;
typedef union GRBM_INT_CNTL regGRBM_INT_CNTL;
typedef union GRBM_TRAP_OP regGRBM_TRAP_OP;
typedef union GRBM_TRAP_ADDR regGRBM_TRAP_ADDR;
typedef union GRBM_TRAP_ADDR_MSK regGRBM_TRAP_ADDR_MSK;
typedef union GRBM_TRAP_WD regGRBM_TRAP_WD;
typedef union GRBM_TRAP_WD_MSK regGRBM_TRAP_WD_MSK;
typedef union GRBM_DSM_BYPASS regGRBM_DSM_BYPASS;
typedef union GRBM_IOV_ERROR regGRBM_IOV_ERROR;
typedef union GRBM_WRITE_ERROR regGRBM_WRITE_ERROR;
typedef union GRBM_GFX_CNTL regGRBM_GFX_CNTL;
typedef union GRBM_RSMU_CFG regGRBM_RSMU_CFG;
typedef union GRBM_IH_CREDIT regGRBM_IH_CREDIT;
typedef union GRBM_PWR_CNTL2 regGRBM_PWR_CNTL2;
typedef union GRBM_UTCL2_INVAL_RANGE_START regGRBM_UTCL2_INVAL_RANGE_START;
typedef union GRBM_UTCL2_INVAL_RANGE_END regGRBM_UTCL2_INVAL_RANGE_END;
typedef union GRBM_CHIP_REVISION regGRBM_CHIP_REVISION;
typedef union GRBM_SCRATCH_REG0 regGRBM_SCRATCH_REG0;
typedef union GRBM_SCRATCH_REG1 regGRBM_SCRATCH_REG1;
typedef union GRBM_SCRATCH_REG2 regGRBM_SCRATCH_REG2;
typedef union GRBM_SCRATCH_REG3 regGRBM_SCRATCH_REG3;
typedef union GRBM_SCRATCH_REG4 regGRBM_SCRATCH_REG4;
typedef union GRBM_SCRATCH_REG5 regGRBM_SCRATCH_REG5;
typedef union GRBM_SCRATCH_REG6 regGRBM_SCRATCH_REG6;
typedef union GRBM_SCRATCH_REG7 regGRBM_SCRATCH_REG7;
typedef union DEBUG_INDEX regDEBUG_INDEX;
typedef union DEBUG_DATA regDEBUG_DATA;
typedef union GRBM_NOWHERE regGRBM_NOWHERE;
typedef union GRBM_GFX_INDEX regGRBM_GFX_INDEX;
typedef union GRBM_PERFCOUNTER0_LO regGRBM_PERFCOUNTER0_LO;
typedef union GRBM_PERFCOUNTER0_HI regGRBM_PERFCOUNTER0_HI;
typedef union GRBM_PERFCOUNTER1_LO regGRBM_PERFCOUNTER1_LO;
typedef union GRBM_PERFCOUNTER1_HI regGRBM_PERFCOUNTER1_HI;
typedef union GRBM_SE0_PERFCOUNTER_LO regGRBM_SE0_PERFCOUNTER_LO;
typedef union GRBM_SE0_PERFCOUNTER_HI regGRBM_SE0_PERFCOUNTER_HI;
typedef union GRBM_SE1_PERFCOUNTER_LO regGRBM_SE1_PERFCOUNTER_LO;
typedef union GRBM_SE1_PERFCOUNTER_HI regGRBM_SE1_PERFCOUNTER_HI;
typedef union GRBM_SE2_PERFCOUNTER_LO regGRBM_SE2_PERFCOUNTER_LO;
typedef union GRBM_SE2_PERFCOUNTER_HI regGRBM_SE2_PERFCOUNTER_HI;
typedef union GRBM_SE3_PERFCOUNTER_LO regGRBM_SE3_PERFCOUNTER_LO;
typedef union GRBM_SE3_PERFCOUNTER_HI regGRBM_SE3_PERFCOUNTER_HI;
typedef union GRBM_PERFCOUNTER0_SELECT regGRBM_PERFCOUNTER0_SELECT;
typedef union GRBM_PERFCOUNTER1_SELECT regGRBM_PERFCOUNTER1_SELECT;
typedef union GRBM_SE0_PERFCOUNTER_SELECT regGRBM_SE0_PERFCOUNTER_SELECT;
typedef union GRBM_SE1_PERFCOUNTER_SELECT regGRBM_SE1_PERFCOUNTER_SELECT;
typedef union GRBM_SE2_PERFCOUNTER_SELECT regGRBM_SE2_PERFCOUNTER_SELECT;
typedef union GRBM_SE3_PERFCOUNTER_SELECT regGRBM_SE3_PERFCOUNTER_SELECT;
typedef union GRBM_HYP_CAM_INDEX regGRBM_HYP_CAM_INDEX;
typedef union GRBM_CAM_INDEX regGRBM_CAM_INDEX;
typedef union GRBM_HYP_CAM_DATA regGRBM_HYP_CAM_DATA;
typedef union GRBM_CAM_DATA regGRBM_CAM_DATA;
typedef union GRBM_GFX_CNTL_SR_SELECT regGRBM_GFX_CNTL_SR_SELECT;
typedef union GRBM_GFX_CNTL_SR_DATA regGRBM_GFX_CNTL_SR_DATA;
typedef union GRBM_GFX_INDEX_SR_SELECT regGRBM_GFX_INDEX_SR_SELECT;
typedef union GRBM_GFX_INDEX_SR_DATA regGRBM_GFX_INDEX_SR_DATA;
typedef union GRBM_SRCID_CAM_INDEX regGRBM_SRCID_CAM_INDEX;
typedef union GRBM_SRCID_CAM_DATA regGRBM_SRCID_CAM_DATA;
typedef union GRBM_PF_ONLY_RANGE0 regGRBM_PF_ONLY_RANGE0;
typedef union GRBM_PF_ONLY_RANGE1 regGRBM_PF_ONLY_RANGE1;
typedef union GRBM_PF_ONLY_RANGE2 regGRBM_PF_ONLY_RANGE2;
typedef union GRBM_PF_ONLY_RANGE3 regGRBM_PF_ONLY_RANGE3;
typedef union GRBM_PF_ONLY_RANGE4 regGRBM_PF_ONLY_RANGE4;
typedef union GRBM_PF_ONLY_RANGE5 regGRBM_PF_ONLY_RANGE5;
typedef union GRBM_PF_ONLY_RANGE6 regGRBM_PF_ONLY_RANGE6;
typedef union GRBM_PF_ONLY_RANGE7 regGRBM_PF_ONLY_RANGE7;
typedef union GRBM_IOV_ENABLE regGRBM_IOV_ENABLE;
typedef union CP_CPC_DEBUG_CNTL regCP_CPC_DEBUG_CNTL;
typedef union CP_CPC_DEBUG_DATA regCP_CPC_DEBUG_DATA;
typedef union CP_CPF_DEBUG_CNTL regCP_CPF_DEBUG_CNTL;
typedef union CP_CPF_DEBUG_DATA regCP_CPF_DEBUG_DATA;
typedef union CP_CPC_STATUS regCP_CPC_STATUS;
typedef union CP_CPC_BUSY_STAT regCP_CPC_BUSY_STAT;
typedef union CP_CPC_STALLED_STAT1 regCP_CPC_STALLED_STAT1;
typedef union CP_CPF_STATUS regCP_CPF_STATUS;
typedef union CP_CPF_BUSY_STAT regCP_CPF_BUSY_STAT;
typedef union CP_CPF_STALLED_STAT1 regCP_CPF_STALLED_STAT1;
typedef union CP_CPC_GRBM_FREE_COUNT regCP_CPC_GRBM_FREE_COUNT;
typedef union CP_CPC_PRIV_VIOLATION_ADDR regCP_CPC_PRIV_VIOLATION_ADDR;
typedef union CP_MEC_CNTL regCP_MEC_CNTL;
typedef union CP_MEC_ME1_HEADER_DUMP regCP_MEC_ME1_HEADER_DUMP;
typedef union CP_MEC_ME2_HEADER_DUMP regCP_MEC_ME2_HEADER_DUMP;
typedef union CP_CPC_SCRATCH_INDEX regCP_CPC_SCRATCH_INDEX;
typedef union CP_CPC_SCRATCH_DATA regCP_CPC_SCRATCH_DATA;
typedef union CP_CPF_GRBM_FREE_COUNT regCP_CPF_GRBM_FREE_COUNT;
typedef union CP_CPC_HALT_HYST_COUNT regCP_CPC_HALT_HYST_COUNT;
typedef union CP_PRT_LOD_STATS_CNTL0 regCP_PRT_LOD_STATS_CNTL0;
typedef union CP_PRT_LOD_STATS_CNTL1 regCP_PRT_LOD_STATS_CNTL1;
typedef union CP_PRT_LOD_STATS_CNTL2 regCP_PRT_LOD_STATS_CNTL2;
typedef union CP_PRT_LOD_STATS_CNTL3 regCP_PRT_LOD_STATS_CNTL3;
typedef union CP_CE_COMPARE_COUNT regCP_CE_COMPARE_COUNT;
typedef union CP_CE_DE_COUNT regCP_CE_DE_COUNT;
typedef union CP_DE_CE_COUNT regCP_DE_CE_COUNT;
typedef union CP_DE_LAST_INVAL_COUNT regCP_DE_LAST_INVAL_COUNT;
typedef union CP_DE_DE_COUNT regCP_DE_DE_COUNT;
typedef union CP_STALLED_STAT1 regCP_STALLED_STAT1;
typedef union CP_STALLED_STAT2 regCP_STALLED_STAT2;
typedef union CP_STALLED_STAT3 regCP_STALLED_STAT3;
typedef union CP_BUSY_STAT regCP_BUSY_STAT;
typedef union CP_STAT regCP_STAT;
typedef union CP_ME_HEADER_DUMP regCP_ME_HEADER_DUMP;
typedef union CP_PFP_HEADER_DUMP regCP_PFP_HEADER_DUMP;
typedef union CP_GRBM_FREE_COUNT regCP_GRBM_FREE_COUNT;
typedef union CP_CE_HEADER_DUMP regCP_CE_HEADER_DUMP;
typedef union CP_PFP_INSTR_PNTR regCP_PFP_INSTR_PNTR;
typedef union CP_ME_INSTR_PNTR regCP_ME_INSTR_PNTR;
typedef union CP_CE_INSTR_PNTR regCP_CE_INSTR_PNTR;
typedef union CP_MEC1_INSTR_PNTR regCP_MEC1_INSTR_PNTR;
typedef union CP_MEC2_INSTR_PNTR regCP_MEC2_INSTR_PNTR;
typedef union CP_CSF_STAT regCP_CSF_STAT;
typedef union CP_ME_CNTL regCP_ME_CNTL;
typedef union CP_CNTX_STAT regCP_CNTX_STAT;
typedef union CP_ME_PREEMPTION regCP_ME_PREEMPTION;
typedef union CP_RB0_RPTR regCP_RB0_RPTR;
typedef union CP_RB_RPTR regCP_RB_RPTR;
typedef union CP_RB1_RPTR regCP_RB1_RPTR;
typedef union CP_RB2_RPTR regCP_RB2_RPTR;
typedef union CP_RB_WPTR_DELAY regCP_RB_WPTR_DELAY;
typedef union CP_RB_WPTR_POLL_CNTL regCP_RB_WPTR_POLL_CNTL;
typedef union CP_ROQ_THRESHOLDS regCP_ROQ_THRESHOLDS;
typedef union CP_MEQ_STQ_THRESHOLD regCP_MEQ_STQ_THRESHOLD;
typedef union CP_ROQ1_THRESHOLDS regCP_ROQ1_THRESHOLDS;
typedef union CP_ROQ2_THRESHOLDS regCP_ROQ2_THRESHOLDS;
typedef union CP_STQ_THRESHOLDS regCP_STQ_THRESHOLDS;
typedef union CP_QUEUE_THRESHOLDS regCP_QUEUE_THRESHOLDS;
typedef union CP_MEQ_THRESHOLDS regCP_MEQ_THRESHOLDS;
typedef union CP_ROQ_AVAIL regCP_ROQ_AVAIL;
typedef union CP_STQ_AVAIL regCP_STQ_AVAIL;
typedef union CP_ROQ2_AVAIL regCP_ROQ2_AVAIL;
typedef union CP_MEQ_AVAIL regCP_MEQ_AVAIL;
typedef union CP_CMD_INDEX regCP_CMD_INDEX;
typedef union CP_CMD_DATA regCP_CMD_DATA;
typedef union CP_ROQ_RB_STAT regCP_ROQ_RB_STAT;
typedef union CP_ROQ_IB1_STAT regCP_ROQ_IB1_STAT;
typedef union CP_ROQ_IB2_STAT regCP_ROQ_IB2_STAT;
typedef union CP_STQ_STAT regCP_STQ_STAT;
typedef union CP_STQ_WR_STAT regCP_STQ_WR_STAT;
typedef union CP_MEQ_STAT regCP_MEQ_STAT;
typedef union CP_CEQ1_AVAIL regCP_CEQ1_AVAIL;
typedef union CP_CEQ2_AVAIL regCP_CEQ2_AVAIL;
typedef union CP_CE_ROQ_RB_STAT regCP_CE_ROQ_RB_STAT;
typedef union CP_CE_ROQ_IB1_STAT regCP_CE_ROQ_IB1_STAT;
typedef union CP_CE_ROQ_IB2_STAT regCP_CE_ROQ_IB2_STAT;
typedef union CP_INT_STAT_DEBUG regCP_INT_STAT_DEBUG;
typedef union CP_DEBUG_CNTL regCP_DEBUG_CNTL;
typedef union CP_DEBUG_DATA regCP_DEBUG_DATA;
typedef union CP_PRIV_VIOLATION_ADDR regCP_PRIV_VIOLATION_ADDR;
typedef union CP_DFY_CNTL regCP_DFY_CNTL;
typedef union CP_DFY_STAT regCP_DFY_STAT;
typedef union CP_DFY_ADDR_HI regCP_DFY_ADDR_HI;
typedef union CP_DFY_ADDR_LO regCP_DFY_ADDR_LO;
typedef union CP_DFY_DATA_0 regCP_DFY_DATA_0;
typedef union CP_DFY_DATA_1 regCP_DFY_DATA_1;
typedef union CP_DFY_DATA_2 regCP_DFY_DATA_2;
typedef union CP_DFY_DATA_3 regCP_DFY_DATA_3;
typedef union CP_DFY_DATA_4 regCP_DFY_DATA_4;
typedef union CP_DFY_DATA_5 regCP_DFY_DATA_5;
typedef union CP_DFY_DATA_6 regCP_DFY_DATA_6;
typedef union CP_DFY_DATA_7 regCP_DFY_DATA_7;
typedef union CP_DFY_DATA_8 regCP_DFY_DATA_8;
typedef union CP_DFY_DATA_9 regCP_DFY_DATA_9;
typedef union CP_DFY_DATA_10 regCP_DFY_DATA_10;
typedef union CP_DFY_DATA_11 regCP_DFY_DATA_11;
typedef union CP_DFY_DATA_12 regCP_DFY_DATA_12;
typedef union CP_DFY_DATA_13 regCP_DFY_DATA_13;
typedef union CP_DFY_DATA_14 regCP_DFY_DATA_14;
typedef union CP_DFY_DATA_15 regCP_DFY_DATA_15;
typedef union CP_DFY_CMD regCP_DFY_CMD;
typedef union CP_EOPQ_WAIT_TIME regCP_EOPQ_WAIT_TIME;
typedef union CP_CPC_MGCG_SYNC_CNTL regCP_CPC_MGCG_SYNC_CNTL;
typedef union CPC_INT_INFO regCPC_INT_INFO;
typedef union CPC_INT_ADDR regCPC_INT_ADDR;
typedef union CPC_INT_PASID regCPC_INT_PASID;
typedef union CP_GFX_ERROR regCP_GFX_ERROR;
typedef union CPG_UTCL1_CNTL regCPG_UTCL1_CNTL;
typedef union CPC_UTCL1_CNTL regCPC_UTCL1_CNTL;
typedef union CPF_UTCL1_CNTL regCPF_UTCL1_CNTL;
typedef union CP_AQL_SMM_STATUS regCP_AQL_SMM_STATUS;
typedef union CP_RB0_BASE regCP_RB0_BASE;
typedef union CP_RB0_BASE_HI regCP_RB0_BASE_HI;
typedef union CP_RB_BASE regCP_RB_BASE;
typedef union CP_RB1_BASE regCP_RB1_BASE;
typedef union CP_RB1_BASE_HI regCP_RB1_BASE_HI;
typedef union CP_RB2_BASE regCP_RB2_BASE;
typedef union CP_RB0_CNTL regCP_RB0_CNTL;
typedef union CP_RB_CNTL regCP_RB_CNTL;
typedef union CP_RB1_CNTL regCP_RB1_CNTL;
typedef union CP_RB2_CNTL regCP_RB2_CNTL;
typedef union CP_RB_RPTR_WR regCP_RB_RPTR_WR;
typedef union CP_RB0_RPTR_ADDR regCP_RB0_RPTR_ADDR;
typedef union CP_RB_RPTR_ADDR regCP_RB_RPTR_ADDR;
typedef union CP_RB1_RPTR_ADDR regCP_RB1_RPTR_ADDR;
typedef union CP_RB2_RPTR_ADDR regCP_RB2_RPTR_ADDR;
typedef union CP_RB0_RPTR_ADDR_HI regCP_RB0_RPTR_ADDR_HI;
typedef union CP_RB_RPTR_ADDR_HI regCP_RB_RPTR_ADDR_HI;
typedef union CP_RB1_RPTR_ADDR_HI regCP_RB1_RPTR_ADDR_HI;
typedef union CP_RB2_RPTR_ADDR_HI regCP_RB2_RPTR_ADDR_HI;
typedef union CP_RB0_ACTIVE regCP_RB0_ACTIVE;
typedef union CP_RB_ACTIVE regCP_RB_ACTIVE;
typedef union CP_RB0_BUFSZ_MASK regCP_RB0_BUFSZ_MASK;
typedef union CP_RB_BUFSZ_MASK regCP_RB_BUFSZ_MASK;
typedef union CP_RB_WPTR_POLL_ADDR_LO regCP_RB_WPTR_POLL_ADDR_LO;
typedef union CP_RB_WPTR_POLL_ADDR_HI regCP_RB_WPTR_POLL_ADDR_HI;
typedef union GC_PRIV_MODE regGC_PRIV_MODE;
typedef union CP_INT_CNTL regCP_INT_CNTL;
typedef union CP_INT_CNTL_RING0 regCP_INT_CNTL_RING0;
typedef union CP_INT_CNTL_RING1 regCP_INT_CNTL_RING1;
typedef union CP_INT_CNTL_RING2 regCP_INT_CNTL_RING2;
typedef union CP_INT_STATUS regCP_INT_STATUS;
typedef union CP_INT_STATUS_RING0 regCP_INT_STATUS_RING0;
typedef union CP_INT_STATUS_RING1 regCP_INT_STATUS_RING1;
typedef union CP_INT_STATUS_RING2 regCP_INT_STATUS_RING2;
typedef union CP_DEVICE_ID regCP_DEVICE_ID;
typedef union CP_RING_PRIORITY_CNTS regCP_RING_PRIORITY_CNTS;
typedef union CP_ME0_PIPE_PRIORITY_CNTS regCP_ME0_PIPE_PRIORITY_CNTS;
typedef union CP_RING0_PRIORITY regCP_RING0_PRIORITY;
typedef union CP_ME0_PIPE0_PRIORITY regCP_ME0_PIPE0_PRIORITY;
typedef union CP_RING1_PRIORITY regCP_RING1_PRIORITY;
typedef union CP_ME0_PIPE1_PRIORITY regCP_ME0_PIPE1_PRIORITY;
typedef union CP_RING2_PRIORITY regCP_RING2_PRIORITY;
typedef union CP_ME0_PIPE2_PRIORITY regCP_ME0_PIPE2_PRIORITY;
typedef union CP_FATAL_ERROR regCP_FATAL_ERROR;
typedef union CP_RB_VMID regCP_RB_VMID;
typedef union CP_ME0_PIPE0_VMID regCP_ME0_PIPE0_VMID;
typedef union CP_ME0_PIPE1_VMID regCP_ME0_PIPE1_VMID;
typedef union CP_RB0_WPTR regCP_RB0_WPTR;
typedef union CP_RB_WPTR regCP_RB_WPTR;
typedef union CP_RB0_WPTR_HI regCP_RB0_WPTR_HI;
typedef union CP_RB_WPTR_HI regCP_RB_WPTR_HI;
typedef union CP_RB1_WPTR regCP_RB1_WPTR;
typedef union CP_RB1_WPTR_HI regCP_RB1_WPTR_HI;
typedef union CP_RB2_WPTR regCP_RB2_WPTR;
typedef union CP_RB_DOORBELL_CONTROL regCP_RB_DOORBELL_CONTROL;
typedef union CP_RB_DOORBELL_RANGE_LOWER regCP_RB_DOORBELL_RANGE_LOWER;
typedef union CP_RB_DOORBELL_RANGE_UPPER regCP_RB_DOORBELL_RANGE_UPPER;
typedef union CP_MEC_DOORBELL_RANGE_LOWER regCP_MEC_DOORBELL_RANGE_LOWER;
typedef union CP_MEC_DOORBELL_RANGE_UPPER regCP_MEC_DOORBELL_RANGE_UPPER;
typedef union CPG_UTCL1_ERROR regCPG_UTCL1_ERROR;
typedef union CPC_UTCL1_ERROR regCPC_UTCL1_ERROR;
typedef union CP_IB1_PRIV_BASE_LO regCP_IB1_PRIV_BASE_LO;
typedef union CP_IB1_PRIV_BASE_HI regCP_IB1_PRIV_BASE_HI;
typedef union CP_IB1_PRIV_BUFSZ regCP_IB1_PRIV_BUFSZ;
typedef union CP_ME_F32_INTERRUPT regCP_ME_F32_INTERRUPT;
typedef union CP_PFP_F32_INTERRUPT regCP_PFP_F32_INTERRUPT;
typedef union CP_CE_F32_INTERRUPT regCP_CE_F32_INTERRUPT;
typedef union CP_MEC1_F32_INTERRUPT regCP_MEC1_F32_INTERRUPT;
typedef union CP_MEC2_F32_INTERRUPT regCP_MEC2_F32_INTERRUPT;
typedef union CP_MEC1_F32_INT_DIS regCP_MEC1_F32_INT_DIS;
typedef union CP_MEC2_F32_INT_DIS regCP_MEC2_F32_INT_DIS;
typedef union CP_VIRT_STATUS regCP_VIRT_STATUS;
typedef union CP_PWR_CNTL regCP_PWR_CNTL;
typedef union CP_MEM_SLP_CNTL regCP_MEM_SLP_CNTL;
typedef union CP_ECC_FIRSTOCCURRENCE regCP_ECC_FIRSTOCCURRENCE;
typedef union CP_ECC_FIRSTOCCURRENCE_RING0 regCP_ECC_FIRSTOCCURRENCE_RING0;
typedef union CP_ECC_FIRSTOCCURRENCE_RING1 regCP_ECC_FIRSTOCCURRENCE_RING1;
typedef union CP_ECC_FIRSTOCCURRENCE_RING2 regCP_ECC_FIRSTOCCURRENCE_RING2;
typedef union CP_DEBUG regCP_DEBUG;
typedef union CP_CPF_DEBUG regCP_CPF_DEBUG;
typedef union CP_CPC_DEBUG regCP_CPC_DEBUG;
typedef union CP_PQ_WPTR_POLL_CNTL regCP_PQ_WPTR_POLL_CNTL;
typedef union CP_PQ_WPTR_POLL_CNTL1 regCP_PQ_WPTR_POLL_CNTL1;
typedef union CPC_INT_CNTL regCPC_INT_CNTL;
typedef union CP_ME1_PIPE0_INT_CNTL regCP_ME1_PIPE0_INT_CNTL;
typedef union CP_ME1_PIPE1_INT_CNTL regCP_ME1_PIPE1_INT_CNTL;
typedef union CP_ME1_PIPE2_INT_CNTL regCP_ME1_PIPE2_INT_CNTL;
typedef union CP_ME1_PIPE3_INT_CNTL regCP_ME1_PIPE3_INT_CNTL;
typedef union CP_ME2_PIPE0_INT_CNTL regCP_ME2_PIPE0_INT_CNTL;
typedef union CP_ME2_PIPE1_INT_CNTL regCP_ME2_PIPE1_INT_CNTL;
typedef union CP_ME2_PIPE2_INT_CNTL regCP_ME2_PIPE2_INT_CNTL;
typedef union CP_ME2_PIPE3_INT_CNTL regCP_ME2_PIPE3_INT_CNTL;
typedef union CPC_INT_STATUS regCPC_INT_STATUS;
typedef union CP_ME1_PIPE0_INT_STATUS regCP_ME1_PIPE0_INT_STATUS;
typedef union CP_ME1_PIPE1_INT_STATUS regCP_ME1_PIPE1_INT_STATUS;
typedef union CP_ME1_PIPE2_INT_STATUS regCP_ME1_PIPE2_INT_STATUS;
typedef union CP_ME1_PIPE3_INT_STATUS regCP_ME1_PIPE3_INT_STATUS;
typedef union CP_ME2_PIPE0_INT_STATUS regCP_ME2_PIPE0_INT_STATUS;
typedef union CP_ME2_PIPE1_INT_STATUS regCP_ME2_PIPE1_INT_STATUS;
typedef union CP_ME2_PIPE2_INT_STATUS regCP_ME2_PIPE2_INT_STATUS;
typedef union CP_ME2_PIPE3_INT_STATUS regCP_ME2_PIPE3_INT_STATUS;
typedef union CP_ME1_INT_STAT_DEBUG regCP_ME1_INT_STAT_DEBUG;
typedef union CP_ME2_INT_STAT_DEBUG regCP_ME2_INT_STAT_DEBUG;
typedef union CP_ME1_PIPE_PRIORITY_CNTS regCP_ME1_PIPE_PRIORITY_CNTS;
typedef union CP_ME1_PIPE0_PRIORITY regCP_ME1_PIPE0_PRIORITY;
typedef union CP_ME1_PIPE1_PRIORITY regCP_ME1_PIPE1_PRIORITY;
typedef union CP_ME1_PIPE2_PRIORITY regCP_ME1_PIPE2_PRIORITY;
typedef union CP_ME1_PIPE3_PRIORITY regCP_ME1_PIPE3_PRIORITY;
typedef union CP_ME2_PIPE_PRIORITY_CNTS regCP_ME2_PIPE_PRIORITY_CNTS;
typedef union CP_ME2_PIPE0_PRIORITY regCP_ME2_PIPE0_PRIORITY;
typedef union CP_ME2_PIPE1_PRIORITY regCP_ME2_PIPE1_PRIORITY;
typedef union CP_ME2_PIPE2_PRIORITY regCP_ME2_PIPE2_PRIORITY;
typedef union CP_ME2_PIPE3_PRIORITY regCP_ME2_PIPE3_PRIORITY;
typedef union CP_CE_PRGRM_CNTR_START regCP_CE_PRGRM_CNTR_START;
typedef union CP_PFP_PRGRM_CNTR_START regCP_PFP_PRGRM_CNTR_START;
typedef union CP_ME_PRGRM_CNTR_START regCP_ME_PRGRM_CNTR_START;
typedef union CP_MEC1_PRGRM_CNTR_START regCP_MEC1_PRGRM_CNTR_START;
typedef union CP_MEC2_PRGRM_CNTR_START regCP_MEC2_PRGRM_CNTR_START;
typedef union CP_CE_INTR_ROUTINE_START regCP_CE_INTR_ROUTINE_START;
typedef union CP_PFP_INTR_ROUTINE_START regCP_PFP_INTR_ROUTINE_START;
typedef union CP_ME_INTR_ROUTINE_START regCP_ME_INTR_ROUTINE_START;
typedef union CP_MEC1_INTR_ROUTINE_START regCP_MEC1_INTR_ROUTINE_START;
typedef union CP_MEC2_INTR_ROUTINE_START regCP_MEC2_INTR_ROUTINE_START;
typedef union CP_CONTEXT_CNTL regCP_CONTEXT_CNTL;
typedef union CP_MAX_CONTEXT regCP_MAX_CONTEXT;
typedef union CP_IQ_WAIT_TIME1 regCP_IQ_WAIT_TIME1;
typedef union CP_IQ_WAIT_TIME2 regCP_IQ_WAIT_TIME2;
typedef union CP_VMID_RESET regCP_VMID_RESET;
typedef union CP_VMID_PREEMPT regCP_VMID_PREEMPT;
typedef union CP_VMID_STATUS regCP_VMID_STATUS;
typedef union CPC_INT_CNTX_ID regCPC_INT_CNTX_ID;
typedef union CP_PQ_STATUS regCP_PQ_STATUS;
typedef union CP_CPC_IC_BASE_LO regCP_CPC_IC_BASE_LO;
typedef union CP_CPC_IC_BASE_HI regCP_CPC_IC_BASE_HI;
typedef union CP_CPC_IC_BASE_CNTL regCP_CPC_IC_BASE_CNTL;
typedef union CP_CPC_IC_OP_CNTL regCP_CPC_IC_OP_CNTL;
typedef union CP_RB_DOORBELL_CONTROL_SCH_0 regCP_RB_DOORBELL_CONTROL_SCH_0;
typedef union CP_RB_DOORBELL_CONTROL_SCH_1 regCP_RB_DOORBELL_CONTROL_SCH_1;
typedef union CP_RB_DOORBELL_CONTROL_SCH_2 regCP_RB_DOORBELL_CONTROL_SCH_2;
typedef union CP_RB_DOORBELL_CONTROL_SCH_3 regCP_RB_DOORBELL_CONTROL_SCH_3;
typedef union CP_RB_DOORBELL_CONTROL_SCH_4 regCP_RB_DOORBELL_CONTROL_SCH_4;
typedef union CP_RB_DOORBELL_CONTROL_SCH_5 regCP_RB_DOORBELL_CONTROL_SCH_5;
typedef union CP_RB_DOORBELL_CONTROL_SCH_6 regCP_RB_DOORBELL_CONTROL_SCH_6;
typedef union CP_RB_DOORBELL_CONTROL_SCH_7 regCP_RB_DOORBELL_CONTROL_SCH_7;
typedef union CP_RB_DOORBELL_CLEAR regCP_RB_DOORBELL_CLEAR;
typedef union CP_GFX_MQD_CONTROL regCP_GFX_MQD_CONTROL;
typedef union CP_GFX_MQD_BASE_ADDR regCP_GFX_MQD_BASE_ADDR;
typedef union CP_GFX_MQD_BASE_ADDR_HI regCP_GFX_MQD_BASE_ADDR_HI;
typedef union CP_RB_STATUS regCP_RB_STATUS;
typedef union CPG_UTCL1_STATUS regCPG_UTCL1_STATUS;
typedef union CPC_UTCL1_STATUS regCPC_UTCL1_STATUS;
typedef union CPF_UTCL1_STATUS regCPF_UTCL1_STATUS;
typedef union CP_SD_CNTL regCP_SD_CNTL;
typedef union CP_TMZ_CNTL regCP_TMZ_CNTL;
typedef union CP_SOFT_RESET_CNTL regCP_SOFT_RESET_CNTL;
typedef union CP_CPC_GFX_CNTL regCP_CPC_GFX_CNTL;
typedef union CP_SECURE_TMZ regCP_SECURE_TMZ;
typedef union CP_GFX_SECURE_REQ0 regCP_GFX_SECURE_REQ0;
typedef union CP_HQD_SECURE_REQ0 regCP_HQD_SECURE_REQ0;
typedef union CP_HQD_GFX_CONTROL regCP_HQD_GFX_CONTROL;
typedef union CP_HQD_GFX_STATUS regCP_HQD_GFX_STATUS;
typedef union CP_HPD_ROQ_OFFSETS regCP_HPD_ROQ_OFFSETS;
typedef union CP_HPD_STATUS0 regCP_HPD_STATUS0;
typedef union CP_HPD_UTCL1_CNTL regCP_HPD_UTCL1_CNTL;
typedef union CP_HPD_UTCL1_ERROR regCP_HPD_UTCL1_ERROR;
typedef union CP_HPD_UTCL1_ERROR_ADDR regCP_HPD_UTCL1_ERROR_ADDR;
typedef union CP_MQD_BASE_ADDR regCP_MQD_BASE_ADDR;
typedef union CP_MQD_BASE_ADDR_HI regCP_MQD_BASE_ADDR_HI;
typedef union CP_HQD_ACTIVE regCP_HQD_ACTIVE;
typedef union CP_HQD_VMID regCP_HQD_VMID;
typedef union CP_HQD_PERSISTENT_STATE regCP_HQD_PERSISTENT_STATE;
typedef union CP_HQD_PIPE_PRIORITY regCP_HQD_PIPE_PRIORITY;
typedef union CP_HQD_QUEUE_PRIORITY regCP_HQD_QUEUE_PRIORITY;
typedef union CP_HQD_QUANTUM regCP_HQD_QUANTUM;
typedef union CP_HQD_PQ_BASE regCP_HQD_PQ_BASE;
typedef union CP_HQD_PQ_BASE_HI regCP_HQD_PQ_BASE_HI;
typedef union CP_HQD_PQ_RPTR regCP_HQD_PQ_RPTR;
typedef union CP_HQD_PQ_RPTR_REPORT_ADDR regCP_HQD_PQ_RPTR_REPORT_ADDR;
typedef union CP_HQD_PQ_RPTR_REPORT_ADDR_HI regCP_HQD_PQ_RPTR_REPORT_ADDR_HI;
typedef union CP_HQD_PQ_WPTR_POLL_ADDR regCP_HQD_PQ_WPTR_POLL_ADDR;
typedef union CP_HQD_PQ_WPTR_POLL_ADDR_HI regCP_HQD_PQ_WPTR_POLL_ADDR_HI;
typedef union CP_HQD_PQ_DOORBELL_CONTROL regCP_HQD_PQ_DOORBELL_CONTROL;
typedef union CP_HQD_PQ_CONTROL regCP_HQD_PQ_CONTROL;
typedef union CP_HQD_IB_BASE_ADDR regCP_HQD_IB_BASE_ADDR;
typedef union CP_HQD_IB_BASE_ADDR_HI regCP_HQD_IB_BASE_ADDR_HI;
typedef union CP_HQD_IB_RPTR regCP_HQD_IB_RPTR;
typedef union CP_HQD_IB_CONTROL regCP_HQD_IB_CONTROL;
typedef union CP_HQD_IQ_TIMER regCP_HQD_IQ_TIMER;
typedef union CP_HQD_IQ_RPTR regCP_HQD_IQ_RPTR;
typedef union CP_HQD_DEQUEUE_REQUEST regCP_HQD_DEQUEUE_REQUEST;
typedef union CP_HQD_DMA_OFFLOAD regCP_HQD_DMA_OFFLOAD;
typedef union CP_HQD_OFFLOAD regCP_HQD_OFFLOAD;
typedef union CP_HQD_SEMA_CMD regCP_HQD_SEMA_CMD;
typedef union CP_HQD_MSG_TYPE regCP_HQD_MSG_TYPE;
typedef union CP_HQD_ATOMIC0_PREOP_LO regCP_HQD_ATOMIC0_PREOP_LO;
typedef union CP_HQD_ATOMIC0_PREOP_HI regCP_HQD_ATOMIC0_PREOP_HI;
typedef union CP_HQD_ATOMIC1_PREOP_LO regCP_HQD_ATOMIC1_PREOP_LO;
typedef union CP_HQD_ATOMIC1_PREOP_HI regCP_HQD_ATOMIC1_PREOP_HI;
typedef union CP_HQD_HQ_SCHEDULER0 regCP_HQD_HQ_SCHEDULER0;
typedef union CP_HQD_HQ_STATUS0 regCP_HQD_HQ_STATUS0;
typedef union CP_HQD_HQ_SCHEDULER1 regCP_HQD_HQ_SCHEDULER1;
typedef union CP_HQD_HQ_CONTROL0 regCP_HQD_HQ_CONTROL0;
typedef union CP_MQD_CONTROL regCP_MQD_CONTROL;
typedef union CP_HQD_HQ_STATUS1 regCP_HQD_HQ_STATUS1;
typedef union CP_HQD_HQ_CONTROL1 regCP_HQD_HQ_CONTROL1;
typedef union CP_HQD_EOP_BASE_ADDR regCP_HQD_EOP_BASE_ADDR;
typedef union CP_HQD_EOP_BASE_ADDR_HI regCP_HQD_EOP_BASE_ADDR_HI;
typedef union CP_HQD_EOP_CONTROL regCP_HQD_EOP_CONTROL;
typedef union CP_HQD_EOP_RPTR regCP_HQD_EOP_RPTR;
typedef union CP_HQD_EOP_WPTR regCP_HQD_EOP_WPTR;
typedef union CP_HQD_EOP_EVENTS regCP_HQD_EOP_EVENTS;
typedef union CP_HQD_CTX_SAVE_BASE_ADDR_LO regCP_HQD_CTX_SAVE_BASE_ADDR_LO;
typedef union CP_HQD_CTX_SAVE_BASE_ADDR_HI regCP_HQD_CTX_SAVE_BASE_ADDR_HI;
typedef union CP_HQD_CTX_SAVE_CONTROL regCP_HQD_CTX_SAVE_CONTROL;
typedef union CP_HQD_CNTL_STACK_OFFSET regCP_HQD_CNTL_STACK_OFFSET;
typedef union CP_HQD_CNTL_STACK_SIZE regCP_HQD_CNTL_STACK_SIZE;
typedef union CP_HQD_WG_STATE_OFFSET regCP_HQD_WG_STATE_OFFSET;
typedef union CP_HQD_CTX_SAVE_SIZE regCP_HQD_CTX_SAVE_SIZE;
typedef union CP_HQD_GDS_RESOURCE_STATE regCP_HQD_GDS_RESOURCE_STATE;
typedef union CP_HQD_ERROR regCP_HQD_ERROR;
typedef union CP_HQD_EOP_WPTR_MEM regCP_HQD_EOP_WPTR_MEM;
typedef union CP_HQD_AQL_CONTROL regCP_HQD_AQL_CONTROL;
typedef union CP_HQD_PQ_WPTR_LO regCP_HQD_PQ_WPTR_LO;
typedef union CP_HQD_PQ_WPTR_HI regCP_HQD_PQ_WPTR_HI;
typedef union COHER_DEST_BASE_0 regCOHER_DEST_BASE_0;
typedef union COHER_DEST_BASE_1 regCOHER_DEST_BASE_1;
typedef union COHER_DEST_BASE_2 regCOHER_DEST_BASE_2;
typedef union COHER_DEST_BASE_3 regCOHER_DEST_BASE_3;
typedef union COHER_DEST_BASE_HI_0 regCOHER_DEST_BASE_HI_0;
typedef union COHER_DEST_BASE_HI_1 regCOHER_DEST_BASE_HI_1;
typedef union COHER_DEST_BASE_HI_2 regCOHER_DEST_BASE_HI_2;
typedef union COHER_DEST_BASE_HI_3 regCOHER_DEST_BASE_HI_3;
typedef union CP_PERFMON_CNTX_CNTL regCP_PERFMON_CNTX_CNTL;
typedef union CP_RINGID regCP_RINGID;
typedef union CP_PIPEID regCP_PIPEID;
typedef union CP_VMID regCP_VMID;
typedef union CP_EOP_DONE_EVENT_CNTL regCP_EOP_DONE_EVENT_CNTL;
typedef union CP_EOP_DONE_DATA_CNTL regCP_EOP_DONE_DATA_CNTL;
typedef union CP_EOP_DONE_CNTX_ID regCP_EOP_DONE_CNTX_ID;
typedef union CP_EOP_DONE_ADDR_LO regCP_EOP_DONE_ADDR_LO;
typedef union CP_EOP_DONE_ADDR_HI regCP_EOP_DONE_ADDR_HI;
typedef union CP_EOP_DONE_DATA_LO regCP_EOP_DONE_DATA_LO;
typedef union CP_EOP_DONE_DATA_HI regCP_EOP_DONE_DATA_HI;
typedef union CP_EOP_LAST_FENCE_LO regCP_EOP_LAST_FENCE_LO;
typedef union CP_EOP_LAST_FENCE_HI regCP_EOP_LAST_FENCE_HI;
typedef union CP_STREAM_OUT_ADDR_LO regCP_STREAM_OUT_ADDR_LO;
typedef union CP_STREAM_OUT_ADDR_HI regCP_STREAM_OUT_ADDR_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT0_LO regCP_NUM_PRIM_WRITTEN_COUNT0_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT0_HI regCP_NUM_PRIM_WRITTEN_COUNT0_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT0_LO regCP_NUM_PRIM_NEEDED_COUNT0_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT0_HI regCP_NUM_PRIM_NEEDED_COUNT0_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT1_LO regCP_NUM_PRIM_WRITTEN_COUNT1_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT1_HI regCP_NUM_PRIM_WRITTEN_COUNT1_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT1_LO regCP_NUM_PRIM_NEEDED_COUNT1_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT1_HI regCP_NUM_PRIM_NEEDED_COUNT1_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT2_LO regCP_NUM_PRIM_WRITTEN_COUNT2_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT2_HI regCP_NUM_PRIM_WRITTEN_COUNT2_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT2_LO regCP_NUM_PRIM_NEEDED_COUNT2_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT2_HI regCP_NUM_PRIM_NEEDED_COUNT2_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT3_LO regCP_NUM_PRIM_WRITTEN_COUNT3_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT3_HI regCP_NUM_PRIM_WRITTEN_COUNT3_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT3_LO regCP_NUM_PRIM_NEEDED_COUNT3_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT3_HI regCP_NUM_PRIM_NEEDED_COUNT3_HI;
typedef union CP_PIPE_STATS_ADDR_LO regCP_PIPE_STATS_ADDR_LO;
typedef union CP_PIPE_STATS_ADDR_HI regCP_PIPE_STATS_ADDR_HI;
typedef union CP_VGT_IAVERT_COUNT_LO regCP_VGT_IAVERT_COUNT_LO;
typedef union CP_VGT_IAVERT_COUNT_HI regCP_VGT_IAVERT_COUNT_HI;
typedef union CP_VGT_IAPRIM_COUNT_LO regCP_VGT_IAPRIM_COUNT_LO;
typedef union CP_VGT_IAPRIM_COUNT_HI regCP_VGT_IAPRIM_COUNT_HI;
typedef union CP_VGT_GSPRIM_COUNT_LO regCP_VGT_GSPRIM_COUNT_LO;
typedef union CP_VGT_GSPRIM_COUNT_HI regCP_VGT_GSPRIM_COUNT_HI;
typedef union CP_VGT_VSINVOC_COUNT_LO regCP_VGT_VSINVOC_COUNT_LO;
typedef union CP_VGT_VSINVOC_COUNT_HI regCP_VGT_VSINVOC_COUNT_HI;
typedef union CP_VGT_GSINVOC_COUNT_LO regCP_VGT_GSINVOC_COUNT_LO;
typedef union CP_VGT_GSINVOC_COUNT_HI regCP_VGT_GSINVOC_COUNT_HI;
typedef union CP_VGT_HSINVOC_COUNT_LO regCP_VGT_HSINVOC_COUNT_LO;
typedef union CP_VGT_HSINVOC_COUNT_HI regCP_VGT_HSINVOC_COUNT_HI;
typedef union CP_VGT_DSINVOC_COUNT_LO regCP_VGT_DSINVOC_COUNT_LO;
typedef union CP_VGT_DSINVOC_COUNT_HI regCP_VGT_DSINVOC_COUNT_HI;
typedef union CP_PA_CINVOC_COUNT_LO regCP_PA_CINVOC_COUNT_LO;
typedef union CP_PA_CINVOC_COUNT_HI regCP_PA_CINVOC_COUNT_HI;
typedef union CP_PA_CPRIM_COUNT_LO regCP_PA_CPRIM_COUNT_LO;
typedef union CP_PA_CPRIM_COUNT_HI regCP_PA_CPRIM_COUNT_HI;
typedef union CP_SC_PSINVOC_COUNT0_LO regCP_SC_PSINVOC_COUNT0_LO;
typedef union CP_SC_PSINVOC_COUNT0_HI regCP_SC_PSINVOC_COUNT0_HI;
typedef union CP_SC_PSINVOC_COUNT1_LO regCP_SC_PSINVOC_COUNT1_LO;
typedef union CP_SC_PSINVOC_COUNT1_HI regCP_SC_PSINVOC_COUNT1_HI;
typedef union CP_VGT_CSINVOC_COUNT_LO regCP_VGT_CSINVOC_COUNT_LO;
typedef union CP_VGT_CSINVOC_COUNT_HI regCP_VGT_CSINVOC_COUNT_HI;
typedef union CP_PIPE_STATS_CONTROL regCP_PIPE_STATS_CONTROL;
typedef union CP_STREAM_OUT_CONTROL regCP_STREAM_OUT_CONTROL;
typedef union CP_STRMOUT_CNTL regCP_STRMOUT_CNTL;
typedef union SCRATCH_REG0 regSCRATCH_REG0;
typedef union SCRATCH_REG1 regSCRATCH_REG1;
typedef union SCRATCH_REG2 regSCRATCH_REG2;
typedef union SCRATCH_REG3 regSCRATCH_REG3;
typedef union SCRATCH_REG4 regSCRATCH_REG4;
typedef union SCRATCH_REG5 regSCRATCH_REG5;
typedef union SCRATCH_REG6 regSCRATCH_REG6;
typedef union SCRATCH_REG7 regSCRATCH_REG7;
typedef union CP_APPEND_DATA_HI regCP_APPEND_DATA_HI;
typedef union CP_APPEND_LAST_CS_FENCE_HI regCP_APPEND_LAST_CS_FENCE_HI;
typedef union CP_APPEND_LAST_PS_FENCE_HI regCP_APPEND_LAST_PS_FENCE_HI;
typedef union SCRATCH_UMSK regSCRATCH_UMSK;
typedef union SCRATCH_ADDR regSCRATCH_ADDR;
typedef union CP_PFP_ATOMIC_PREOP_LO regCP_PFP_ATOMIC_PREOP_LO;
typedef union CP_PFP_ATOMIC_PREOP_HI regCP_PFP_ATOMIC_PREOP_HI;
typedef union CP_PFP_GDS_ATOMIC0_PREOP_LO regCP_PFP_GDS_ATOMIC0_PREOP_LO;
typedef union CP_PFP_GDS_ATOMIC0_PREOP_HI regCP_PFP_GDS_ATOMIC0_PREOP_HI;
typedef union CP_PFP_GDS_ATOMIC1_PREOP_LO regCP_PFP_GDS_ATOMIC1_PREOP_LO;
typedef union CP_PFP_GDS_ATOMIC1_PREOP_HI regCP_PFP_GDS_ATOMIC1_PREOP_HI;
typedef union CP_APPEND_ADDR_LO regCP_APPEND_ADDR_LO;
typedef union CP_APPEND_ADDR_HI regCP_APPEND_ADDR_HI;
typedef union CP_APPEND_DATA_LO regCP_APPEND_DATA_LO;
typedef union CP_APPEND_LAST_CS_FENCE_LO regCP_APPEND_LAST_CS_FENCE_LO;
typedef union CP_APPEND_LAST_PS_FENCE_LO regCP_APPEND_LAST_PS_FENCE_LO;
typedef union CP_ATOMIC_PREOP_LO regCP_ATOMIC_PREOP_LO;
typedef union CP_ME_ATOMIC_PREOP_LO regCP_ME_ATOMIC_PREOP_LO;
typedef union CP_ATOMIC_PREOP_HI regCP_ATOMIC_PREOP_HI;
typedef union CP_ME_ATOMIC_PREOP_HI regCP_ME_ATOMIC_PREOP_HI;
typedef union CP_GDS_ATOMIC0_PREOP_LO regCP_GDS_ATOMIC0_PREOP_LO;
typedef union CP_ME_GDS_ATOMIC0_PREOP_LO regCP_ME_GDS_ATOMIC0_PREOP_LO;
typedef union CP_GDS_ATOMIC0_PREOP_HI regCP_GDS_ATOMIC0_PREOP_HI;
typedef union CP_ME_GDS_ATOMIC0_PREOP_HI regCP_ME_GDS_ATOMIC0_PREOP_HI;
typedef union CP_GDS_ATOMIC1_PREOP_LO regCP_GDS_ATOMIC1_PREOP_LO;
typedef union CP_ME_GDS_ATOMIC1_PREOP_LO regCP_ME_GDS_ATOMIC1_PREOP_LO;
typedef union CP_GDS_ATOMIC1_PREOP_HI regCP_GDS_ATOMIC1_PREOP_HI;
typedef union CP_ME_GDS_ATOMIC1_PREOP_HI regCP_ME_GDS_ATOMIC1_PREOP_HI;
typedef union CP_ME_MC_WADDR_LO regCP_ME_MC_WADDR_LO;
typedef union CP_ME_MC_WADDR_HI regCP_ME_MC_WADDR_HI;
typedef union CP_ME_MC_WDATA_LO regCP_ME_MC_WDATA_LO;
typedef union CP_ME_MC_WDATA_HI regCP_ME_MC_WDATA_HI;
typedef union CP_ME_MC_RADDR_LO regCP_ME_MC_RADDR_LO;
typedef union CP_ME_MC_RADDR_HI regCP_ME_MC_RADDR_HI;
typedef union CP_SEM_WAIT_TIMER regCP_SEM_WAIT_TIMER;
typedef union CP_SIG_SEM_ADDR_LO regCP_SIG_SEM_ADDR_LO;
typedef union CP_SIG_SEM_ADDR_HI regCP_SIG_SEM_ADDR_HI;
typedef union CP_WAIT_SEM_ADDR_LO regCP_WAIT_SEM_ADDR_LO;
typedef union CP_WAIT_SEM_ADDR_HI regCP_WAIT_SEM_ADDR_HI;
typedef union CP_WAIT_REG_MEM_TIMEOUT regCP_WAIT_REG_MEM_TIMEOUT;
typedef union CP_COHER_START_DELAY regCP_COHER_START_DELAY;
typedef union CP_COHER_CNTL regCP_COHER_CNTL;
typedef union CP_COHER_SIZE regCP_COHER_SIZE;
typedef union CP_COHER_SIZE_HI regCP_COHER_SIZE_HI;
typedef union CP_COHER_BASE regCP_COHER_BASE;
typedef union CP_COHER_BASE_HI regCP_COHER_BASE_HI;
typedef union CP_COHER_STATUS regCP_COHER_STATUS;
typedef union CP_DMA_PIO_SRC_ADDR regCP_DMA_PIO_SRC_ADDR;
typedef union CP_DMA_PIO_SRC_ADDR_HI regCP_DMA_PIO_SRC_ADDR_HI;
typedef union CP_DMA_PIO_DST_ADDR regCP_DMA_PIO_DST_ADDR;
typedef union CP_DMA_PIO_DST_ADDR_HI regCP_DMA_PIO_DST_ADDR_HI;
typedef union CP_DMA_PIO_CONTROL regCP_DMA_PIO_CONTROL;
typedef union CP_DMA_PIO_COMMAND regCP_DMA_PIO_COMMAND;
typedef union CP_DMA_ME_SRC_ADDR regCP_DMA_ME_SRC_ADDR;
typedef union CP_DMA_ME_SRC_ADDR_HI regCP_DMA_ME_SRC_ADDR_HI;
typedef union CP_DMA_ME_DST_ADDR regCP_DMA_ME_DST_ADDR;
typedef union CP_DMA_ME_DST_ADDR_HI regCP_DMA_ME_DST_ADDR_HI;
typedef union CP_DMA_ME_CONTROL regCP_DMA_ME_CONTROL;
typedef union CP_DMA_ME_COMMAND regCP_DMA_ME_COMMAND;
typedef union CP_DMA_PFP_SRC_ADDR regCP_DMA_PFP_SRC_ADDR;
typedef union CP_DMA_PFP_SRC_ADDR_HI regCP_DMA_PFP_SRC_ADDR_HI;
typedef union CP_DMA_PFP_DST_ADDR regCP_DMA_PFP_DST_ADDR;
typedef union CP_DMA_PFP_DST_ADDR_HI regCP_DMA_PFP_DST_ADDR_HI;
typedef union CP_DMA_PFP_CONTROL regCP_DMA_PFP_CONTROL;
typedef union CP_DMA_PFP_COMMAND regCP_DMA_PFP_COMMAND;
typedef union CP_DMA_CNTL regCP_DMA_CNTL;
typedef union CP_DMA_READ_TAGS regCP_DMA_READ_TAGS;
typedef union CP_PFP_IB_CONTROL regCP_PFP_IB_CONTROL;
typedef union CP_PFP_LOAD_CONTROL regCP_PFP_LOAD_CONTROL;
typedef union CP_SCRATCH_INDEX regCP_SCRATCH_INDEX;
typedef union CP_SCRATCH_DATA regCP_SCRATCH_DATA;
typedef union CP_RB_OFFSET regCP_RB_OFFSET;
typedef union CP_IB1_OFFSET regCP_IB1_OFFSET;
typedef union CP_IB2_OFFSET regCP_IB2_OFFSET;
typedef union CP_IB1_PREAMBLE_BEGIN regCP_IB1_PREAMBLE_BEGIN;
typedef union CP_IB1_PREAMBLE_END regCP_IB1_PREAMBLE_END;
typedef union CP_IB2_PREAMBLE_BEGIN regCP_IB2_PREAMBLE_BEGIN;
typedef union CP_IB2_PREAMBLE_END regCP_IB2_PREAMBLE_END;
typedef union CP_CE_IB1_OFFSET regCP_CE_IB1_OFFSET;
typedef union CP_CE_IB2_OFFSET regCP_CE_IB2_OFFSET;
typedef union CP_CE_COUNTER regCP_CE_COUNTER;
typedef union CP_CE_RB_OFFSET regCP_CE_RB_OFFSET;
typedef union CP_PFP_COMPLETION_STATUS regCP_PFP_COMPLETION_STATUS;
typedef union CP_CE_COMPLETION_STATUS regCP_CE_COMPLETION_STATUS;
typedef union CP_PRED_NOT_VISIBLE regCP_PRED_NOT_VISIBLE;
typedef union CP_PFP_METADATA_BASE_ADDR regCP_PFP_METADATA_BASE_ADDR;
typedef union CP_PFP_METADATA_BASE_ADDR_HI regCP_PFP_METADATA_BASE_ADDR_HI;
typedef union CP_CE_METADATA_BASE_ADDR regCP_CE_METADATA_BASE_ADDR;
typedef union CP_CE_METADATA_BASE_ADDR_HI regCP_CE_METADATA_BASE_ADDR_HI;
typedef union CP_DRAW_INDX_INDR_ADDR regCP_DRAW_INDX_INDR_ADDR;
typedef union CP_DRAW_INDX_INDR_ADDR_HI regCP_DRAW_INDX_INDR_ADDR_HI;
typedef union CP_DISPATCH_INDR_ADDR regCP_DISPATCH_INDR_ADDR;
typedef union CP_DISPATCH_INDR_ADDR_HI regCP_DISPATCH_INDR_ADDR_HI;
typedef union CP_INDEX_BASE_ADDR regCP_INDEX_BASE_ADDR;
typedef union CP_INDEX_BASE_ADDR_HI regCP_INDEX_BASE_ADDR_HI;
typedef union CP_INDEX_TYPE regCP_INDEX_TYPE;
typedef union CP_GDS_BKUP_ADDR regCP_GDS_BKUP_ADDR;
typedef union CP_GDS_BKUP_ADDR_HI regCP_GDS_BKUP_ADDR_HI;
typedef union CP_SAMPLE_STATUS regCP_SAMPLE_STATUS;
typedef union CP_ME_COHER_CNTL regCP_ME_COHER_CNTL;
typedef union CP_ME_COHER_SIZE regCP_ME_COHER_SIZE;
typedef union CP_ME_COHER_SIZE_HI regCP_ME_COHER_SIZE_HI;
typedef union CP_ME_COHER_BASE regCP_ME_COHER_BASE;
typedef union CP_ME_COHER_BASE_HI regCP_ME_COHER_BASE_HI;
typedef union CP_ME_COHER_STATUS regCP_ME_COHER_STATUS;
typedef union CP_CE_INIT_CMD_BUFSZ regCP_CE_INIT_CMD_BUFSZ;
typedef union CP_CE_IB1_CMD_BUFSZ regCP_CE_IB1_CMD_BUFSZ;
typedef union CP_CE_IB2_CMD_BUFSZ regCP_CE_IB2_CMD_BUFSZ;
typedef union CP_IB1_CMD_BUFSZ regCP_IB1_CMD_BUFSZ;
typedef union CP_IB2_CMD_BUFSZ regCP_IB2_CMD_BUFSZ;
typedef union CP_ST_CMD_BUFSZ regCP_ST_CMD_BUFSZ;
typedef union CP_CE_INIT_BASE_LO regCP_CE_INIT_BASE_LO;
typedef union CP_CE_INIT_BASE_HI regCP_CE_INIT_BASE_HI;
typedef union CP_CE_INIT_BUFSZ regCP_CE_INIT_BUFSZ;
typedef union CP_CE_IB1_BASE_LO regCP_CE_IB1_BASE_LO;
typedef union CP_CE_IB1_BASE_HI regCP_CE_IB1_BASE_HI;
typedef union CP_CE_IB1_BUFSZ regCP_CE_IB1_BUFSZ;
typedef union CP_CE_IB2_BASE_LO regCP_CE_IB2_BASE_LO;
typedef union CP_CE_IB2_BASE_HI regCP_CE_IB2_BASE_HI;
typedef union CP_CE_IB2_BUFSZ regCP_CE_IB2_BUFSZ;
typedef union CP_IB1_BASE_LO regCP_IB1_BASE_LO;
typedef union CP_IB1_BASE_HI regCP_IB1_BASE_HI;
typedef union CP_IB1_BUFSZ regCP_IB1_BUFSZ;
typedef union CP_IB2_BASE_LO regCP_IB2_BASE_LO;
typedef union CP_IB2_BASE_HI regCP_IB2_BASE_HI;
typedef union CP_IB2_BUFSZ regCP_IB2_BUFSZ;
typedef union CP_ST_BASE_LO regCP_ST_BASE_LO;
typedef union CP_ST_BASE_HI regCP_ST_BASE_HI;
typedef union CP_ST_BUFSZ regCP_ST_BUFSZ;
typedef union CPG_PERFCOUNTER1_LO regCPG_PERFCOUNTER1_LO;
typedef union CPG_PERFCOUNTER1_HI regCPG_PERFCOUNTER1_HI;
typedef union CPG_PERFCOUNTER0_LO regCPG_PERFCOUNTER0_LO;
typedef union CPG_PERFCOUNTER0_HI regCPG_PERFCOUNTER0_HI;
typedef union CPC_PERFCOUNTER1_LO regCPC_PERFCOUNTER1_LO;
typedef union CPC_PERFCOUNTER1_HI regCPC_PERFCOUNTER1_HI;
typedef union CPC_PERFCOUNTER0_LO regCPC_PERFCOUNTER0_LO;
typedef union CPC_PERFCOUNTER0_HI regCPC_PERFCOUNTER0_HI;
typedef union CPF_PERFCOUNTER1_LO regCPF_PERFCOUNTER1_LO;
typedef union CPF_PERFCOUNTER1_HI regCPF_PERFCOUNTER1_HI;
typedef union CPF_PERFCOUNTER0_LO regCPF_PERFCOUNTER0_LO;
typedef union CPF_PERFCOUNTER0_HI regCPF_PERFCOUNTER0_HI;
typedef union CPF_LATENCY_STATS_DATA regCPF_LATENCY_STATS_DATA;
typedef union CPG_LATENCY_STATS_DATA regCPG_LATENCY_STATS_DATA;
typedef union CPC_LATENCY_STATS_DATA regCPC_LATENCY_STATS_DATA;
typedef union CPG_PERFCOUNTER1_SELECT regCPG_PERFCOUNTER1_SELECT;
typedef union CPG_PERFCOUNTER0_SELECT1 regCPG_PERFCOUNTER0_SELECT1;
typedef union CPG_PERFCOUNTER0_SELECT regCPG_PERFCOUNTER0_SELECT;
typedef union CPC_PERFCOUNTER1_SELECT regCPC_PERFCOUNTER1_SELECT;
typedef union CPC_PERFCOUNTER0_SELECT1 regCPC_PERFCOUNTER0_SELECT1;
typedef union CPC_PERFCOUNTER0_SELECT regCPC_PERFCOUNTER0_SELECT;
typedef union CPF_PERFCOUNTER1_SELECT regCPF_PERFCOUNTER1_SELECT;
typedef union CPF_PERFCOUNTER0_SELECT1 regCPF_PERFCOUNTER0_SELECT1;
typedef union CPF_PERFCOUNTER0_SELECT regCPF_PERFCOUNTER0_SELECT;
typedef union CPF_TC_PERF_COUNTER_WINDOW_SELECT regCPF_TC_PERF_COUNTER_WINDOW_SELECT;
typedef union CPG_TC_PERF_COUNTER_WINDOW_SELECT regCPG_TC_PERF_COUNTER_WINDOW_SELECT;
typedef union CPF_LATENCY_STATS_SELECT regCPF_LATENCY_STATS_SELECT;
typedef union CPG_LATENCY_STATS_SELECT regCPG_LATENCY_STATS_SELECT;
typedef union CPC_LATENCY_STATS_SELECT regCPC_LATENCY_STATS_SELECT;
typedef union CP_DRAW_OBJECT regCP_DRAW_OBJECT;
typedef union CP_DRAW_OBJECT_COUNTER regCP_DRAW_OBJECT_COUNTER;
typedef union CP_DRAW_WINDOW_MASK_HI regCP_DRAW_WINDOW_MASK_HI;
typedef union CP_DRAW_WINDOW_HI regCP_DRAW_WINDOW_HI;
typedef union CP_DRAW_WINDOW_LO regCP_DRAW_WINDOW_LO;
typedef union CP_DRAW_WINDOW_CNTL regCP_DRAW_WINDOW_CNTL;
typedef union CP_PERFMON_CNTL regCP_PERFMON_CNTL;
typedef union CGTT_CPC_CLK_CTRL regCGTT_CPC_CLK_CTRL;
typedef union CGTT_CPF_CLK_CTRL regCGTT_CPF_CLK_CTRL;
typedef union CGTT_CP_CLK_CTRL regCGTT_CP_CLK_CTRL;
typedef union CP_HYP_PFP_UCODE_ADDR regCP_HYP_PFP_UCODE_ADDR;
typedef union CP_PFP_UCODE_ADDR regCP_PFP_UCODE_ADDR;
typedef union CP_HYP_PFP_UCODE_DATA regCP_HYP_PFP_UCODE_DATA;
typedef union CP_PFP_UCODE_DATA regCP_PFP_UCODE_DATA;
typedef union CP_HYP_ME_UCODE_ADDR regCP_HYP_ME_UCODE_ADDR;
typedef union CP_ME_RAM_RADDR regCP_ME_RAM_RADDR;
typedef union CP_ME_RAM_WADDR regCP_ME_RAM_WADDR;
typedef union CP_HYP_ME_UCODE_DATA regCP_HYP_ME_UCODE_DATA;
typedef union CP_ME_RAM_DATA regCP_ME_RAM_DATA;
typedef union CP_HYP_CE_UCODE_ADDR regCP_HYP_CE_UCODE_ADDR;
typedef union CP_CE_UCODE_ADDR regCP_CE_UCODE_ADDR;
typedef union CP_HYP_CE_UCODE_DATA regCP_HYP_CE_UCODE_DATA;
typedef union CP_CE_UCODE_DATA regCP_CE_UCODE_DATA;
typedef union CP_HYP_MEC1_UCODE_ADDR regCP_HYP_MEC1_UCODE_ADDR;
typedef union CP_MEC_ME1_UCODE_ADDR regCP_MEC_ME1_UCODE_ADDR;
typedef union CP_HYP_MEC1_UCODE_DATA regCP_HYP_MEC1_UCODE_DATA;
typedef union CP_MEC_ME1_UCODE_DATA regCP_MEC_ME1_UCODE_DATA;
typedef union CP_HYP_MEC2_UCODE_ADDR regCP_HYP_MEC2_UCODE_ADDR;
typedef union CP_MEC_ME2_UCODE_ADDR regCP_MEC_ME2_UCODE_ADDR;
typedef union CP_HYP_MEC2_UCODE_DATA regCP_HYP_MEC2_UCODE_DATA;
typedef union CP_MEC_ME2_UCODE_DATA regCP_MEC_ME2_UCODE_DATA;
typedef union CP_HYP_PFP_UCODE_CHKSUM regCP_HYP_PFP_UCODE_CHKSUM;
typedef union CP_HYP_CE_UCODE_CHKSUM regCP_HYP_CE_UCODE_CHKSUM;
typedef union CP_HYP_ME_UCODE_CHKSUM regCP_HYP_ME_UCODE_CHKSUM;
typedef union CP_HYP_MEC_ME1_UCODE_CHKSUM regCP_HYP_MEC_ME1_UCODE_CHKSUM;
typedef union CP_HYP_MEC_ME2_UCODE_CHKSUM regCP_HYP_MEC_ME2_UCODE_CHKSUM;
typedef union CP_HYP_CONFIG_RANGE_BASE_1 regCP_HYP_CONFIG_RANGE_BASE_1;
typedef union CP_HYP_CONFIG_RANGE_END_1 regCP_HYP_CONFIG_RANGE_END_1;
typedef union CP_HYP_SHADER_RANGE_BASE regCP_HYP_SHADER_RANGE_BASE;
typedef union CP_HYP_SHADER_RANGE_END regCP_HYP_SHADER_RANGE_END;
typedef union CP_HYP_CONFIG_RANGE_BASE_2 regCP_HYP_CONFIG_RANGE_BASE_2;
typedef union CP_HYP_CONFIG_RANGE_END_2 regCP_HYP_CONFIG_RANGE_END_2;
typedef union CP_HYP_CONTEXT_RANGE_BASE regCP_HYP_CONTEXT_RANGE_BASE;
typedef union CP_HYP_CONTEXT_RANGE_END regCP_HYP_CONTEXT_RANGE_END;
typedef union CP_HYP_UCONFIG_RANGE_BASE regCP_HYP_UCONFIG_RANGE_BASE;
typedef union CP_HYP_UCONFIG_RANGE_END regCP_HYP_UCONFIG_RANGE_END;
typedef union CP_HYP_CPC_SECURE_REG0 regCP_HYP_CPC_SECURE_REG0;
typedef union CP_HYP_CPC_SECURE_REG1 regCP_HYP_CPC_SECURE_REG1;
typedef union CP_HYP_CPC_SECURE_REG2 regCP_HYP_CPC_SECURE_REG2;
typedef union CP_HYP_CPC_SECURE_REG3 regCP_HYP_CPC_SECURE_REG3;
typedef union CP_HYP_FIREWALL_MODIFIED_MASK regCP_HYP_FIREWALL_MODIFIED_MASK;
typedef union CP_PSP_REG_PRIV_LEVEL_A regCP_PSP_REG_PRIV_LEVEL_A;
typedef union CP_PSP_REG_PRIV_LEVEL_B regCP_PSP_REG_PRIV_LEVEL_B;
typedef union CP_PSP_REG_PRIV_LEVEL_C regCP_PSP_REG_PRIV_LEVEL_C;
typedef union CP_PSP_REG_PRIV_LEVEL_D regCP_PSP_REG_PRIV_LEVEL_D;
typedef union CP_PSP_REG_PRIV_LEVEL_E regCP_PSP_REG_PRIV_LEVEL_E;
typedef union CP_PSP_REG_PRIV_LEVEL_F regCP_PSP_REG_PRIV_LEVEL_F;
typedef union CP_PSP_REG_PRIV_LEVEL_G regCP_PSP_REG_PRIV_LEVEL_G;
typedef union CP_PSP_REG_PRIV_LEVEL_H regCP_PSP_REG_PRIV_LEVEL_H;
typedef union CP_PSP_REG_PRIV_LEVEL_I regCP_PSP_REG_PRIV_LEVEL_I;
typedef union CP_PSP_REG_PRIV_LEVEL_J regCP_PSP_REG_PRIV_LEVEL_J;
typedef union CP_PSP_REG_PRIV_LEVEL_K regCP_PSP_REG_PRIV_LEVEL_K;
typedef union CP_PSP_REG_PRIV_LEVEL_L regCP_PSP_REG_PRIV_LEVEL_L;
typedef union CP_PSP_REG_PRIV_LEVEL_M regCP_PSP_REG_PRIV_LEVEL_M;
typedef union CP_PSP_REG_PRIV_LEVEL_N regCP_PSP_REG_PRIV_LEVEL_N;
typedef union CP_PSP_REG_PRIV_LEVEL_O regCP_PSP_REG_PRIV_LEVEL_O;
typedef union CP_PSP_REG_PRIV_LEVEL_P regCP_PSP_REG_PRIV_LEVEL_P;
typedef union CPG_PSP_DEBUG regCPG_PSP_DEBUG;
typedef union CPC_PSP_DEBUG regCPC_PSP_DEBUG;
typedef union CPF_PSP_DEBUG regCPF_PSP_DEBUG;
typedef union CP_PSP_FIREWALL_MODIFIED_MASK regCP_PSP_FIREWALL_MODIFIED_MASK;
typedef union SQ_SOPK regSQ_SOPK;
typedef union SQ_VINTRP regSQ_VINTRP;
typedef union SQ_SCRATCH_0 regSQ_SCRATCH_0;
typedef union SQ_VOP3_0 regSQ_VOP3_0;
typedef union SQ_FLAT_0 regSQ_FLAT_0;
typedef union SQ_SMEM_0 regSQ_SMEM_0;
typedef union SQ_VOP3P_0 regSQ_VOP3P_0;
typedef union SQ_EXP_0 regSQ_EXP_0;
typedef union SQ_VOP3P_1 regSQ_VOP3P_1;
typedef union SQ_SOP1 regSQ_SOP1;
typedef union SQ_DS_0 regSQ_DS_0;
typedef union SQ_VOP_DPP regSQ_VOP_DPP;
typedef union SQ_MUBUF_0 regSQ_MUBUF_0;
typedef union SQ_VOP1 regSQ_VOP1;
typedef union SQ_GLBL_0 regSQ_GLBL_0;
typedef union SQ_VOP2 regSQ_VOP2;
typedef union SQ_GLBL_1 regSQ_GLBL_1;
typedef union SQ_MTBUF_0 regSQ_MTBUF_0;
typedef union SQ_SOPP regSQ_SOPP;
typedef union SQ_VOP_SDWA regSQ_VOP_SDWA;
typedef union SQ_VOP3_0_SDST_ENC regSQ_VOP3_0_SDST_ENC;
typedef union SQ_MIMG_0 regSQ_MIMG_0;
typedef union SQ_VOPC regSQ_VOPC;
typedef union SQ_VOP_SDWA_SDST_ENC regSQ_VOP_SDWA_SDST_ENC;
typedef union SQ_EXP_1 regSQ_EXP_1;
typedef union SQ_SMEM_1 regSQ_SMEM_1;
typedef union SQ_MTBUF_1 regSQ_MTBUF_1;
typedef union SQ_FLAT_1 regSQ_FLAT_1;
typedef union SQ_SOPC regSQ_SOPC;
typedef union SQ_MIMG_1 regSQ_MIMG_1;
typedef union SQ_VOP3_1 regSQ_VOP3_1;
typedef union SQ_DS_1 regSQ_DS_1;
typedef union SQ_MUBUF_1 regSQ_MUBUF_1;
typedef union SQ_SOP2 regSQ_SOP2;
typedef union SQ_INST regSQ_INST;
typedef union SQ_SCRATCH_1 regSQ_SCRATCH_1;
typedef union DIDT_IND_INDEX regDIDT_IND_INDEX;
typedef union DIDT_IND_DATA regDIDT_IND_DATA;
typedef union DIDT_SQ_CTRL0 regDIDT_SQ_CTRL0;
typedef union DIDT_SQ_CTRL1 regDIDT_SQ_CTRL1;
typedef union DIDT_SQ_CTRL2 regDIDT_SQ_CTRL2;
typedef union DIDT_SQ_STALL_CTRL regDIDT_SQ_STALL_CTRL;
typedef union DIDT_SQ_TUNING_CTRL regDIDT_SQ_TUNING_CTRL;
typedef union DIDT_SQ_STALL_AUTO_RELEASE_CTRL regDIDT_SQ_STALL_AUTO_RELEASE_CTRL;
typedef union DIDT_SQ_CTRL3 regDIDT_SQ_CTRL3;
typedef union DIDT_SQ_STALL_PATTERN_1_2 regDIDT_SQ_STALL_PATTERN_1_2;
typedef union DIDT_SQ_STALL_PATTERN_3_4 regDIDT_SQ_STALL_PATTERN_3_4;
typedef union DIDT_SQ_STALL_PATTERN_5_6 regDIDT_SQ_STALL_PATTERN_5_6;
typedef union DIDT_SQ_STALL_PATTERN_7 regDIDT_SQ_STALL_PATTERN_7;
typedef union DIDT_SQ_WEIGHT0_3 regDIDT_SQ_WEIGHT0_3;
typedef union DIDT_SQ_WEIGHT4_7 regDIDT_SQ_WEIGHT4_7;
typedef union DIDT_SQ_WEIGHT8_11 regDIDT_SQ_WEIGHT8_11;
typedef union DIDT_SQ_EDC_CTRL regDIDT_SQ_EDC_CTRL;
typedef union DIDT_SQ_EDC_THRESHOLD regDIDT_SQ_EDC_THRESHOLD;
typedef union DIDT_SQ_EDC_STALL_PATTERN_1_2 regDIDT_SQ_EDC_STALL_PATTERN_1_2;
typedef union DIDT_SQ_EDC_STALL_PATTERN_3_4 regDIDT_SQ_EDC_STALL_PATTERN_3_4;
typedef union DIDT_SQ_EDC_STALL_PATTERN_5_6 regDIDT_SQ_EDC_STALL_PATTERN_5_6;
typedef union DIDT_SQ_EDC_STALL_PATTERN_7 regDIDT_SQ_EDC_STALL_PATTERN_7;
typedef union DIDT_SQ_EDC_STATUS regDIDT_SQ_EDC_STATUS;
typedef union DIDT_SQ_EDC_STALL_DELAY_1 regDIDT_SQ_EDC_STALL_DELAY_1;
typedef union DIDT_SQ_EDC_STALL_DELAY_2 regDIDT_SQ_EDC_STALL_DELAY_2;
typedef union DIDT_SQ_EDC_STALL_DELAY_3 regDIDT_SQ_EDC_STALL_DELAY_3;
typedef union DIDT_SQ_EDC_STALL_DELAY_4 regDIDT_SQ_EDC_STALL_DELAY_4;
typedef union DIDT_SQ_EDC_OVERFLOW regDIDT_SQ_EDC_OVERFLOW;
typedef union DIDT_SQ_EDC_ROLLING_POWER_DELTA regDIDT_SQ_EDC_ROLLING_POWER_DELTA;
typedef union DIDT_DB_CTRL0 regDIDT_DB_CTRL0;
typedef union DIDT_DB_CTRL1 regDIDT_DB_CTRL1;
typedef union DIDT_DB_CTRL2 regDIDT_DB_CTRL2;
typedef union DIDT_DB_STALL_CTRL regDIDT_DB_STALL_CTRL;
typedef union DIDT_DB_TUNING_CTRL regDIDT_DB_TUNING_CTRL;
typedef union DIDT_DB_STALL_AUTO_RELEASE_CTRL regDIDT_DB_STALL_AUTO_RELEASE_CTRL;
typedef union DIDT_DB_CTRL3 regDIDT_DB_CTRL3;
typedef union DIDT_DB_STALL_PATTERN_1_2 regDIDT_DB_STALL_PATTERN_1_2;
typedef union DIDT_DB_STALL_PATTERN_3_4 regDIDT_DB_STALL_PATTERN_3_4;
typedef union DIDT_DB_STALL_PATTERN_5_6 regDIDT_DB_STALL_PATTERN_5_6;
typedef union DIDT_DB_STALL_PATTERN_7 regDIDT_DB_STALL_PATTERN_7;
typedef union DIDT_DB_WEIGHT0_3 regDIDT_DB_WEIGHT0_3;
typedef union DIDT_DB_WEIGHT4_7 regDIDT_DB_WEIGHT4_7;
typedef union DIDT_DB_WEIGHT8_11 regDIDT_DB_WEIGHT8_11;
typedef union DIDT_DB_EDC_CTRL regDIDT_DB_EDC_CTRL;
typedef union DIDT_DB_EDC_THRESHOLD regDIDT_DB_EDC_THRESHOLD;
typedef union DIDT_DB_EDC_STALL_PATTERN_1_2 regDIDT_DB_EDC_STALL_PATTERN_1_2;
typedef union DIDT_DB_EDC_STALL_PATTERN_3_4 regDIDT_DB_EDC_STALL_PATTERN_3_4;
typedef union DIDT_DB_EDC_STALL_PATTERN_5_6 regDIDT_DB_EDC_STALL_PATTERN_5_6;
typedef union DIDT_DB_EDC_STALL_PATTERN_7 regDIDT_DB_EDC_STALL_PATTERN_7;
typedef union DIDT_DB_EDC_STATUS regDIDT_DB_EDC_STATUS;
typedef union DIDT_DB_EDC_STALL_DELAY_1 regDIDT_DB_EDC_STALL_DELAY_1;
typedef union DIDT_DB_EDC_OVERFLOW regDIDT_DB_EDC_OVERFLOW;
typedef union DIDT_DB_EDC_ROLLING_POWER_DELTA regDIDT_DB_EDC_ROLLING_POWER_DELTA;
typedef union DIDT_TD_CTRL0 regDIDT_TD_CTRL0;
typedef union DIDT_TD_CTRL1 regDIDT_TD_CTRL1;
typedef union DIDT_TD_CTRL2 regDIDT_TD_CTRL2;
typedef union DIDT_TD_STALL_CTRL regDIDT_TD_STALL_CTRL;
typedef union DIDT_TD_TUNING_CTRL regDIDT_TD_TUNING_CTRL;
typedef union DIDT_TD_STALL_AUTO_RELEASE_CTRL regDIDT_TD_STALL_AUTO_RELEASE_CTRL;
typedef union DIDT_TD_CTRL3 regDIDT_TD_CTRL3;
typedef union DIDT_TD_STALL_PATTERN_1_2 regDIDT_TD_STALL_PATTERN_1_2;
typedef union DIDT_TD_STALL_PATTERN_3_4 regDIDT_TD_STALL_PATTERN_3_4;
typedef union DIDT_TD_STALL_PATTERN_5_6 regDIDT_TD_STALL_PATTERN_5_6;
typedef union DIDT_TD_STALL_PATTERN_7 regDIDT_TD_STALL_PATTERN_7;
typedef union DIDT_TD_WEIGHT0_3 regDIDT_TD_WEIGHT0_3;
typedef union DIDT_TD_WEIGHT4_7 regDIDT_TD_WEIGHT4_7;
typedef union DIDT_TD_WEIGHT8_11 regDIDT_TD_WEIGHT8_11;
typedef union DIDT_TD_EDC_CTRL regDIDT_TD_EDC_CTRL;
typedef union DIDT_TD_EDC_THRESHOLD regDIDT_TD_EDC_THRESHOLD;
typedef union DIDT_TD_EDC_STALL_PATTERN_1_2 regDIDT_TD_EDC_STALL_PATTERN_1_2;
typedef union DIDT_TD_EDC_STALL_PATTERN_3_4 regDIDT_TD_EDC_STALL_PATTERN_3_4;
typedef union DIDT_TD_EDC_STALL_PATTERN_5_6 regDIDT_TD_EDC_STALL_PATTERN_5_6;
typedef union DIDT_TD_EDC_STALL_PATTERN_7 regDIDT_TD_EDC_STALL_PATTERN_7;
typedef union DIDT_TD_EDC_STATUS regDIDT_TD_EDC_STATUS;
typedef union DIDT_TD_EDC_STALL_DELAY_1 regDIDT_TD_EDC_STALL_DELAY_1;
typedef union DIDT_TD_EDC_STALL_DELAY_2 regDIDT_TD_EDC_STALL_DELAY_2;
typedef union DIDT_TD_EDC_STALL_DELAY_3 regDIDT_TD_EDC_STALL_DELAY_3;
typedef union DIDT_TD_EDC_STALL_DELAY_4 regDIDT_TD_EDC_STALL_DELAY_4;
typedef union DIDT_TD_EDC_OVERFLOW regDIDT_TD_EDC_OVERFLOW;
typedef union DIDT_TD_EDC_ROLLING_POWER_DELTA regDIDT_TD_EDC_ROLLING_POWER_DELTA;
typedef union DIDT_TCP_CTRL0 regDIDT_TCP_CTRL0;
typedef union DIDT_TCP_CTRL1 regDIDT_TCP_CTRL1;
typedef union DIDT_TCP_CTRL2 regDIDT_TCP_CTRL2;
typedef union DIDT_TCP_STALL_CTRL regDIDT_TCP_STALL_CTRL;
typedef union DIDT_TCP_TUNING_CTRL regDIDT_TCP_TUNING_CTRL;
typedef union DIDT_TCP_STALL_AUTO_RELEASE_CTRL regDIDT_TCP_STALL_AUTO_RELEASE_CTRL;
typedef union DIDT_TCP_CTRL3 regDIDT_TCP_CTRL3;
typedef union DIDT_TCP_STALL_PATTERN_1_2 regDIDT_TCP_STALL_PATTERN_1_2;
typedef union DIDT_TCP_STALL_PATTERN_3_4 regDIDT_TCP_STALL_PATTERN_3_4;
typedef union DIDT_TCP_STALL_PATTERN_5_6 regDIDT_TCP_STALL_PATTERN_5_6;
typedef union DIDT_TCP_STALL_PATTERN_7 regDIDT_TCP_STALL_PATTERN_7;
typedef union DIDT_TCP_WEIGHT0_3 regDIDT_TCP_WEIGHT0_3;
typedef union DIDT_TCP_WEIGHT4_7 regDIDT_TCP_WEIGHT4_7;
typedef union DIDT_TCP_WEIGHT8_11 regDIDT_TCP_WEIGHT8_11;
typedef union DIDT_TCP_EDC_CTRL regDIDT_TCP_EDC_CTRL;
typedef union DIDT_TCP_EDC_THRESHOLD regDIDT_TCP_EDC_THRESHOLD;
typedef union DIDT_TCP_EDC_STALL_PATTERN_1_2 regDIDT_TCP_EDC_STALL_PATTERN_1_2;
typedef union DIDT_TCP_EDC_STALL_PATTERN_3_4 regDIDT_TCP_EDC_STALL_PATTERN_3_4;
typedef union DIDT_TCP_EDC_STALL_PATTERN_5_6 regDIDT_TCP_EDC_STALL_PATTERN_5_6;
typedef union DIDT_TCP_EDC_STALL_PATTERN_7 regDIDT_TCP_EDC_STALL_PATTERN_7;
typedef union DIDT_TCP_EDC_STATUS regDIDT_TCP_EDC_STATUS;
typedef union DIDT_TCP_EDC_STALL_DELAY_1 regDIDT_TCP_EDC_STALL_DELAY_1;
typedef union DIDT_TCP_EDC_STALL_DELAY_2 regDIDT_TCP_EDC_STALL_DELAY_2;
typedef union DIDT_TCP_EDC_STALL_DELAY_3 regDIDT_TCP_EDC_STALL_DELAY_3;
typedef union DIDT_TCP_EDC_STALL_DELAY_4 regDIDT_TCP_EDC_STALL_DELAY_4;
typedef union DIDT_TCP_EDC_OVERFLOW regDIDT_TCP_EDC_OVERFLOW;
typedef union DIDT_TCP_EDC_ROLLING_POWER_DELTA regDIDT_TCP_EDC_ROLLING_POWER_DELTA;
typedef union DIDT_DBR_CTRL0 regDIDT_DBR_CTRL0;
typedef union DIDT_DBR_CTRL1 regDIDT_DBR_CTRL1;
typedef union DIDT_DBR_CTRL2 regDIDT_DBR_CTRL2;
typedef union DIDT_DBR_STALL_CTRL regDIDT_DBR_STALL_CTRL;
typedef union DIDT_DBR_TUNING_CTRL regDIDT_DBR_TUNING_CTRL;
typedef union DIDT_DBR_STALL_AUTO_RELEASE_CTRL regDIDT_DBR_STALL_AUTO_RELEASE_CTRL;
typedef union DIDT_DBR_CTRL3 regDIDT_DBR_CTRL3;
typedef union DIDT_DBR_STALL_PATTERN_1_2 regDIDT_DBR_STALL_PATTERN_1_2;
typedef union DIDT_DBR_STALL_PATTERN_3_4 regDIDT_DBR_STALL_PATTERN_3_4;
typedef union DIDT_DBR_STALL_PATTERN_5_6 regDIDT_DBR_STALL_PATTERN_5_6;
typedef union DIDT_DBR_STALL_PATTERN_7 regDIDT_DBR_STALL_PATTERN_7;
typedef union DIDT_DBR_WEIGHT0_3 regDIDT_DBR_WEIGHT0_3;
typedef union DIDT_DBR_WEIGHT4_7 regDIDT_DBR_WEIGHT4_7;
typedef union DIDT_DBR_WEIGHT8_11 regDIDT_DBR_WEIGHT8_11;
typedef union DIDT_DBR_EDC_CTRL regDIDT_DBR_EDC_CTRL;
typedef union DIDT_DBR_EDC_THRESHOLD regDIDT_DBR_EDC_THRESHOLD;
typedef union DIDT_DBR_EDC_STALL_PATTERN_1_2 regDIDT_DBR_EDC_STALL_PATTERN_1_2;
typedef union DIDT_DBR_EDC_STALL_PATTERN_3_4 regDIDT_DBR_EDC_STALL_PATTERN_3_4;
typedef union DIDT_DBR_EDC_STALL_PATTERN_5_6 regDIDT_DBR_EDC_STALL_PATTERN_5_6;
typedef union DIDT_DBR_EDC_STALL_PATTERN_7 regDIDT_DBR_EDC_STALL_PATTERN_7;
typedef union DIDT_DBR_EDC_STATUS regDIDT_DBR_EDC_STATUS;
typedef union DIDT_DBR_EDC_STALL_DELAY_1 regDIDT_DBR_EDC_STALL_DELAY_1;
typedef union DIDT_DBR_EDC_OVERFLOW regDIDT_DBR_EDC_OVERFLOW;
typedef union DIDT_DBR_EDC_ROLLING_POWER_DELTA regDIDT_DBR_EDC_ROLLING_POWER_DELTA;
typedef union DIDT_SQ_STALL_EVENT_COUNTER regDIDT_SQ_STALL_EVENT_COUNTER;
typedef union DIDT_DB_STALL_EVENT_COUNTER regDIDT_DB_STALL_EVENT_COUNTER;
typedef union DIDT_TD_STALL_EVENT_COUNTER regDIDT_TD_STALL_EVENT_COUNTER;
typedef union DIDT_TCP_STALL_EVENT_COUNTER regDIDT_TCP_STALL_EVENT_COUNTER;
typedef union DIDT_DBR_STALL_EVENT_COUNTER regDIDT_DBR_STALL_EVENT_COUNTER;
typedef union SX_DEBUG_BUSY regSX_DEBUG_BUSY;
typedef union SX_DEBUG_BUSY_2 regSX_DEBUG_BUSY_2;
typedef union SX_DEBUG_BUSY_3 regSX_DEBUG_BUSY_3;
typedef union SX_DEBUG_BUSY_4 regSX_DEBUG_BUSY_4;
typedef union SX_DEBUG_BUSY_5 regSX_DEBUG_BUSY_5;
typedef union SX_DEBUG_1 regSX_DEBUG_1;
typedef union SX_PS_DOWNCONVERT regSX_PS_DOWNCONVERT;
typedef union SX_BLEND_OPT_EPSILON regSX_BLEND_OPT_EPSILON;
typedef union SX_BLEND_OPT_CONTROL regSX_BLEND_OPT_CONTROL;
typedef union SX_MRT0_BLEND_OPT regSX_MRT0_BLEND_OPT;
typedef union SX_MRT1_BLEND_OPT regSX_MRT1_BLEND_OPT;
typedef union SX_MRT2_BLEND_OPT regSX_MRT2_BLEND_OPT;
typedef union SX_MRT3_BLEND_OPT regSX_MRT3_BLEND_OPT;
typedef union SX_MRT4_BLEND_OPT regSX_MRT4_BLEND_OPT;
typedef union SX_MRT5_BLEND_OPT regSX_MRT5_BLEND_OPT;
typedef union SX_MRT6_BLEND_OPT regSX_MRT6_BLEND_OPT;
typedef union SX_MRT7_BLEND_OPT regSX_MRT7_BLEND_OPT;
typedef union SX_PERFCOUNTER0_LO regSX_PERFCOUNTER0_LO;
typedef union SX_PERFCOUNTER0_HI regSX_PERFCOUNTER0_HI;
typedef union SX_PERFCOUNTER1_LO regSX_PERFCOUNTER1_LO;
typedef union SX_PERFCOUNTER1_HI regSX_PERFCOUNTER1_HI;
typedef union SX_PERFCOUNTER2_LO regSX_PERFCOUNTER2_LO;
typedef union SX_PERFCOUNTER2_HI regSX_PERFCOUNTER2_HI;
typedef union SX_PERFCOUNTER3_LO regSX_PERFCOUNTER3_LO;
typedef union SX_PERFCOUNTER3_HI regSX_PERFCOUNTER3_HI;
typedef union SX_PERFCOUNTER0_SELECT regSX_PERFCOUNTER0_SELECT;
typedef union SX_PERFCOUNTER1_SELECT regSX_PERFCOUNTER1_SELECT;
typedef union SX_PERFCOUNTER2_SELECT regSX_PERFCOUNTER2_SELECT;
typedef union SX_PERFCOUNTER3_SELECT regSX_PERFCOUNTER3_SELECT;
typedef union SX_PERFCOUNTER0_SELECT1 regSX_PERFCOUNTER0_SELECT1;
typedef union SX_PERFCOUNTER1_SELECT1 regSX_PERFCOUNTER1_SELECT1;
typedef union CGTT_SX_CLK_CTRL0 regCGTT_SX_CLK_CTRL0;
typedef union CGTT_SX_CLK_CTRL1 regCGTT_SX_CLK_CTRL1;
typedef union CGTT_SX_CLK_CTRL2 regCGTT_SX_CLK_CTRL2;
typedef union CGTT_SX_CLK_CTRL3 regCGTT_SX_CLK_CTRL3;
typedef union CGTT_SX_CLK_CTRL4 regCGTT_SX_CLK_CTRL4;
typedef union DB_DEBUG regDB_DEBUG;
typedef union DB_DEBUG2 regDB_DEBUG2;
typedef union DB_DEBUG3 regDB_DEBUG3;
typedef union DB_DEBUG4 regDB_DEBUG4;
typedef union DB_RMI_CACHE_POLICY regDB_RMI_CACHE_POLICY;
typedef union DB_CREDIT_LIMIT regDB_CREDIT_LIMIT;
typedef union DB_WATERMARKS regDB_WATERMARKS;
typedef union DB_EXCEPTION_CONTROL regDB_EXCEPTION_CONTROL;
typedef union DB_SUBTILE_CONTROL regDB_SUBTILE_CONTROL;
typedef union DB_FREE_CACHELINES regDB_FREE_CACHELINES;
typedef union DB_FIFO_DEPTH1 regDB_FIFO_DEPTH1;
typedef union DB_FIFO_DEPTH2 regDB_FIFO_DEPTH2;
typedef union DB_RING_CONTROL regDB_RING_CONTROL;
typedef union DB_MEM_ARB_WATERMARKS regDB_MEM_ARB_WATERMARKS;
typedef union DB_DFSM_CONFIG regDB_DFSM_CONFIG;
typedef union DB_DFSM_WATERMARK regDB_DFSM_WATERMARK;
typedef union DB_DFSM_TILES_IN_FLIGHT regDB_DFSM_TILES_IN_FLIGHT;
typedef union DB_DFSM_PRIMS_IN_FLIGHT regDB_DFSM_PRIMS_IN_FLIGHT;
typedef union DB_DFSM_WATCHDOG regDB_DFSM_WATCHDOG;
typedef union DB_DFSM_FLUSH_ENABLE regDB_DFSM_FLUSH_ENABLE;
typedef union DB_DFSM_FLUSH_AUX_EVENT regDB_DFSM_FLUSH_AUX_EVENT;
typedef union DB_READ_DEBUG_0 regDB_READ_DEBUG_0;
typedef union DB_READ_DEBUG_1 regDB_READ_DEBUG_1;
typedef union DB_READ_DEBUG_2 regDB_READ_DEBUG_2;
typedef union DB_READ_DEBUG_3 regDB_READ_DEBUG_3;
typedef union DB_READ_DEBUG_4 regDB_READ_DEBUG_4;
typedef union DB_READ_DEBUG_5 regDB_READ_DEBUG_5;
typedef union DB_READ_DEBUG_6 regDB_READ_DEBUG_6;
typedef union DB_READ_DEBUG_7 regDB_READ_DEBUG_7;
typedef union DB_READ_DEBUG_8 regDB_READ_DEBUG_8;
typedef union DB_READ_DEBUG_9 regDB_READ_DEBUG_9;
typedef union DB_READ_DEBUG_A regDB_READ_DEBUG_A;
typedef union DB_READ_DEBUG_B regDB_READ_DEBUG_B;
typedef union DB_READ_DEBUG_C regDB_READ_DEBUG_C;
typedef union DB_READ_DEBUG_D regDB_READ_DEBUG_D;
typedef union DB_READ_DEBUG_E regDB_READ_DEBUG_E;
typedef union DB_READ_DEBUG_F regDB_READ_DEBUG_F;
typedef union DB_Z_READ_BASE regDB_Z_READ_BASE;
typedef union DB_Z_READ_BASE_HI regDB_Z_READ_BASE_HI;
typedef union DB_STENCIL_READ_BASE regDB_STENCIL_READ_BASE;
typedef union DB_STENCIL_READ_BASE_HI regDB_STENCIL_READ_BASE_HI;
typedef union DB_Z_WRITE_BASE regDB_Z_WRITE_BASE;
typedef union DB_Z_WRITE_BASE_HI regDB_Z_WRITE_BASE_HI;
typedef union DB_STENCIL_WRITE_BASE regDB_STENCIL_WRITE_BASE;
typedef union DB_STENCIL_WRITE_BASE_HI regDB_STENCIL_WRITE_BASE_HI;
typedef union DB_DFSM_CONTROL regDB_DFSM_CONTROL;
typedef union DB_Z_INFO regDB_Z_INFO;
typedef union DB_Z_INFO2 regDB_Z_INFO2;
typedef union DB_STENCIL_INFO regDB_STENCIL_INFO;
typedef union DB_STENCIL_INFO2 regDB_STENCIL_INFO2;
typedef union DB_DEPTH_SIZE regDB_DEPTH_SIZE;
typedef union DB_DEPTH_VIEW regDB_DEPTH_VIEW;
typedef union DB_RENDER_FILTER regDB_RENDER_FILTER;
typedef union DB_RENDER_CONTROL regDB_RENDER_CONTROL;
typedef union DB_COUNT_CONTROL regDB_COUNT_CONTROL;
typedef union DB_RENDER_OVERRIDE regDB_RENDER_OVERRIDE;
typedef union DB_RENDER_OVERRIDE2 regDB_RENDER_OVERRIDE2;
typedef union DB_EQAA regDB_EQAA;
typedef union DB_SHADER_CONTROL regDB_SHADER_CONTROL;
typedef union DB_DEPTH_BOUNDS_MIN regDB_DEPTH_BOUNDS_MIN;
typedef union DB_DEPTH_BOUNDS_MAX regDB_DEPTH_BOUNDS_MAX;
typedef union DB_STENCIL_CLEAR regDB_STENCIL_CLEAR;
typedef union DB_DEPTH_CLEAR regDB_DEPTH_CLEAR;
typedef union DB_HTILE_DATA_BASE regDB_HTILE_DATA_BASE;
typedef union DB_HTILE_DATA_BASE_HI regDB_HTILE_DATA_BASE_HI;
typedef union DB_HTILE_SURFACE regDB_HTILE_SURFACE;
typedef union DB_PRELOAD_CONTROL regDB_PRELOAD_CONTROL;
typedef union DB_STENCILREFMASK regDB_STENCILREFMASK;
typedef union DB_STENCILREFMASK_BF regDB_STENCILREFMASK_BF;
typedef union DB_SRESULTS_COMPARE_STATE0 regDB_SRESULTS_COMPARE_STATE0;
typedef union DB_SRESULTS_COMPARE_STATE1 regDB_SRESULTS_COMPARE_STATE1;
typedef union DB_DEPTH_CONTROL regDB_DEPTH_CONTROL;
typedef union DB_STENCIL_CONTROL regDB_STENCIL_CONTROL;
typedef union DB_ALPHA_TO_MASK regDB_ALPHA_TO_MASK;
typedef union DB_ZPASS_COUNT_LOW regDB_ZPASS_COUNT_LOW;
typedef union DB_ZPASS_COUNT_HI regDB_ZPASS_COUNT_HI;
typedef union DB_OCCLUSION_COUNT0_LOW regDB_OCCLUSION_COUNT0_LOW;
typedef union DB_OCCLUSION_COUNT0_HI regDB_OCCLUSION_COUNT0_HI;
typedef union DB_OCCLUSION_COUNT1_LOW regDB_OCCLUSION_COUNT1_LOW;
typedef union DB_OCCLUSION_COUNT1_HI regDB_OCCLUSION_COUNT1_HI;
typedef union DB_OCCLUSION_COUNT2_LOW regDB_OCCLUSION_COUNT2_LOW;
typedef union DB_OCCLUSION_COUNT2_HI regDB_OCCLUSION_COUNT2_HI;
typedef union DB_OCCLUSION_COUNT3_LOW regDB_OCCLUSION_COUNT3_LOW;
typedef union DB_OCCLUSION_COUNT3_HI regDB_OCCLUSION_COUNT3_HI;
typedef union DB_PERFCOUNTER0_LO regDB_PERFCOUNTER0_LO;
typedef union DB_PERFCOUNTER1_LO regDB_PERFCOUNTER1_LO;
typedef union DB_PERFCOUNTER2_LO regDB_PERFCOUNTER2_LO;
typedef union DB_PERFCOUNTER3_LO regDB_PERFCOUNTER3_LO;
typedef union DB_PERFCOUNTER0_HI regDB_PERFCOUNTER0_HI;
typedef union DB_PERFCOUNTER1_HI regDB_PERFCOUNTER1_HI;
typedef union DB_PERFCOUNTER2_HI regDB_PERFCOUNTER2_HI;
typedef union DB_PERFCOUNTER3_HI regDB_PERFCOUNTER3_HI;
typedef union DB_PERFCOUNTER0_SELECT regDB_PERFCOUNTER0_SELECT;
typedef union DB_PERFCOUNTER1_SELECT regDB_PERFCOUNTER1_SELECT;
typedef union DB_PERFCOUNTER2_SELECT regDB_PERFCOUNTER2_SELECT;
typedef union DB_PERFCOUNTER3_SELECT regDB_PERFCOUNTER3_SELECT;
typedef union DB_PERFCOUNTER0_SELECT1 regDB_PERFCOUNTER0_SELECT1;
typedef union DB_PERFCOUNTER1_SELECT1 regDB_PERFCOUNTER1_SELECT1;
typedef union DB_CGTT_CLK_CTRL_0 regDB_CGTT_CLK_CTRL_0;
typedef union PA_CL_ENHANCE regPA_CL_ENHANCE;
typedef union PA_CL_RESET_DEBUG regPA_CL_RESET_DEBUG;
typedef union PA_SIDEBAND_REQUEST_DELAYS regPA_SIDEBAND_REQUEST_DELAYS;
typedef union PA_UTCL1_CNTL1 regPA_UTCL1_CNTL1;
typedef union PA_UTCL1_CNTL2 regPA_UTCL1_CNTL2;
typedef union PA_SC_ENHANCE regPA_SC_ENHANCE;
typedef union PA_SC_ENHANCE_1 regPA_SC_ENHANCE_1;
typedef union PA_SC_DSM_CNTL regPA_SC_DSM_CNTL;
typedef union PA_SC_TILE_STEERING_CREST_OVERRIDE regPA_SC_TILE_STEERING_CREST_OVERRIDE;
typedef union PA_SC_FIFO_SIZE regPA_SC_FIFO_SIZE;
typedef union PA_SC_IF_FIFO_SIZE regPA_SC_IF_FIFO_SIZE;
typedef union PA_SC_PKR_WAVE_TABLE_CNTL regPA_SC_PKR_WAVE_TABLE_CNTL;
typedef union PA_SC_FORCE_EOV_MAX_CNTS regPA_SC_FORCE_EOV_MAX_CNTS;
typedef union PA_SC_BINNER_EVENT_CNTL_0 regPA_SC_BINNER_EVENT_CNTL_0;
typedef union PA_SC_BINNER_EVENT_CNTL_1 regPA_SC_BINNER_EVENT_CNTL_1;
typedef union PA_SC_BINNER_EVENT_CNTL_2 regPA_SC_BINNER_EVENT_CNTL_2;
typedef union PA_SC_BINNER_EVENT_CNTL_3 regPA_SC_BINNER_EVENT_CNTL_3;
typedef union PA_SC_BINNER_TIMEOUT_COUNTER regPA_SC_BINNER_TIMEOUT_COUNTER;
typedef union PA_SC_BINNER_PERF_CNTL_0 regPA_SC_BINNER_PERF_CNTL_0;
typedef union PA_SC_BINNER_PERF_CNTL_1 regPA_SC_BINNER_PERF_CNTL_1;
typedef union PA_SC_BINNER_PERF_CNTL_2 regPA_SC_BINNER_PERF_CNTL_2;
typedef union PA_SC_BINNER_PERF_CNTL_3 regPA_SC_BINNER_PERF_CNTL_3;
typedef union PA_SC_P3D_TRAP_SCREEN_HV_LOCK regPA_SC_P3D_TRAP_SCREEN_HV_LOCK;
typedef union PA_SC_HP3D_TRAP_SCREEN_HV_LOCK regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK;
typedef union PA_SC_TRAP_SCREEN_HV_LOCK regPA_SC_TRAP_SCREEN_HV_LOCK;
typedef union PA_CL_CNTL_STATUS regPA_CL_CNTL_STATUS;
typedef union PA_SU_CNTL_STATUS regPA_SU_CNTL_STATUS;
typedef union PA_SC_FIFO_DEPTH_CNTL regPA_SC_FIFO_DEPTH_CNTL;
typedef union PA_SU_DEBUG_CNTL regPA_SU_DEBUG_CNTL;
typedef union PA_SU_DEBUG_DATA regPA_SU_DEBUG_DATA;
typedef union PA_SC_DEBUG_CNTL regPA_SC_DEBUG_CNTL;
typedef union PA_SC_DEBUG_DATA regPA_SC_DEBUG_DATA;
typedef union PA_CL_VPORT_XSCALE regPA_CL_VPORT_XSCALE;
typedef union PA_CL_VPORT_XOFFSET regPA_CL_VPORT_XOFFSET;
typedef union PA_CL_VPORT_YSCALE regPA_CL_VPORT_YSCALE;
typedef union PA_CL_VPORT_YOFFSET regPA_CL_VPORT_YOFFSET;
typedef union PA_CL_VPORT_ZSCALE regPA_CL_VPORT_ZSCALE;
typedef union PA_CL_VPORT_ZOFFSET regPA_CL_VPORT_ZOFFSET;
typedef union PA_CL_VPORT_XSCALE_1 regPA_CL_VPORT_XSCALE_1;
typedef union PA_CL_VPORT_XSCALE_2 regPA_CL_VPORT_XSCALE_2;
typedef union PA_CL_VPORT_XSCALE_3 regPA_CL_VPORT_XSCALE_3;
typedef union PA_CL_VPORT_XSCALE_4 regPA_CL_VPORT_XSCALE_4;
typedef union PA_CL_VPORT_XSCALE_5 regPA_CL_VPORT_XSCALE_5;
typedef union PA_CL_VPORT_XSCALE_6 regPA_CL_VPORT_XSCALE_6;
typedef union PA_CL_VPORT_XSCALE_7 regPA_CL_VPORT_XSCALE_7;
typedef union PA_CL_VPORT_XSCALE_8 regPA_CL_VPORT_XSCALE_8;
typedef union PA_CL_VPORT_XSCALE_9 regPA_CL_VPORT_XSCALE_9;
typedef union PA_CL_VPORT_XSCALE_10 regPA_CL_VPORT_XSCALE_10;
typedef union PA_CL_VPORT_XSCALE_11 regPA_CL_VPORT_XSCALE_11;
typedef union PA_CL_VPORT_XSCALE_12 regPA_CL_VPORT_XSCALE_12;
typedef union PA_CL_VPORT_XSCALE_13 regPA_CL_VPORT_XSCALE_13;
typedef union PA_CL_VPORT_XSCALE_14 regPA_CL_VPORT_XSCALE_14;
typedef union PA_CL_VPORT_XSCALE_15 regPA_CL_VPORT_XSCALE_15;
typedef union PA_CL_VPORT_XOFFSET_1 regPA_CL_VPORT_XOFFSET_1;
typedef union PA_CL_VPORT_XOFFSET_2 regPA_CL_VPORT_XOFFSET_2;
typedef union PA_CL_VPORT_XOFFSET_3 regPA_CL_VPORT_XOFFSET_3;
typedef union PA_CL_VPORT_XOFFSET_4 regPA_CL_VPORT_XOFFSET_4;
typedef union PA_CL_VPORT_XOFFSET_5 regPA_CL_VPORT_XOFFSET_5;
typedef union PA_CL_VPORT_XOFFSET_6 regPA_CL_VPORT_XOFFSET_6;
typedef union PA_CL_VPORT_XOFFSET_7 regPA_CL_VPORT_XOFFSET_7;
typedef union PA_CL_VPORT_XOFFSET_8 regPA_CL_VPORT_XOFFSET_8;
typedef union PA_CL_VPORT_XOFFSET_9 regPA_CL_VPORT_XOFFSET_9;
typedef union PA_CL_VPORT_XOFFSET_10 regPA_CL_VPORT_XOFFSET_10;
typedef union PA_CL_VPORT_XOFFSET_11 regPA_CL_VPORT_XOFFSET_11;
typedef union PA_CL_VPORT_XOFFSET_12 regPA_CL_VPORT_XOFFSET_12;
typedef union PA_CL_VPORT_XOFFSET_13 regPA_CL_VPORT_XOFFSET_13;
typedef union PA_CL_VPORT_XOFFSET_14 regPA_CL_VPORT_XOFFSET_14;
typedef union PA_CL_VPORT_XOFFSET_15 regPA_CL_VPORT_XOFFSET_15;
typedef union PA_CL_VPORT_YSCALE_1 regPA_CL_VPORT_YSCALE_1;
typedef union PA_CL_VPORT_YSCALE_2 regPA_CL_VPORT_YSCALE_2;
typedef union PA_CL_VPORT_YSCALE_3 regPA_CL_VPORT_YSCALE_3;
typedef union PA_CL_VPORT_YSCALE_4 regPA_CL_VPORT_YSCALE_4;
typedef union PA_CL_VPORT_YSCALE_5 regPA_CL_VPORT_YSCALE_5;
typedef union PA_CL_VPORT_YSCALE_6 regPA_CL_VPORT_YSCALE_6;
typedef union PA_CL_VPORT_YSCALE_7 regPA_CL_VPORT_YSCALE_7;
typedef union PA_CL_VPORT_YSCALE_8 regPA_CL_VPORT_YSCALE_8;
typedef union PA_CL_VPORT_YSCALE_9 regPA_CL_VPORT_YSCALE_9;
typedef union PA_CL_VPORT_YSCALE_10 regPA_CL_VPORT_YSCALE_10;
typedef union PA_CL_VPORT_YSCALE_11 regPA_CL_VPORT_YSCALE_11;
typedef union PA_CL_VPORT_YSCALE_12 regPA_CL_VPORT_YSCALE_12;
typedef union PA_CL_VPORT_YSCALE_13 regPA_CL_VPORT_YSCALE_13;
typedef union PA_CL_VPORT_YSCALE_14 regPA_CL_VPORT_YSCALE_14;
typedef union PA_CL_VPORT_YSCALE_15 regPA_CL_VPORT_YSCALE_15;
typedef union PA_CL_VPORT_YOFFSET_1 regPA_CL_VPORT_YOFFSET_1;
typedef union PA_CL_VPORT_YOFFSET_2 regPA_CL_VPORT_YOFFSET_2;
typedef union PA_CL_VPORT_YOFFSET_3 regPA_CL_VPORT_YOFFSET_3;
typedef union PA_CL_VPORT_YOFFSET_4 regPA_CL_VPORT_YOFFSET_4;
typedef union PA_CL_VPORT_YOFFSET_5 regPA_CL_VPORT_YOFFSET_5;
typedef union PA_CL_VPORT_YOFFSET_6 regPA_CL_VPORT_YOFFSET_6;
typedef union PA_CL_VPORT_YOFFSET_7 regPA_CL_VPORT_YOFFSET_7;
typedef union PA_CL_VPORT_YOFFSET_8 regPA_CL_VPORT_YOFFSET_8;
typedef union PA_CL_VPORT_YOFFSET_9 regPA_CL_VPORT_YOFFSET_9;
typedef union PA_CL_VPORT_YOFFSET_10 regPA_CL_VPORT_YOFFSET_10;
typedef union PA_CL_VPORT_YOFFSET_11 regPA_CL_VPORT_YOFFSET_11;
typedef union PA_CL_VPORT_YOFFSET_12 regPA_CL_VPORT_YOFFSET_12;
typedef union PA_CL_VPORT_YOFFSET_13 regPA_CL_VPORT_YOFFSET_13;
typedef union PA_CL_VPORT_YOFFSET_14 regPA_CL_VPORT_YOFFSET_14;
typedef union PA_CL_VPORT_YOFFSET_15 regPA_CL_VPORT_YOFFSET_15;
typedef union PA_CL_VPORT_ZSCALE_1 regPA_CL_VPORT_ZSCALE_1;
typedef union PA_CL_VPORT_ZSCALE_2 regPA_CL_VPORT_ZSCALE_2;
typedef union PA_CL_VPORT_ZSCALE_3 regPA_CL_VPORT_ZSCALE_3;
typedef union PA_CL_VPORT_ZSCALE_4 regPA_CL_VPORT_ZSCALE_4;
typedef union PA_CL_VPORT_ZSCALE_5 regPA_CL_VPORT_ZSCALE_5;
typedef union PA_CL_VPORT_ZSCALE_6 regPA_CL_VPORT_ZSCALE_6;
typedef union PA_CL_VPORT_ZSCALE_7 regPA_CL_VPORT_ZSCALE_7;
typedef union PA_CL_VPORT_ZSCALE_8 regPA_CL_VPORT_ZSCALE_8;
typedef union PA_CL_VPORT_ZSCALE_9 regPA_CL_VPORT_ZSCALE_9;
typedef union PA_CL_VPORT_ZSCALE_10 regPA_CL_VPORT_ZSCALE_10;
typedef union PA_CL_VPORT_ZSCALE_11 regPA_CL_VPORT_ZSCALE_11;
typedef union PA_CL_VPORT_ZSCALE_12 regPA_CL_VPORT_ZSCALE_12;
typedef union PA_CL_VPORT_ZSCALE_13 regPA_CL_VPORT_ZSCALE_13;
typedef union PA_CL_VPORT_ZSCALE_14 regPA_CL_VPORT_ZSCALE_14;
typedef union PA_CL_VPORT_ZSCALE_15 regPA_CL_VPORT_ZSCALE_15;
typedef union PA_CL_VPORT_ZOFFSET_1 regPA_CL_VPORT_ZOFFSET_1;
typedef union PA_CL_VPORT_ZOFFSET_2 regPA_CL_VPORT_ZOFFSET_2;
typedef union PA_CL_VPORT_ZOFFSET_3 regPA_CL_VPORT_ZOFFSET_3;
typedef union PA_CL_VPORT_ZOFFSET_4 regPA_CL_VPORT_ZOFFSET_4;
typedef union PA_CL_VPORT_ZOFFSET_5 regPA_CL_VPORT_ZOFFSET_5;
typedef union PA_CL_VPORT_ZOFFSET_6 regPA_CL_VPORT_ZOFFSET_6;
typedef union PA_CL_VPORT_ZOFFSET_7 regPA_CL_VPORT_ZOFFSET_7;
typedef union PA_CL_VPORT_ZOFFSET_8 regPA_CL_VPORT_ZOFFSET_8;
typedef union PA_CL_VPORT_ZOFFSET_9 regPA_CL_VPORT_ZOFFSET_9;
typedef union PA_CL_VPORT_ZOFFSET_10 regPA_CL_VPORT_ZOFFSET_10;
typedef union PA_CL_VPORT_ZOFFSET_11 regPA_CL_VPORT_ZOFFSET_11;
typedef union PA_CL_VPORT_ZOFFSET_12 regPA_CL_VPORT_ZOFFSET_12;
typedef union PA_CL_VPORT_ZOFFSET_13 regPA_CL_VPORT_ZOFFSET_13;
typedef union PA_CL_VPORT_ZOFFSET_14 regPA_CL_VPORT_ZOFFSET_14;
typedef union PA_CL_VPORT_ZOFFSET_15 regPA_CL_VPORT_ZOFFSET_15;
typedef union PA_CL_VTE_CNTL regPA_CL_VTE_CNTL;
typedef union PA_CL_VS_OUT_CNTL regPA_CL_VS_OUT_CNTL;
typedef union PA_CL_NANINF_CNTL regPA_CL_NANINF_CNTL;
typedef union PA_CL_CLIP_CNTL regPA_CL_CLIP_CNTL;
typedef union PA_CL_GB_VERT_CLIP_ADJ regPA_CL_GB_VERT_CLIP_ADJ;
typedef union PA_CL_GB_VERT_DISC_ADJ regPA_CL_GB_VERT_DISC_ADJ;
typedef union PA_CL_GB_HORZ_CLIP_ADJ regPA_CL_GB_HORZ_CLIP_ADJ;
typedef union PA_CL_GB_HORZ_DISC_ADJ regPA_CL_GB_HORZ_DISC_ADJ;
typedef union PA_CL_UCP_0_X regPA_CL_UCP_0_X;
typedef union PA_CL_UCP_0_Y regPA_CL_UCP_0_Y;
typedef union PA_CL_UCP_0_Z regPA_CL_UCP_0_Z;
typedef union PA_CL_UCP_0_W regPA_CL_UCP_0_W;
typedef union PA_CL_UCP_1_X regPA_CL_UCP_1_X;
typedef union PA_CL_UCP_1_Y regPA_CL_UCP_1_Y;
typedef union PA_CL_UCP_1_Z regPA_CL_UCP_1_Z;
typedef union PA_CL_UCP_1_W regPA_CL_UCP_1_W;
typedef union PA_CL_UCP_2_X regPA_CL_UCP_2_X;
typedef union PA_CL_UCP_2_Y regPA_CL_UCP_2_Y;
typedef union PA_CL_UCP_2_Z regPA_CL_UCP_2_Z;
typedef union PA_CL_UCP_2_W regPA_CL_UCP_2_W;
typedef union PA_CL_UCP_3_X regPA_CL_UCP_3_X;
typedef union PA_CL_UCP_3_Y regPA_CL_UCP_3_Y;
typedef union PA_CL_UCP_3_Z regPA_CL_UCP_3_Z;
typedef union PA_CL_UCP_3_W regPA_CL_UCP_3_W;
typedef union PA_CL_UCP_4_X regPA_CL_UCP_4_X;
typedef union PA_CL_UCP_4_Y regPA_CL_UCP_4_Y;
typedef union PA_CL_UCP_4_Z regPA_CL_UCP_4_Z;
typedef union PA_CL_UCP_4_W regPA_CL_UCP_4_W;
typedef union PA_CL_UCP_5_X regPA_CL_UCP_5_X;
typedef union PA_CL_UCP_5_Y regPA_CL_UCP_5_Y;
typedef union PA_CL_UCP_5_Z regPA_CL_UCP_5_Z;
typedef union PA_CL_UCP_5_W regPA_CL_UCP_5_W;
typedef union PA_CL_POINT_X_RAD regPA_CL_POINT_X_RAD;
typedef union PA_CL_POINT_Y_RAD regPA_CL_POINT_Y_RAD;
typedef union PA_CL_POINT_SIZE regPA_CL_POINT_SIZE;
typedef union PA_CL_POINT_CULL_RAD regPA_CL_POINT_CULL_RAD;
typedef union PA_SU_VTX_CNTL regPA_SU_VTX_CNTL;
typedef union PA_SU_POINT_SIZE regPA_SU_POINT_SIZE;
typedef union PA_SU_POINT_MINMAX regPA_SU_POINT_MINMAX;
typedef union PA_SU_LINE_CNTL regPA_SU_LINE_CNTL;
typedef union PA_SU_LINE_STIPPLE_CNTL regPA_SU_LINE_STIPPLE_CNTL;
typedef union PA_SU_LINE_STIPPLE_SCALE regPA_SU_LINE_STIPPLE_SCALE;
typedef union PA_SU_PRIM_FILTER_CNTL regPA_SU_PRIM_FILTER_CNTL;
typedef union PA_SU_SMALL_PRIM_FILTER_CNTL regPA_SU_SMALL_PRIM_FILTER_CNTL;
typedef union PA_CL_OBJPRIM_ID_CNTL regPA_CL_OBJPRIM_ID_CNTL;
typedef union PA_CL_NGG_CNTL regPA_CL_NGG_CNTL;
typedef union PA_SU_OVER_RASTERIZATION_CNTL regPA_SU_OVER_RASTERIZATION_CNTL;
typedef union PA_SU_SC_MODE_CNTL regPA_SU_SC_MODE_CNTL;
typedef union PA_SU_POLY_OFFSET_DB_FMT_CNTL regPA_SU_POLY_OFFSET_DB_FMT_CNTL;
typedef union PA_SU_POLY_OFFSET_CLAMP regPA_SU_POLY_OFFSET_CLAMP;
typedef union PA_SU_POLY_OFFSET_FRONT_SCALE regPA_SU_POLY_OFFSET_FRONT_SCALE;
typedef union PA_SU_POLY_OFFSET_FRONT_OFFSET regPA_SU_POLY_OFFSET_FRONT_OFFSET;
typedef union PA_SU_POLY_OFFSET_BACK_SCALE regPA_SU_POLY_OFFSET_BACK_SCALE;
typedef union PA_SU_POLY_OFFSET_BACK_OFFSET regPA_SU_POLY_OFFSET_BACK_OFFSET;
typedef union PA_SU_HARDWARE_SCREEN_OFFSET regPA_SU_HARDWARE_SCREEN_OFFSET;
typedef union PA_SC_AA_CONFIG regPA_SC_AA_CONFIG;
typedef union PA_SC_AA_MASK_X0Y0_X1Y0 regPA_SC_AA_MASK_X0Y0_X1Y0;
typedef union PA_SC_AA_MASK_X0Y1_X1Y1 regPA_SC_AA_MASK_X0Y1_X1Y1;
typedef union PA_SC_SHADER_CONTROL regPA_SC_SHADER_CONTROL;
typedef union PA_SC_BINNER_CNTL_0 regPA_SC_BINNER_CNTL_0;
typedef union PA_SC_BINNER_CNTL_1 regPA_SC_BINNER_CNTL_1;
typedef union PA_SC_CONSERVATIVE_RASTERIZATION_CNTL regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL;
typedef union PA_SC_NGG_MODE_CNTL regPA_SC_NGG_MODE_CNTL;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3;
typedef union PA_SC_CENTROID_PRIORITY_0 regPA_SC_CENTROID_PRIORITY_0;
typedef union PA_SC_CENTROID_PRIORITY_1 regPA_SC_CENTROID_PRIORITY_1;
typedef union PA_SC_CLIPRECT_0_TL regPA_SC_CLIPRECT_0_TL;
typedef union PA_SC_CLIPRECT_0_BR regPA_SC_CLIPRECT_0_BR;
typedef union PA_SC_CLIPRECT_1_TL regPA_SC_CLIPRECT_1_TL;
typedef union PA_SC_CLIPRECT_1_BR regPA_SC_CLIPRECT_1_BR;
typedef union PA_SC_CLIPRECT_2_TL regPA_SC_CLIPRECT_2_TL;
typedef union PA_SC_CLIPRECT_2_BR regPA_SC_CLIPRECT_2_BR;
typedef union PA_SC_CLIPRECT_3_TL regPA_SC_CLIPRECT_3_TL;
typedef union PA_SC_CLIPRECT_3_BR regPA_SC_CLIPRECT_3_BR;
typedef union PA_SC_CLIPRECT_RULE regPA_SC_CLIPRECT_RULE;
typedef union PA_SC_EDGERULE regPA_SC_EDGERULE;
typedef union PA_SC_LINE_CNTL regPA_SC_LINE_CNTL;
typedef union PA_SC_LINE_STIPPLE regPA_SC_LINE_STIPPLE;
typedef union PA_SC_MODE_CNTL_0 regPA_SC_MODE_CNTL_0;
typedef union PA_SC_MODE_CNTL_1 regPA_SC_MODE_CNTL_1;
typedef union PA_SC_RASTER_CONFIG regPA_SC_RASTER_CONFIG;
typedef union PA_SC_RASTER_CONFIG_1 regPA_SC_RASTER_CONFIG_1;
typedef union PA_SC_SCREEN_EXTENT_CONTROL regPA_SC_SCREEN_EXTENT_CONTROL;
typedef union PA_SC_TILE_STEERING_OVERRIDE regPA_SC_TILE_STEERING_OVERRIDE;
typedef union PA_SC_RIGHT_VERT_GRID regPA_SC_RIGHT_VERT_GRID;
typedef union PA_SC_LEFT_VERT_GRID regPA_SC_LEFT_VERT_GRID;
typedef union PA_SC_HORIZ_GRID regPA_SC_HORIZ_GRID;
typedef union PA_SC_FOV_WINDOW_LR regPA_SC_FOV_WINDOW_LR;
typedef union PA_SC_FOV_WINDOW_TB regPA_SC_FOV_WINDOW_TB;
typedef union PA_SC_GENERIC_SCISSOR_TL regPA_SC_GENERIC_SCISSOR_TL;
typedef union PA_SC_GENERIC_SCISSOR_BR regPA_SC_GENERIC_SCISSOR_BR;
typedef union PA_SC_SCREEN_SCISSOR_TL regPA_SC_SCREEN_SCISSOR_TL;
typedef union PA_SC_SCREEN_SCISSOR_BR regPA_SC_SCREEN_SCISSOR_BR;
typedef union PA_SC_WINDOW_OFFSET regPA_SC_WINDOW_OFFSET;
typedef union PA_SC_WINDOW_SCISSOR_TL regPA_SC_WINDOW_SCISSOR_TL;
typedef union PA_SC_WINDOW_SCISSOR_BR regPA_SC_WINDOW_SCISSOR_BR;
typedef union PA_SC_VPORT_SCISSOR_0_TL regPA_SC_VPORT_SCISSOR_0_TL;
typedef union PA_SC_VPORT_SCISSOR_1_TL regPA_SC_VPORT_SCISSOR_1_TL;
typedef union PA_SC_VPORT_SCISSOR_2_TL regPA_SC_VPORT_SCISSOR_2_TL;
typedef union PA_SC_VPORT_SCISSOR_3_TL regPA_SC_VPORT_SCISSOR_3_TL;
typedef union PA_SC_VPORT_SCISSOR_4_TL regPA_SC_VPORT_SCISSOR_4_TL;
typedef union PA_SC_VPORT_SCISSOR_5_TL regPA_SC_VPORT_SCISSOR_5_TL;
typedef union PA_SC_VPORT_SCISSOR_6_TL regPA_SC_VPORT_SCISSOR_6_TL;
typedef union PA_SC_VPORT_SCISSOR_7_TL regPA_SC_VPORT_SCISSOR_7_TL;
typedef union PA_SC_VPORT_SCISSOR_8_TL regPA_SC_VPORT_SCISSOR_8_TL;
typedef union PA_SC_VPORT_SCISSOR_9_TL regPA_SC_VPORT_SCISSOR_9_TL;
typedef union PA_SC_VPORT_SCISSOR_10_TL regPA_SC_VPORT_SCISSOR_10_TL;
typedef union PA_SC_VPORT_SCISSOR_11_TL regPA_SC_VPORT_SCISSOR_11_TL;
typedef union PA_SC_VPORT_SCISSOR_12_TL regPA_SC_VPORT_SCISSOR_12_TL;
typedef union PA_SC_VPORT_SCISSOR_13_TL regPA_SC_VPORT_SCISSOR_13_TL;
typedef union PA_SC_VPORT_SCISSOR_14_TL regPA_SC_VPORT_SCISSOR_14_TL;
typedef union PA_SC_VPORT_SCISSOR_15_TL regPA_SC_VPORT_SCISSOR_15_TL;
typedef union PA_SC_VPORT_SCISSOR_0_BR regPA_SC_VPORT_SCISSOR_0_BR;
typedef union PA_SC_VPORT_SCISSOR_1_BR regPA_SC_VPORT_SCISSOR_1_BR;
typedef union PA_SC_VPORT_SCISSOR_2_BR regPA_SC_VPORT_SCISSOR_2_BR;
typedef union PA_SC_VPORT_SCISSOR_3_BR regPA_SC_VPORT_SCISSOR_3_BR;
typedef union PA_SC_VPORT_SCISSOR_4_BR regPA_SC_VPORT_SCISSOR_4_BR;
typedef union PA_SC_VPORT_SCISSOR_5_BR regPA_SC_VPORT_SCISSOR_5_BR;
typedef union PA_SC_VPORT_SCISSOR_6_BR regPA_SC_VPORT_SCISSOR_6_BR;
typedef union PA_SC_VPORT_SCISSOR_7_BR regPA_SC_VPORT_SCISSOR_7_BR;
typedef union PA_SC_VPORT_SCISSOR_8_BR regPA_SC_VPORT_SCISSOR_8_BR;
typedef union PA_SC_VPORT_SCISSOR_9_BR regPA_SC_VPORT_SCISSOR_9_BR;
typedef union PA_SC_VPORT_SCISSOR_10_BR regPA_SC_VPORT_SCISSOR_10_BR;
typedef union PA_SC_VPORT_SCISSOR_11_BR regPA_SC_VPORT_SCISSOR_11_BR;
typedef union PA_SC_VPORT_SCISSOR_12_BR regPA_SC_VPORT_SCISSOR_12_BR;
typedef union PA_SC_VPORT_SCISSOR_13_BR regPA_SC_VPORT_SCISSOR_13_BR;
typedef union PA_SC_VPORT_SCISSOR_14_BR regPA_SC_VPORT_SCISSOR_14_BR;
typedef union PA_SC_VPORT_SCISSOR_15_BR regPA_SC_VPORT_SCISSOR_15_BR;
typedef union PA_SC_VPORT_ZMIN_0 regPA_SC_VPORT_ZMIN_0;
typedef union PA_SC_VPORT_ZMIN_1 regPA_SC_VPORT_ZMIN_1;
typedef union PA_SC_VPORT_ZMIN_2 regPA_SC_VPORT_ZMIN_2;
typedef union PA_SC_VPORT_ZMIN_3 regPA_SC_VPORT_ZMIN_3;
typedef union PA_SC_VPORT_ZMIN_4 regPA_SC_VPORT_ZMIN_4;
typedef union PA_SC_VPORT_ZMIN_5 regPA_SC_VPORT_ZMIN_5;
typedef union PA_SC_VPORT_ZMIN_6 regPA_SC_VPORT_ZMIN_6;
typedef union PA_SC_VPORT_ZMIN_7 regPA_SC_VPORT_ZMIN_7;
typedef union PA_SC_VPORT_ZMIN_8 regPA_SC_VPORT_ZMIN_8;
typedef union PA_SC_VPORT_ZMIN_9 regPA_SC_VPORT_ZMIN_9;
typedef union PA_SC_VPORT_ZMIN_10 regPA_SC_VPORT_ZMIN_10;
typedef union PA_SC_VPORT_ZMIN_11 regPA_SC_VPORT_ZMIN_11;
typedef union PA_SC_VPORT_ZMIN_12 regPA_SC_VPORT_ZMIN_12;
typedef union PA_SC_VPORT_ZMIN_13 regPA_SC_VPORT_ZMIN_13;
typedef union PA_SC_VPORT_ZMIN_14 regPA_SC_VPORT_ZMIN_14;
typedef union PA_SC_VPORT_ZMIN_15 regPA_SC_VPORT_ZMIN_15;
typedef union PA_SC_VPORT_ZMAX_0 regPA_SC_VPORT_ZMAX_0;
typedef union PA_SC_VPORT_ZMAX_1 regPA_SC_VPORT_ZMAX_1;
typedef union PA_SC_VPORT_ZMAX_2 regPA_SC_VPORT_ZMAX_2;
typedef union PA_SC_VPORT_ZMAX_3 regPA_SC_VPORT_ZMAX_3;
typedef union PA_SC_VPORT_ZMAX_4 regPA_SC_VPORT_ZMAX_4;
typedef union PA_SC_VPORT_ZMAX_5 regPA_SC_VPORT_ZMAX_5;
typedef union PA_SC_VPORT_ZMAX_6 regPA_SC_VPORT_ZMAX_6;
typedef union PA_SC_VPORT_ZMAX_7 regPA_SC_VPORT_ZMAX_7;
typedef union PA_SC_VPORT_ZMAX_8 regPA_SC_VPORT_ZMAX_8;
typedef union PA_SC_VPORT_ZMAX_9 regPA_SC_VPORT_ZMAX_9;
typedef union PA_SC_VPORT_ZMAX_10 regPA_SC_VPORT_ZMAX_10;
typedef union PA_SC_VPORT_ZMAX_11 regPA_SC_VPORT_ZMAX_11;
typedef union PA_SC_VPORT_ZMAX_12 regPA_SC_VPORT_ZMAX_12;
typedef union PA_SC_VPORT_ZMAX_13 regPA_SC_VPORT_ZMAX_13;
typedef union PA_SC_VPORT_ZMAX_14 regPA_SC_VPORT_ZMAX_14;
typedef union PA_SC_VPORT_ZMAX_15 regPA_SC_VPORT_ZMAX_15;
typedef union PA_SU_LINE_STIPPLE_VALUE regPA_SU_LINE_STIPPLE_VALUE;
typedef union PA_SC_LINE_STIPPLE_STATE regPA_SC_LINE_STIPPLE_STATE;
typedef union PA_SC_SCREEN_EXTENT_MIN_0 regPA_SC_SCREEN_EXTENT_MIN_0;
typedef union PA_SC_SCREEN_EXTENT_MAX_0 regPA_SC_SCREEN_EXTENT_MAX_0;
typedef union PA_SC_SCREEN_EXTENT_MIN_1 regPA_SC_SCREEN_EXTENT_MIN_1;
typedef union PA_SC_SCREEN_EXTENT_MAX_1 regPA_SC_SCREEN_EXTENT_MAX_1;
typedef union PA_SC_P3D_TRAP_SCREEN_HV_EN regPA_SC_P3D_TRAP_SCREEN_HV_EN;
typedef union PA_SC_P3D_TRAP_SCREEN_H regPA_SC_P3D_TRAP_SCREEN_H;
typedef union PA_SC_P3D_TRAP_SCREEN_V regPA_SC_P3D_TRAP_SCREEN_V;
typedef union PA_SC_P3D_TRAP_SCREEN_OCCURRENCE regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE;
typedef union PA_SC_P3D_TRAP_SCREEN_COUNT regPA_SC_P3D_TRAP_SCREEN_COUNT;
typedef union PA_SC_HP3D_TRAP_SCREEN_HV_EN regPA_SC_HP3D_TRAP_SCREEN_HV_EN;
typedef union PA_SC_HP3D_TRAP_SCREEN_H regPA_SC_HP3D_TRAP_SCREEN_H;
typedef union PA_SC_HP3D_TRAP_SCREEN_V regPA_SC_HP3D_TRAP_SCREEN_V;
typedef union PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE;
typedef union PA_SC_HP3D_TRAP_SCREEN_COUNT regPA_SC_HP3D_TRAP_SCREEN_COUNT;
typedef union PA_SC_TRAP_SCREEN_HV_EN regPA_SC_TRAP_SCREEN_HV_EN;
typedef union PA_SC_TRAP_SCREEN_H regPA_SC_TRAP_SCREEN_H;
typedef union PA_SC_TRAP_SCREEN_V regPA_SC_TRAP_SCREEN_V;
typedef union PA_SC_TRAP_SCREEN_OCCURRENCE regPA_SC_TRAP_SCREEN_OCCURRENCE;
typedef union PA_SC_TRAP_SCREEN_COUNT regPA_SC_TRAP_SCREEN_COUNT;
typedef union PA_SU_PERFCOUNTER0_LO regPA_SU_PERFCOUNTER0_LO;
typedef union PA_SU_PERFCOUNTER0_HI regPA_SU_PERFCOUNTER0_HI;
typedef union PA_SU_PERFCOUNTER1_LO regPA_SU_PERFCOUNTER1_LO;
typedef union PA_SU_PERFCOUNTER1_HI regPA_SU_PERFCOUNTER1_HI;
typedef union PA_SU_PERFCOUNTER2_LO regPA_SU_PERFCOUNTER2_LO;
typedef union PA_SU_PERFCOUNTER2_HI regPA_SU_PERFCOUNTER2_HI;
typedef union PA_SU_PERFCOUNTER3_LO regPA_SU_PERFCOUNTER3_LO;
typedef union PA_SU_PERFCOUNTER3_HI regPA_SU_PERFCOUNTER3_HI;
typedef union PA_SC_PERFCOUNTER0_LO regPA_SC_PERFCOUNTER0_LO;
typedef union PA_SC_PERFCOUNTER0_HI regPA_SC_PERFCOUNTER0_HI;
typedef union PA_SC_PERFCOUNTER1_LO regPA_SC_PERFCOUNTER1_LO;
typedef union PA_SC_PERFCOUNTER1_HI regPA_SC_PERFCOUNTER1_HI;
typedef union PA_SC_PERFCOUNTER2_LO regPA_SC_PERFCOUNTER2_LO;
typedef union PA_SC_PERFCOUNTER2_HI regPA_SC_PERFCOUNTER2_HI;
typedef union PA_SC_PERFCOUNTER3_LO regPA_SC_PERFCOUNTER3_LO;
typedef union PA_SC_PERFCOUNTER3_HI regPA_SC_PERFCOUNTER3_HI;
typedef union PA_SC_PERFCOUNTER4_LO regPA_SC_PERFCOUNTER4_LO;
typedef union PA_SC_PERFCOUNTER4_HI regPA_SC_PERFCOUNTER4_HI;
typedef union PA_SC_PERFCOUNTER5_LO regPA_SC_PERFCOUNTER5_LO;
typedef union PA_SC_PERFCOUNTER5_HI regPA_SC_PERFCOUNTER5_HI;
typedef union PA_SC_PERFCOUNTER6_LO regPA_SC_PERFCOUNTER6_LO;
typedef union PA_SC_PERFCOUNTER6_HI regPA_SC_PERFCOUNTER6_HI;
typedef union PA_SC_PERFCOUNTER7_LO regPA_SC_PERFCOUNTER7_LO;
typedef union PA_SC_PERFCOUNTER7_HI regPA_SC_PERFCOUNTER7_HI;
typedef union PA_SU_PERFCOUNTER0_SELECT regPA_SU_PERFCOUNTER0_SELECT;
typedef union PA_SU_PERFCOUNTER0_SELECT1 regPA_SU_PERFCOUNTER0_SELECT1;
typedef union PA_SU_PERFCOUNTER1_SELECT regPA_SU_PERFCOUNTER1_SELECT;
typedef union PA_SU_PERFCOUNTER1_SELECT1 regPA_SU_PERFCOUNTER1_SELECT1;
typedef union PA_SU_PERFCOUNTER2_SELECT regPA_SU_PERFCOUNTER2_SELECT;
typedef union PA_SU_PERFCOUNTER3_SELECT regPA_SU_PERFCOUNTER3_SELECT;
typedef union PA_SC_PERFCOUNTER0_SELECT regPA_SC_PERFCOUNTER0_SELECT;
typedef union PA_SC_PERFCOUNTER0_SELECT1 regPA_SC_PERFCOUNTER0_SELECT1;
typedef union PA_SC_PERFCOUNTER1_SELECT regPA_SC_PERFCOUNTER1_SELECT;
typedef union PA_SC_PERFCOUNTER2_SELECT regPA_SC_PERFCOUNTER2_SELECT;
typedef union PA_SC_PERFCOUNTER3_SELECT regPA_SC_PERFCOUNTER3_SELECT;
typedef union PA_SC_PERFCOUNTER4_SELECT regPA_SC_PERFCOUNTER4_SELECT;
typedef union PA_SC_PERFCOUNTER5_SELECT regPA_SC_PERFCOUNTER5_SELECT;
typedef union PA_SC_PERFCOUNTER6_SELECT regPA_SC_PERFCOUNTER6_SELECT;
typedef union PA_SC_PERFCOUNTER7_SELECT regPA_SC_PERFCOUNTER7_SELECT;
typedef union CGTT_PA_CLK_CTRL regCGTT_PA_CLK_CTRL;
typedef union CGTT_SC_CLK_CTRL0 regCGTT_SC_CLK_CTRL0;
typedef union CGTT_SC_CLK_CTRL1 regCGTT_SC_CLK_CTRL1;
typedef union CLIPPER_DEBUG_REG00 regCLIPPER_DEBUG_REG00;
typedef union CLIPPER_DEBUG_REG01 regCLIPPER_DEBUG_REG01;
typedef union CLIPPER_DEBUG_REG02 regCLIPPER_DEBUG_REG02;
typedef union CLIPPER_DEBUG_REG03 regCLIPPER_DEBUG_REG03;
typedef union CLIPPER_DEBUG_REG04 regCLIPPER_DEBUG_REG04;
typedef union CLIPPER_DEBUG_REG05 regCLIPPER_DEBUG_REG05;
typedef union CLIPPER_DEBUG_REG06 regCLIPPER_DEBUG_REG06;
typedef union CLIPPER_DEBUG_REG07 regCLIPPER_DEBUG_REG07;
typedef union CLIPPER_DEBUG_REG08 regCLIPPER_DEBUG_REG08;
typedef union CLIPPER_DEBUG_REG09 regCLIPPER_DEBUG_REG09;
typedef union CLIPPER_DEBUG_REG10 regCLIPPER_DEBUG_REG10;
typedef union CLIPPER_DEBUG_REG11 regCLIPPER_DEBUG_REG11;
typedef union CLIPPER_DEBUG_REG12 regCLIPPER_DEBUG_REG12;
typedef union CLIPPER_DEBUG_REG13 regCLIPPER_DEBUG_REG13;
typedef union CLIPPER_DEBUG_REG14 regCLIPPER_DEBUG_REG14;
typedef union CLIPPER_DEBUG_REG15 regCLIPPER_DEBUG_REG15;
typedef union CLIPPER_DEBUG_REG16 regCLIPPER_DEBUG_REG16;
typedef union CLIPPER_DEBUG_REG17 regCLIPPER_DEBUG_REG17;
typedef union CLIPPER_DEBUG_REG18 regCLIPPER_DEBUG_REG18;
typedef union CLIPPER_DEBUG_REG19 regCLIPPER_DEBUG_REG19;
typedef union SXIFCCG_DEBUG_REG0 regSXIFCCG_DEBUG_REG0;
typedef union SXIFCCG_DEBUG_REG1 regSXIFCCG_DEBUG_REG1;
typedef union SXIFCCG_DEBUG_REG2 regSXIFCCG_DEBUG_REG2;
typedef union SXIFCCG_DEBUG_REG3 regSXIFCCG_DEBUG_REG3;
typedef union SETUP_DEBUG_REG0 regSETUP_DEBUG_REG0;
typedef union SETUP_DEBUG_REG1 regSETUP_DEBUG_REG1;
typedef union SETUP_DEBUG_REG2 regSETUP_DEBUG_REG2;
typedef union SETUP_DEBUG_REG3 regSETUP_DEBUG_REG3;
typedef union SETUP_DEBUG_REG4 regSETUP_DEBUG_REG4;
typedef union SETUP_DEBUG_REG5 regSETUP_DEBUG_REG5;
typedef union PA_SC_DEBUG_REG0 regPA_SC_DEBUG_REG0;
typedef union PA_SC_DEBUG_REG1 regPA_SC_DEBUG_REG1;
typedef union RMI_GENERAL_CNTL regRMI_GENERAL_CNTL;
typedef union RMI_GENERAL_CNTL1 regRMI_GENERAL_CNTL1;
typedef union RMI_GENERAL_STATUS regRMI_GENERAL_STATUS;
typedef union RMI_SUBBLOCK_STATUS0 regRMI_SUBBLOCK_STATUS0;
typedef union RMI_SUBBLOCK_STATUS1 regRMI_SUBBLOCK_STATUS1;
typedef union RMI_SUBBLOCK_STATUS2 regRMI_SUBBLOCK_STATUS2;
typedef union RMI_SUBBLOCK_STATUS3 regRMI_SUBBLOCK_STATUS3;
typedef union RMI_XBAR_CONFIG regRMI_XBAR_CONFIG;
typedef union RMI_PROBE_POP_LOGIC_CNTL regRMI_PROBE_POP_LOGIC_CNTL;
typedef union RMI_UTC_XNACK_N_MISC_CNTL regRMI_UTC_XNACK_N_MISC_CNTL;
typedef union RMI_DEMUX_CNTL regRMI_DEMUX_CNTL;
typedef union RMI_UTCL1_CNTL1 regRMI_UTCL1_CNTL1;
typedef union RMI_UTCL1_CNTL2 regRMI_UTCL1_CNTL2;
typedef union RMI_UTC_UNIT_CONFIG regRMI_UTC_UNIT_CONFIG;
typedef union RMI_TCIW_FORMATTER0_CNTL regRMI_TCIW_FORMATTER0_CNTL;
typedef union RMI_TCIW_FORMATTER1_CNTL regRMI_TCIW_FORMATTER1_CNTL;
typedef union RMI_SCOREBOARD_CNTL regRMI_SCOREBOARD_CNTL;
typedef union RMI_SCOREBOARD_STATUS0 regRMI_SCOREBOARD_STATUS0;
typedef union RMI_SCOREBOARD_STATUS1 regRMI_SCOREBOARD_STATUS1;
typedef union RMI_SCOREBOARD_STATUS2 regRMI_SCOREBOARD_STATUS2;
typedef union RMI_XBAR_ARBITER_CONFIG regRMI_XBAR_ARBITER_CONFIG;
typedef union RMI_XBAR_ARBITER_CONFIG_1 regRMI_XBAR_ARBITER_CONFIG_1;
typedef union RMI_CLOCK_CNTRL regRMI_CLOCK_CNTRL;
typedef union RMI_UTCL1_STATUS regRMI_UTCL1_STATUS;
typedef union RMI_DEBUG0 regRMI_DEBUG0;
typedef union RMI_DEBUG1 regRMI_DEBUG1;
typedef union RMI_DEBUG2 regRMI_DEBUG2;
typedef union RMI_DEBUG3 regRMI_DEBUG3;
typedef union RMI_DEBUG4 regRMI_DEBUG4;
typedef union RMI_XNACK_DEBUG regRMI_XNACK_DEBUG;
typedef union RMI_SPARE regRMI_SPARE;
typedef union RMI_SPARE_1 regRMI_SPARE_1;
typedef union RMI_SPARE_2 regRMI_SPARE_2;
typedef union RMI_PERFCOUNTER0_LO regRMI_PERFCOUNTER0_LO;
typedef union RMI_PERFCOUNTER1_LO regRMI_PERFCOUNTER1_LO;
typedef union RMI_PERFCOUNTER2_LO regRMI_PERFCOUNTER2_LO;
typedef union RMI_PERFCOUNTER3_LO regRMI_PERFCOUNTER3_LO;
typedef union RMI_PERFCOUNTER0_HI regRMI_PERFCOUNTER0_HI;
typedef union RMI_PERFCOUNTER1_HI regRMI_PERFCOUNTER1_HI;
typedef union RMI_PERFCOUNTER2_HI regRMI_PERFCOUNTER2_HI;
typedef union RMI_PERFCOUNTER3_HI regRMI_PERFCOUNTER3_HI;
typedef union RMI_PERFCOUNTER0_SELECT regRMI_PERFCOUNTER0_SELECT;
typedef union RMI_PERFCOUNTER0_SELECT1 regRMI_PERFCOUNTER0_SELECT1;
typedef union RMI_PERFCOUNTER1_SELECT regRMI_PERFCOUNTER1_SELECT;
typedef union RMI_PERFCOUNTER2_SELECT regRMI_PERFCOUNTER2_SELECT;
typedef union RMI_PERFCOUNTER2_SELECT1 regRMI_PERFCOUNTER2_SELECT1;
typedef union RMI_PERFCOUNTER3_SELECT regRMI_PERFCOUNTER3_SELECT;
typedef union RMI_PERF_COUNTER_CNTL regRMI_PERF_COUNTER_CNTL;
typedef union RMI_CGTT_SCLK_CTRL regRMI_CGTT_SCLK_CTRL;
typedef union port_a_addr regport_a_addr;
typedef union port_a_data_lo regport_a_data_lo;
typedef union port_a_data_hi regport_a_data_hi;
typedef union port_b_addr regport_b_addr;
typedef union port_b_data_lo regport_b_data_lo;
typedef union port_b_data_hi regport_b_data_hi;
typedef union port_c_addr regport_c_addr;
typedef union port_c_data_lo regport_c_data_lo;
typedef union port_c_data_hi regport_c_data_hi;
typedef union port_d_addr regport_d_addr;
typedef union port_d_data_lo regport_d_data_lo;
typedef union port_d_data_hi regport_d_data_hi;
typedef union DEBUG_BUS_RSMU regDEBUG_BUS_RSMU;
typedef union DEBUG_BUS_RLC regDEBUG_BUS_RLC;
typedef union DEBUG_BUS_ME0PIPE0_PF regDEBUG_BUS_ME0PIPE0_PF;
typedef union DEBUG_BUS_ME0PIPE0_CF regDEBUG_BUS_ME0PIPE0_CF;
typedef union DEBUG_BUS_ME0PIPE1_PF regDEBUG_BUS_ME0PIPE1_PF;
typedef union DEBUG_BUS_ME0PIPE1_CF regDEBUG_BUS_ME0PIPE1_CF;
typedef union DEBUG_BUS_ME1PIPE0 regDEBUG_BUS_ME1PIPE0;
typedef union DEBUG_BUS_ME1PIPE1 regDEBUG_BUS_ME1PIPE1;
typedef union DEBUG_BUS_ME1PIPE2 regDEBUG_BUS_ME1PIPE2;
typedef union DEBUG_BUS_ME1PIPE3 regDEBUG_BUS_ME1PIPE3;
typedef union DEBUG_BUS_ME2PIPE0 regDEBUG_BUS_ME2PIPE0;
typedef union DEBUG_BUS_ME2PIPE1 regDEBUG_BUS_ME2PIPE1;
typedef union DEBUG_BUS_ME2PIPE2 regDEBUG_BUS_ME2PIPE2;
typedef union DEBUG_BUS_ME2PIPE3 regDEBUG_BUS_ME2PIPE3;
typedef union DEBUG_BUS_GDS_DMA regDEBUG_BUS_GDS_DMA;
typedef union DEBUG_BUS_SCH0 regDEBUG_BUS_SCH0;
typedef union DEBUG_BUS_SCH1 regDEBUG_BUS_SCH1;
typedef union DEBUG_BUS_SCH2 regDEBUG_BUS_SCH2;
typedef union DEBUG_BUS_SCH3 regDEBUG_BUS_SCH3;
typedef union DEBUG_BUS_SCH_CNTL0 regDEBUG_BUS_SCH_CNTL0;
typedef union DEBUG_BUS_SCH_CNTL1 regDEBUG_BUS_SCH_CNTL1;
typedef union DEBUG_BUS_SCH_CNTL2 regDEBUG_BUS_SCH_CNTL2;
typedef union DEBUG_BUS_SCH_CNTL3 regDEBUG_BUS_SCH_CNTL3;
typedef union DEBUG_BUS_SCH_CNTL4 regDEBUG_BUS_SCH_CNTL4;
typedef union DEBUG_BUS_SCH_ME0PIPE0_WD_DMA regDEBUG_BUS_SCH_ME0PIPE0_WD_DMA;
typedef union DEBUG_BUS_SCH_ME0PIPE1_WD_DMA regDEBUG_BUS_SCH_ME0PIPE1_WD_DMA;
typedef union DEBUG_BUS_SCH_HAND0 regDEBUG_BUS_SCH_HAND0;
typedef union DEBUG_BUS_SCH_HAND1 regDEBUG_BUS_SCH_HAND1;
typedef union DEBUG_BUS_SCH_HAND2 regDEBUG_BUS_SCH_HAND2;
typedef union DEBUG_BUS_SCH_HAND3 regDEBUG_BUS_SCH_HAND3;
typedef union DEBUG_BUS_SCH_HAND4 regDEBUG_BUS_SCH_HAND4;
typedef union DEBUG_BUS_SCH_HAND5 regDEBUG_BUS_SCH_HAND5;
typedef union DEBUG_BUS_SCH_HAND6 regDEBUG_BUS_SCH_HAND6;
typedef union DEBUG_BUS_SCH_HAND7 regDEBUG_BUS_SCH_HAND7;
typedef union DEBUG_BUS_SCH_HAND8 regDEBUG_BUS_SCH_HAND8;
typedef union DEBUG_BUS_SCH_HAND9 regDEBUG_BUS_SCH_HAND9;
typedef union DEBUG_BUS_SCH_HAND10 regDEBUG_BUS_SCH_HAND10;
typedef union DEBUG_BUS_SCH_HAND11 regDEBUG_BUS_SCH_HAND11;
typedef union DEBUG_BUS_SCH_HAND12 regDEBUG_BUS_SCH_HAND12;
typedef union DEBUG_BUS_REG0 regDEBUG_BUS_REG0;
typedef union DEBUG_BUS_REG1 regDEBUG_BUS_REG1;
typedef union DEBUG_BUS_REG2 regDEBUG_BUS_REG2;
typedef union wbuf_DEBUG_DATA regwbuf_DEBUG_DATA;
typedef union rbuf_DEBUG_DATA regrbuf_DEBUG_DATA;
typedef union oa_wc0_DEBUG_DATA regoa_wc0_DEBUG_DATA;
typedef union oa_wc1_DEBUG_DATA regoa_wc1_DEBUG_DATA;
typedef union gws_DEBUG_DATA reggws_DEBUG_DATA;
typedef union alloc_DEBUG_DATA regalloc_DEBUG_DATA;
typedef union ord_app_DEBUG_DATA regord_app_DEBUG_DATA;
typedef union GPM_CMN_debug_0_data regGPM_CMN_debug_0_data;
typedef union GPM_CMN_debug_1_data regGPM_CMN_debug_1_data;
typedef union GPM_CMN_debug_2_data regGPM_CMN_debug_2_data;
typedef union GPM_CMN_debug_3_data regGPM_CMN_debug_3_data;
typedef union GPM_CMN_debug_4_data regGPM_CMN_debug_4_data;
typedef union GPM_CMN_debug_5_data regGPM_CMN_debug_5_data;
typedef union GPM_CMN_debug_6_data regGPM_CMN_debug_6_data;
typedef union GPM_CMN_debug_7_data regGPM_CMN_debug_7_data;
typedef union GPM_CMN_debug_8_data regGPM_CMN_debug_8_data;
typedef union GPM_CMN_debug_9_data regGPM_CMN_debug_9_data;
typedef union GPM_CMN_debug_10_data regGPM_CMN_debug_10_data;
typedef union GPM_CMN_debug_11_data regGPM_CMN_debug_11_data;
typedef union GPM_CMN_debug_12_data regGPM_CMN_debug_12_data;
typedef union GPM_CMN_debug_13_data regGPM_CMN_debug_13_data;
typedef union GPM_CMN_debug_14_data regGPM_CMN_debug_14_data;
typedef union GPM_CMN_debug_15_data regGPM_CMN_debug_15_data;
typedef union GPM_CMN_debug_16_data regGPM_CMN_debug_16_data;
typedef union GPM_CMN_debug_17_data regGPM_CMN_debug_17_data;
typedef union GPM_CMN_debug_18_data regGPM_CMN_debug_18_data;
typedef union GPM_CMN_debug_19_data regGPM_CMN_debug_19_data;
typedef union GPM_CMN_debug_20_data regGPM_CMN_debug_20_data;
typedef union GPM_CMN_debug_21_data regGPM_CMN_debug_21_data;
typedef union GPM_CMN_debug_22_data regGPM_CMN_debug_22_data;
typedef union GPM_CMN_debug_23_data regGPM_CMN_debug_23_data;
typedef union GPM_CMN_debug_24_data regGPM_CMN_debug_24_data;
typedef union GPM_CMN_debug_25_data regGPM_CMN_debug_25_data;
typedef union SPM_CMN_debug_0_data regSPM_CMN_debug_0_data;
typedef union SPM_CMN_debug_1_data regSPM_CMN_debug_1_data;
typedef union SPM_CMN_debug_2_data regSPM_CMN_debug_2_data;
typedef union SPM_CMN_debug_3_data regSPM_CMN_debug_3_data;
typedef union SPM_CMN_debug_4_data regSPM_CMN_debug_4_data;
typedef union SPM_CMN_debug_5_data regSPM_CMN_debug_5_data;
typedef union SPM_CMN_debug_6_data regSPM_CMN_debug_6_data;
typedef union SPM_CMN_debug_7_data regSPM_CMN_debug_7_data;
typedef union SPM_CMN_debug_8_data regSPM_CMN_debug_8_data;
typedef union SPM_CMN_debug_9_data regSPM_CMN_debug_9_data;
typedef union SRM_CMN_debug_0_data regSRM_CMN_debug_0_data;
typedef union SRM_CMN_debug_1_data regSRM_CMN_debug_1_data;
typedef union SRM_CMN_debug_2_data regSRM_CMN_debug_2_data;
typedef union SRM_CMN_debug_3_data regSRM_CMN_debug_3_data;
typedef union SRM_CMN_debug_4_data regSRM_CMN_debug_4_data;
typedef union SRM_CMN_debug_5_data regSRM_CMN_debug_5_data;
typedef union SRM_CMN_debug_6_data regSRM_CMN_debug_6_data;
typedef union SRM_CMN_debug_7_data regSRM_CMN_debug_7_data;
typedef union SRM_CMN_debug_8_data regSRM_CMN_debug_8_data;
typedef union SRM_CMN_debug_9_data regSRM_CMN_debug_9_data;
typedef union SRM_CMN_debug_10_data regSRM_CMN_debug_10_data;
typedef union SRM_CMN_debug_11_data regSRM_CMN_debug_11_data;
typedef union SRM_CMN_debug_12_data regSRM_CMN_debug_12_data;
typedef union SRM_CMN_debug_13_data regSRM_CMN_debug_13_data;
typedef union SRM_CMN_debug_14_data regSRM_CMN_debug_14_data;
typedef union SRM_CMN_debug_15_data regSRM_CMN_debug_15_data;
typedef union CB_DEBUGBUS_1 regCB_DEBUGBUS_1;
typedef union CB_DEBUGBUS_2 regCB_DEBUGBUS_2;
typedef union CB_DEBUGBUS_3 regCB_DEBUGBUS_3;
typedef union CB_DEBUGBUS_4 regCB_DEBUGBUS_4;
typedef union CB_DEBUGBUS_5 regCB_DEBUGBUS_5;
typedef union CB_DEBUGBUS_6 regCB_DEBUGBUS_6;
typedef union CB_DEBUGBUS_7 regCB_DEBUGBUS_7;
typedef union CB_DEBUGBUS_8 regCB_DEBUGBUS_8;
typedef union CB_DEBUGBUS_9 regCB_DEBUGBUS_9;
typedef union CB_DEBUGBUS_10 regCB_DEBUGBUS_10;
typedef union CB_DEBUGBUS_11 regCB_DEBUGBUS_11;
typedef union CB_DEBUGBUS_12 regCB_DEBUGBUS_12;
typedef union CB_DEBUGBUS_13 regCB_DEBUGBUS_13;
typedef union CB_DEBUGBUS_14 regCB_DEBUGBUS_14;
typedef union CB_DEBUGBUS_15 regCB_DEBUGBUS_15;
typedef union CB_DEBUGBUS_16 regCB_DEBUGBUS_16;
typedef union CB_DEBUGBUS_17 regCB_DEBUGBUS_17;
typedef union CB_DEBUGBUS_18 regCB_DEBUGBUS_18;
typedef union CB_DEBUGBUS_19 regCB_DEBUGBUS_19;
typedef union CB_DEBUGBUS_20 regCB_DEBUGBUS_20;
typedef union CB_DEBUGBUS_21 regCB_DEBUGBUS_21;
typedef union CB_DEBUGBUS_22 regCB_DEBUGBUS_22;
typedef union PA_DEBUG00_0 regPA_DEBUG00_0;
typedef union PA_DEBUG00_1 regPA_DEBUG00_1;
typedef union PA_DEBUG01_0 regPA_DEBUG01_0;
typedef union PA_DEBUG01_1 regPA_DEBUG01_1;
typedef union PA_DEBUG02_0 regPA_DEBUG02_0;
typedef union PA_DEBUG02_1 regPA_DEBUG02_1;
typedef union PA_DEBUG03_0 regPA_DEBUG03_0;
typedef union PA_DEBUG03_1 regPA_DEBUG03_1;
typedef union PA_DEBUG04_0 regPA_DEBUG04_0;
typedef union PA_DEBUG04_1 regPA_DEBUG04_1;
typedef union PA_DEBUG05_0 regPA_DEBUG05_0;
typedef union PA_DEBUG05_1 regPA_DEBUG05_1;
typedef union PA_DEBUG06_0 regPA_DEBUG06_0;
typedef union PA_DEBUG06_1 regPA_DEBUG06_1;
typedef union PA_DEBUG07_0 regPA_DEBUG07_0;
typedef union PA_DEBUG07_1 regPA_DEBUG07_1;
typedef union PA_DEBUG08_0 regPA_DEBUG08_0;
typedef union PA_DEBUG08_1 regPA_DEBUG08_1;
typedef union PA_DEBUG09_0 regPA_DEBUG09_0;
typedef union PA_DEBUG09_1 regPA_DEBUG09_1;
typedef union PA_DEBUG10_0 regPA_DEBUG10_0;
typedef union PA_DEBUG10_1 regPA_DEBUG10_1;
typedef union PA_DEBUG11_0 regPA_DEBUG11_0;
typedef union PA_DEBUG11_1 regPA_DEBUG11_1;
typedef union PA_DEBUG12_0 regPA_DEBUG12_0;
typedef union PA_DEBUG12_1 regPA_DEBUG12_1;
typedef union PA_DEBUG13_0 regPA_DEBUG13_0;
typedef union PA_DEBUG13_1 regPA_DEBUG13_1;
typedef union PA_DEBUG14_0 regPA_DEBUG14_0;
typedef union PA_DEBUG14_1 regPA_DEBUG14_1;
typedef union PA_DEBUG15_0 regPA_DEBUG15_0;
typedef union PA_DEBUG15_1 regPA_DEBUG15_1;
typedef union PA_DEBUG16_0 regPA_DEBUG16_0;
typedef union PA_DEBUG16_1 regPA_DEBUG16_1;
typedef union PA_DEBUG17_0 regPA_DEBUG17_0;
typedef union PA_DEBUG17_1 regPA_DEBUG17_1;
typedef union PA_DEBUG18_0 regPA_DEBUG18_0;
typedef union PA_DEBUG18_1 regPA_DEBUG18_1;
typedef union PA_DEBUG19_0 regPA_DEBUG19_0;
typedef union PA_DEBUG19_1 regPA_DEBUG19_1;
typedef union PA_DEBUG20_0 regPA_DEBUG20_0;
typedef union PA_DEBUG20_1 regPA_DEBUG20_1;
typedef union PA_DEBUG21_0 regPA_DEBUG21_0;
typedef union PA_DEBUG21_1 regPA_DEBUG21_1;
typedef union PA_DEBUG22_0 regPA_DEBUG22_0;
typedef union PA_DEBUG22_1 regPA_DEBUG22_1;
typedef union PA_DEBUG23_0 regPA_DEBUG23_0;
typedef union PA_DEBUG24_0 regPA_DEBUG24_0;
typedef union PA_DEBUG25_0 regPA_DEBUG25_0;
typedef union PA_DEBUG26_0 regPA_DEBUG26_0;
typedef union PA_DEBUG27_0 regPA_DEBUG27_0;
typedef union PA_DEBUG28_0 regPA_DEBUG28_0;
typedef union PA_DEBUG29_0 regPA_DEBUG29_0;
typedef union PA_DEBUG30_0 regPA_DEBUG30_0;
typedef union PA_DEBUG31_0 regPA_DEBUG31_0;
typedef union PA_DEBUG32_0 regPA_DEBUG32_0;
typedef union PA_DEBUG33_0 regPA_DEBUG33_0;
typedef union PA_DEBUG34_0 regPA_DEBUG34_0;
typedef union PA_DEBUG34_1 regPA_DEBUG34_1;
typedef union PA_DEBUG35_0 regPA_DEBUG35_0;
typedef union PA_DEBUG35_1 regPA_DEBUG35_1;
typedef union PA_DEBUG36_0 regPA_DEBUG36_0;
typedef union PA_DEBUG36_1 regPA_DEBUG36_1;
typedef union PA_DEBUG37_0 regPA_DEBUG37_0;
typedef union PA_DEBUG37_1 regPA_DEBUG37_1;
typedef union PA_DEBUG38_0 regPA_DEBUG38_0;
typedef union PA_DEBUG38_1 regPA_DEBUG38_1;
typedef union PA_DEBUG39_0 regPA_DEBUG39_0;
typedef union PA_DEBUG39_1 regPA_DEBUG39_1;
typedef union PA_DEBUG40_0 regPA_DEBUG40_0;
typedef union PA_DEBUG40_1 regPA_DEBUG40_1;
typedef union PA_DEBUG41_0 regPA_DEBUG41_0;
typedef union PA_DEBUG41_1 regPA_DEBUG41_1;
typedef union PA_DEBUG42_0 regPA_DEBUG42_0;
typedef union PA_DEBUG42_1 regPA_DEBUG42_1;
typedef union PA_DEBUG43_0 regPA_DEBUG43_0;
typedef union PA_DEBUG43_1 regPA_DEBUG43_1;
typedef union PA_DEBUG44_0 regPA_DEBUG44_0;
typedef union PA_DEBUG44_1 regPA_DEBUG44_1;
typedef union PA_DEBUG45_0 regPA_DEBUG45_0;
typedef union PA_DEBUG45_1 regPA_DEBUG45_1;
typedef union PA_DEBUG46_0 regPA_DEBUG46_0;
typedef union PA_DEBUG46_1 regPA_DEBUG46_1;
typedef union PA_DEBUG47_0 regPA_DEBUG47_0;
typedef union PA_DEBUG47_1 regPA_DEBUG47_1;
typedef union PA_DEBUG48_0 regPA_DEBUG48_0;
typedef union PA_DEBUG48_1 regPA_DEBUG48_1;
typedef union PA_DEBUG49_0 regPA_DEBUG49_0;
typedef union PA_DEBUG49_1 regPA_DEBUG49_1;
typedef union PA_DEBUG50_0 regPA_DEBUG50_0;
typedef union PA_DEBUG50_1 regPA_DEBUG50_1;
typedef union PA_DEBUG51_0 regPA_DEBUG51_0;
typedef union PA_DEBUG52_0 regPA_DEBUG52_0;
typedef union PA_DEBUG53_0 regPA_DEBUG53_0;
typedef union PA_DEBUG54_0 regPA_DEBUG54_0;
typedef union PA_DEBUG55_0 regPA_DEBUG55_0;
typedef union Idebug0 regIdebug0;
typedef union Idebug1 regIdebug1;
typedef union Idebug2 regIdebug2;
typedef union Idebug3 regIdebug3;
typedef union Idebug4 regIdebug4;
typedef union Idebug5 regIdebug5;
typedef union Idebug6 regIdebug6;
typedef union Idebug7 regIdebug7;
typedef union Idebug8 regIdebug8;
typedef union Idebug9 regIdebug9;
typedef union Idebug11 regIdebug11;
typedef union Idebug12 regIdebug12;
typedef union signal_debug_00 regsignal_debug_00;
typedef union signal_debug_01 regsignal_debug_01;
typedef union signal_debug_02 regsignal_debug_02;
typedef union signal_debug_03 regsignal_debug_03;
typedef union signal_debug_04 regsignal_debug_04;
typedef union signal_debug_05 regsignal_debug_05;
typedef union signal_debug_06 regsignal_debug_06;
typedef union signal_debug_07 regsignal_debug_07;
typedef union signal_debug_08 regsignal_debug_08;
typedef union signal_debug_09 regsignal_debug_09;
typedef union signal_debug_10 regsignal_debug_10;
typedef union signal_debug_11 regsignal_debug_11;
typedef union signal_debug_12 regsignal_debug_12;
typedef union signal_debug_13 regsignal_debug_13;
typedef union signal_debug_14 regsignal_debug_14;
typedef union signal_debug_15 regsignal_debug_15;
typedef union signal_debug_16 regsignal_debug_16;
typedef union signal_debug_17 regsignal_debug_17;
typedef union signal_debug_18 regsignal_debug_18;
typedef union signal_debug_19 regsignal_debug_19;
typedef union signal_debug_20 regsignal_debug_20;
typedef union signal_debug_21 regsignal_debug_21;
typedef union signal_debug_22 regsignal_debug_22;
typedef union signal_debug_23 regsignal_debug_23;
typedef union signal_debug_24 regsignal_debug_24;
typedef union signal_debug_25 regsignal_debug_25;
typedef union SC_DBG_REG_0 regSC_DBG_REG_0;
typedef union SC_DBG_REG_1 regSC_DBG_REG_1;
typedef union SC_DBG_REG_2 regSC_DBG_REG_2;
typedef union SC_DBG_REG_3 regSC_DBG_REG_3;
typedef union SC_DBG_REG_4 regSC_DBG_REG_4;
typedef union SC_DBG_REG_5 regSC_DBG_REG_5;
typedef union SC_DBG_REG_6 regSC_DBG_REG_6;
typedef union SC_DBG_REG_7 regSC_DBG_REG_7;
typedef union SC_DBG_REG_8 regSC_DBG_REG_8;
typedef union SC_DBG_REG_9 regSC_DBG_REG_9;
typedef union SC_DBG_REG_10 regSC_DBG_REG_10;
typedef union SC_DBG_REG_11 regSC_DBG_REG_11;
typedef union SC_DBG_REG_12 regSC_DBG_REG_12;
typedef union SC_DBG_REG_13 regSC_DBG_REG_13;
typedef union SC_DBG_REG_14 regSC_DBG_REG_14;
typedef union SC_DBG_REG_15 regSC_DBG_REG_15;
typedef union SC_DBG_REG_16 regSC_DBG_REG_16;
typedef union SC_DBG_REG_17 regSC_DBG_REG_17;
typedef union SC_DBG_REG_18 regSC_DBG_REG_18;
typedef union SC_DBG_REG_19 regSC_DBG_REG_19;
typedef union SC_DBG_REG_20 regSC_DBG_REG_20;
typedef union SC_DBG_REG_21 regSC_DBG_REG_21;
typedef union SC_DBG_REG_22 regSC_DBG_REG_22;
typedef union SC_DBG_REG_23 regSC_DBG_REG_23;
typedef union SC_DBG_REG_24 regSC_DBG_REG_24;
typedef union SC_DBG_REG_25 regSC_DBG_REG_25;
typedef union SC_DBG_REG_26 regSC_DBG_REG_26;
typedef union SC_DBG_REG_27 regSC_DBG_REG_27;
typedef union SC_DBG_REG_28 regSC_DBG_REG_28;
typedef union SC_DBG_REG_29 regSC_DBG_REG_29;
typedef union SC_DBG_REG_30 regSC_DBG_REG_30;
typedef union SC_DBG_REG_31 regSC_DBG_REG_31;
typedef union SC_DBG_REG_32 regSC_DBG_REG_32;
typedef union SC_DBG_REG_33 regSC_DBG_REG_33;
typedef union SC_DBG_REG_34 regSC_DBG_REG_34;
typedef union SC_DBG_REG_35 regSC_DBG_REG_35;
typedef union SC_DBG_REG_36 regSC_DBG_REG_36;
typedef union SC_DBG_REG_37 regSC_DBG_REG_37;
typedef union SC_DBG_REG_38 regSC_DBG_REG_38;
typedef union SC_DBG_REG_39 regSC_DBG_REG_39;
typedef union SC_DBG_REG_40 regSC_DBG_REG_40;
typedef union SC_DBG_REG_41 regSC_DBG_REG_41;
typedef union SC_DBG_REG_42 regSC_DBG_REG_42;
typedef union SC_DBG_REG_43 regSC_DBG_REG_43;
typedef union SC_DBG_REG_44 regSC_DBG_REG_44;
typedef union SC_DBG_REG_45 regSC_DBG_REG_45;
typedef union SC_DBG_REG_46 regSC_DBG_REG_46;
typedef union SC_DBG_REG_47 regSC_DBG_REG_47;
typedef union SC_DBG_REG_48 regSC_DBG_REG_48;
typedef union SC_DBG_REG_49 regSC_DBG_REG_49;
typedef union SC_DBG_REG_50 regSC_DBG_REG_50;
typedef union SC_DBG_REG_51 regSC_DBG_REG_51;
typedef union SC_DBG_REG_52 regSC_DBG_REG_52;
typedef union SC_DBG_REG_53 regSC_DBG_REG_53;
typedef union SC_DBG_REG_54 regSC_DBG_REG_54;
typedef union SC_DBG_REG_55 regSC_DBG_REG_55;
typedef union SC_DBG_REG_56 regSC_DBG_REG_56;
typedef union SC_DBG_REG_57 regSC_DBG_REG_57;
typedef union SC_DBG_REG_58 regSC_DBG_REG_58;
typedef union SC_DBG_REG_59 regSC_DBG_REG_59;
typedef union SC_DBG_REG_60 regSC_DBG_REG_60;
typedef union SC_DBG_REG_61 regSC_DBG_REG_61;
typedef union SC_DBG_REG_62 regSC_DBG_REG_62;
typedef union SC_DBG_REG_63 regSC_DBG_REG_63;
typedef union WD_DBG_REG_0 regWD_DBG_REG_0;
typedef union WD_DBG_REG_1 regWD_DBG_REG_1;
typedef union WD_DBG_REG_2 regWD_DBG_REG_2;
typedef union WD_DBG_REG_3 regWD_DBG_REG_3;
typedef union WD_DBG_REG_4 regWD_DBG_REG_4;
typedef union WD_DBG_REG_5 regWD_DBG_REG_5;
typedef union WD_DBG_REG_6 regWD_DBG_REG_6;
typedef union WD_DBG_REG_7 regWD_DBG_REG_7;
typedef union WD_DBG_REG_8 regWD_DBG_REG_8;
typedef union WD_DBG_REG_9 regWD_DBG_REG_9;
typedef union WD_DBG_REG_10 regWD_DBG_REG_10;
typedef union WD_DBG_REG_11 regWD_DBG_REG_11;
typedef union WD_DBG_REG_12 regWD_DBG_REG_12;
typedef union WD_DBG_REG_13 regWD_DBG_REG_13;
typedef union WD_DBG_REG_14 regWD_DBG_REG_14;
typedef union WD_DBG_REG_15 regWD_DBG_REG_15;
typedef union IA_DBG_REG_0 regIA_DBG_REG_0;
typedef union IA_DBG_REG_1 regIA_DBG_REG_1;
typedef union IA_DBG_REG_2 regIA_DBG_REG_2;
typedef union IA_DBG_REG_3 regIA_DBG_REG_3;
typedef union IA_DBG_REG_4 regIA_DBG_REG_4;
typedef union IA_DBG_REG_5 regIA_DBG_REG_5;
typedef union IA_DBG_REG_6 regIA_DBG_REG_6;
typedef union IA_DBG_REG_7 regIA_DBG_REG_7;
typedef union IA_DBG_REG_8 regIA_DBG_REG_8;
typedef union IA_DBG_REG_9 regIA_DBG_REG_9;
typedef union IA_DBG_REG_10 regIA_DBG_REG_10;
typedef union IA_DBG_REG_11 regIA_DBG_REG_11;
typedef union IA_DBG_REG_12 regIA_DBG_REG_12;
typedef union IA_DBG_REG_13 regIA_DBG_REG_13;
typedef union IA_DBG_REG_14 regIA_DBG_REG_14;
typedef union IA_DBG_REG_15 regIA_DBG_REG_15;
typedef union VGT_DBG_REG_0 regVGT_DBG_REG_0;
typedef union VGT_DBG_REG_1 regVGT_DBG_REG_1;
typedef union VGT_DBG_REG_2 regVGT_DBG_REG_2;
typedef union VGT_DBG_REG_3 regVGT_DBG_REG_3;
typedef union VGT_DBG_REG_4 regVGT_DBG_REG_4;
typedef union VGT_DBG_REG_5 regVGT_DBG_REG_5;
typedef union VGT_DBG_REG_6 regVGT_DBG_REG_6;
typedef union VGT_DBG_REG_7 regVGT_DBG_REG_7;
typedef union VGT_DBG_REG_8 regVGT_DBG_REG_8;
typedef union VGT_DBG_REG_9 regVGT_DBG_REG_9;
typedef union VGT_DBG_REG_10 regVGT_DBG_REG_10;
typedef union VGT_DBG_REG_11 regVGT_DBG_REG_11;
typedef union VGT_DBG_REG_12 regVGT_DBG_REG_12;
typedef union VGT_DBG_REG_13 regVGT_DBG_REG_13;
typedef union VGT_DBG_REG_14 regVGT_DBG_REG_14;
typedef union VGT_DBG_REG_15 regVGT_DBG_REG_15;
typedef union VGT_DBG_REG_16 regVGT_DBG_REG_16;
typedef union VGT_DBG_REG_17 regVGT_DBG_REG_17;
typedef union VGT_DBG_REG_18 regVGT_DBG_REG_18;
typedef union VGT_DBG_REG_19 regVGT_DBG_REG_19;
typedef union VGT_DBG_REG_20 regVGT_DBG_REG_20;
typedef union VGT_DBG_REG_21 regVGT_DBG_REG_21;
typedef union VGT_DBG_REG_22 regVGT_DBG_REG_22;
typedef union VGT_DBG_REG_23 regVGT_DBG_REG_23;
typedef union VGT_DBG_REG_24 regVGT_DBG_REG_24;
typedef union VGT_DBG_REG_25 regVGT_DBG_REG_25;
typedef union VGT_DBG_REG_26 regVGT_DBG_REG_26;
typedef union VGT_DBG_REG_27 regVGT_DBG_REG_27;
typedef union VGT_DBG_REG_28 regVGT_DBG_REG_28;
typedef union VGT_DBG_REG_29 regVGT_DBG_REG_29;
typedef union VGT_DBG_REG_30 regVGT_DBG_REG_30;
typedef union VGT_DBG_REG_31 regVGT_DBG_REG_31;
typedef union VGT_DBG_REG_32 regVGT_DBG_REG_32;
typedef union VGT_DBG_REG_33 regVGT_DBG_REG_33;
typedef union VGT_DBG_REG_34 regVGT_DBG_REG_34;
typedef union VGT_DBG_REG_35 regVGT_DBG_REG_35;
typedef union VGT_DBG_REG_36 regVGT_DBG_REG_36;
typedef union VGT_DBG_REG_37 regVGT_DBG_REG_37;
typedef union VGT_DBG_REG_38 regVGT_DBG_REG_38;
typedef union VGT_DBG_REG_39 regVGT_DBG_REG_39;
typedef union VGT_DBG_REG_40 regVGT_DBG_REG_40;
typedef union VGT_DBG_REG_41 regVGT_DBG_REG_41;
typedef union VGT_DBG_REG_42 regVGT_DBG_REG_42;
typedef union VGT_DBG_REG_43 regVGT_DBG_REG_43;
typedef union VGT_DBG_REG_44 regVGT_DBG_REG_44;
typedef union VGT_DBG_REG_45 regVGT_DBG_REG_45;
typedef union VGT_DBG_REG_46 regVGT_DBG_REG_46;
typedef union VGT_DBG_REG_47 regVGT_DBG_REG_47;
typedef union VGT_DBG_REG_48 regVGT_DBG_REG_48;
typedef union VGT_DBG_REG_49 regVGT_DBG_REG_49;
typedef union VGT_DBG_REG_50 regVGT_DBG_REG_50;
typedef union VGT_DBG_REG_51 regVGT_DBG_REG_51;
typedef union VGT_DBG_REG_52 regVGT_DBG_REG_52;
typedef union VGT_DBG_REG_53 regVGT_DBG_REG_53;
typedef union VGT_DBG_REG_54 regVGT_DBG_REG_54;
typedef union VGT_DBG_REG_55 regVGT_DBG_REG_55;
typedef union VGT_DBG_REG_56 regVGT_DBG_REG_56;
typedef union VGT_DBG_REG_57 regVGT_DBG_REG_57;
typedef union VGT_DBG_REG_58 regVGT_DBG_REG_58;
typedef union VGT_DBG_REG_59 regVGT_DBG_REG_59;
typedef union VGT_DBG_REG_60 regVGT_DBG_REG_60;
typedef union VGT_DBG_REG_61 regVGT_DBG_REG_61;
typedef union VGT_DBG_REG_62 regVGT_DBG_REG_62;
typedef union VGT_DBG_REG_63 regVGT_DBG_REG_63;
typedef union spi_vs_wave_ctl0 regspi_vs_wave_ctl0;
typedef union spi_vs_wave_ctl1 regspi_vs_wave_ctl1;
typedef union spi_vs_wave_ctl2 regspi_vs_wave_ctl2;
typedef union spi_gs_wave_ctl0 regspi_gs_wave_ctl0;
typedef union spi_gs_wave_ctl1 regspi_gs_wave_ctl1;
typedef union spi_gs_wave_ctl2 regspi_gs_wave_ctl2;
typedef union spi_es_wave_ctl0 regspi_es_wave_ctl0;
typedef union spi_es_wave_ctl1 regspi_es_wave_ctl1;
typedef union spi_es_wave_ctl2 regspi_es_wave_ctl2;
typedef union spi_hs_wave_ctl0 regspi_hs_wave_ctl0;
typedef union spi_hs_wave_ctl1 regspi_hs_wave_ctl1;
typedef union spi_hs_wave_ctl2 regspi_hs_wave_ctl2;
typedef union spi_ls_wave_ctl0 regspi_ls_wave_ctl0;
typedef union spi_ls_wave_ctl1 regspi_ls_wave_ctl1;
typedef union spi_ls_wave_ctl2 regspi_ls_wave_ctl2;
typedef union spi_cs_ctl_gfx0 regspi_cs_ctl_gfx0;
typedef union spi_cs_ctl_gfx1 regspi_cs_ctl_gfx1;
typedef union spi_cs_ctl_gfx2 regspi_cs_ctl_gfx2;
typedef union spi_cs_ctl0 regspi_cs_ctl0;
typedef union spi_cs_ctl1 regspi_cs_ctl1;
typedef union spi_cs_ctl2 regspi_cs_ctl2;
typedef union spi_gfx_tmp_ring_mgr regspi_gfx_tmp_ring_mgr;
typedef union spi_cs_wave_gfx_ctl regspi_cs_wave_gfx_ctl;
typedef union spi_cs_wave_ctl regspi_cs_wave_ctl;
typedef union spi_ps_ctl0_0 regspi_ps_ctl0_0;
typedef union spi_ps_ctl0_1 regspi_ps_ctl0_1;
typedef union spi_ps_ctl0_2 regspi_ps_ctl0_2;
typedef union spi_ps_ctl0_3 regspi_ps_ctl0_3;
typedef union spi_ps_ctl0_4 regspi_ps_ctl0_4;
typedef union spi_ps_ctl1_0 regspi_ps_ctl1_0;
typedef union spi_ps_ctl1_1 regspi_ps_ctl1_1;
typedef union spi_ps_ctl1_2 regspi_ps_ctl1_2;
typedef union spi_ps_ctl1_3 regspi_ps_ctl1_3;
typedef union spi_ps_ctl1_4 regspi_ps_ctl1_4;
typedef union spi_pc_dealloc_ctl0 regspi_pc_dealloc_ctl0;
typedef union spi_pc_dealloc_ctl1 regspi_pc_dealloc_ctl1;
typedef union spi_pc_dealloc_ctl2 regspi_pc_dealloc_ctl2;
typedef union spi_pc_dealloc_ctl3 regspi_pc_dealloc_ctl3;
typedef union spi_pc_dealloc_ctl4 regspi_pc_dealloc_ctl4;
typedef union spi_pc_dealloc_ctl5 regspi_pc_dealloc_ctl5;
typedef union spi_offchip_lds_mgr0 regspi_offchip_lds_mgr0;
typedef union spi_offchip_lds_mgr1 regspi_offchip_lds_mgr1;
typedef union spi_lds_wr_ctl0 regspi_lds_wr_ctl0;
typedef union spi_lds_wr_ctl1 regspi_lds_wr_ctl1;
typedef union spi_resource_alloc0 regspi_resource_alloc0;
typedef union spi_resource_alloc1 regspi_resource_alloc1;
typedef union spi_resource_alloc2 regspi_resource_alloc2;
typedef union spi_resource_alloc3 regspi_resource_alloc3;
typedef union spi_resource_alloc4 regspi_resource_alloc4;
typedef union spi_resource_alloc5 regspi_resource_alloc5;
typedef union spi_resource_alloc6 regspi_resource_alloc6;
typedef union spi_resource_alloc7 regspi_resource_alloc7;
typedef union spi_resource_alloc8 regspi_resource_alloc8;
typedef union spi_resource_alloc9 regspi_resource_alloc9;
typedef union spi_resource_alloc10 regspi_resource_alloc10;
typedef union spi_clk_gate0 regspi_clk_gate0;
typedef union spi_clk_gate1 regspi_clk_gate1;
typedef union spi_clk_gate2 regspi_clk_gate2;
typedef union spi_clk_gate3 regspi_clk_gate3;
typedef union CPC_debug_bus0_p0 regCPC_debug_bus0_p0;
typedef union CPC_debug_bus1_p0 regCPC_debug_bus1_p0;
typedef union CPC_debug_bus2_p0 regCPC_debug_bus2_p0;
typedef union CPC_debug_bus3_p0 regCPC_debug_bus3_p0;
typedef union CPC_debug_bus4_p0 regCPC_debug_bus4_p0;
typedef union CPC_debug_bus0_p1 regCPC_debug_bus0_p1;
typedef union CPC_debug_bus1_p1 regCPC_debug_bus1_p1;
typedef union CPC_debug_bus2_p1 regCPC_debug_bus2_p1;
typedef union CPC_debug_bus3_p1 regCPC_debug_bus3_p1;
typedef union CPC_debug_bus4_p1 regCPC_debug_bus4_p1;
typedef union CPC_debug_bus0_p2 regCPC_debug_bus0_p2;
typedef union CPC_debug_bus1_p2 regCPC_debug_bus1_p2;
typedef union CPC_debug_bus2_p2 regCPC_debug_bus2_p2;
typedef union CPC_debug_bus3_p2 regCPC_debug_bus3_p2;
typedef union CPC_debug_bus4_p2 regCPC_debug_bus4_p2;
typedef union CPC_debug_bus0_p3 regCPC_debug_bus0_p3;
typedef union CPC_debug_bus1_p3 regCPC_debug_bus1_p3;
typedef union CPC_debug_bus2_p3 regCPC_debug_bus2_p3;
typedef union CPC_debug_bus3_p3 regCPC_debug_bus3_p3;
typedef union CPC_debug_bus4_p3 regCPC_debug_bus4_p3;
typedef union CPC_debug_bus0_p4 regCPC_debug_bus0_p4;
typedef union CPC_debug_bus1_p4 regCPC_debug_bus1_p4;
typedef union CPC_debug_bus2_p4 regCPC_debug_bus2_p4;
typedef union CPC_debug_bus3_p4 regCPC_debug_bus3_p4;
typedef union CPC_debug_bus4_p4 regCPC_debug_bus4_p4;
typedef union CPC_debug_bus0_p5 regCPC_debug_bus0_p5;
typedef union CPC_debug_bus1_p5 regCPC_debug_bus1_p5;
typedef union CPC_debug_bus2_p5 regCPC_debug_bus2_p5;
typedef union CPC_debug_bus3_p5 regCPC_debug_bus3_p5;
typedef union CPC_debug_bus4_p5 regCPC_debug_bus4_p5;
typedef union CPC_debug_bus0_p6 regCPC_debug_bus0_p6;
typedef union CPC_debug_bus1_p6 regCPC_debug_bus1_p6;
typedef union CPC_debug_bus2_p6 regCPC_debug_bus2_p6;
typedef union CPC_debug_bus3_p6 regCPC_debug_bus3_p6;
typedef union CPC_debug_bus4_p6 regCPC_debug_bus4_p6;
typedef union CPC_debug_bus0_p7 regCPC_debug_bus0_p7;
typedef union CPC_debug_bus1_p7 regCPC_debug_bus1_p7;
typedef union CPC_debug_bus2_p7 regCPC_debug_bus2_p7;
typedef union CPC_debug_bus3_p7 regCPC_debug_bus3_p7;
typedef union CPC_debug_bus4_p7 regCPC_debug_bus4_p7;
typedef union CPC_SRDebugBus_23_0 regCPC_SRDebugBus_23_0;
typedef union CPC_SRDebugBus_47_24 regCPC_SRDebugBus_47_24;
typedef union CPC_SRDebugBus_71_48 regCPC_SRDebugBus_71_48;
typedef union CPC_SRDebugBus_95_72 regCPC_SRDebugBus_95_72;
typedef union CPC_SRDebugBus_119_96 regCPC_SRDebugBus_119_96;
typedef union CPC_QueryUnitDebugBus_23_0 regCPC_QueryUnitDebugBus_23_0;
typedef union CPC_QueryUnitDebugBus_47_24 regCPC_QueryUnitDebugBus_47_24;
typedef union CPC_QueryUnitDebugBus_71_48 regCPC_QueryUnitDebugBus_71_48;
typedef union CPC_QueryUnitDebugBus_95_72 regCPC_QueryUnitDebugBus_95_72;
typedef union CPC_QueryUnitDebugBus_119_96 regCPC_QueryUnitDebugBus_119_96;
typedef union CPC_QueryUnitDebugBus_127_120 regCPC_QueryUnitDebugBus_127_120;
typedef union CPC_MecScratchDebugBus_7_0 regCPC_MecScratchDebugBus_7_0;
typedef union CPC_RbiuDebugBus_11_0 regCPC_RbiuDebugBus_11_0;
typedef union CPC_RciuDebugBus_23_0 regCPC_RciuDebugBus_23_0;
typedef union CPC_RciuDebugBus_47_24 regCPC_RciuDebugBus_47_24;
typedef union CPC_RciuDebugBus_69_48 regCPC_RciuDebugBus_69_48;
typedef union CPC_CpcRoqDebugBus_23_0 regCPC_CpcRoqDebugBus_23_0;
typedef union CPC_CpcRoqDebugBus_47_24 regCPC_CpcRoqDebugBus_47_24;
typedef union CPC_CpcRoqDebugBus_71_48 regCPC_CpcRoqDebugBus_71_48;
typedef union CPC_CpcRoqDebugBus_95_72 regCPC_CpcRoqDebugBus_95_72;
typedef union CPC_TciuDebugBus_12_0 regCPC_TciuDebugBus_12_0;
typedef union CPC_Dynamic_and_Register_Clk_Valid regCPC_Dynamic_and_Register_Clk_Valid;
typedef union CPC_MecParserDebugBus_23_0 regCPC_MecParserDebugBus_23_0;
typedef union CPC_MecParserDebugBus_47_24 regCPC_MecParserDebugBus_47_24;
typedef union CPC_MecParserDebugBus_71_48 regCPC_MecParserDebugBus_71_48;
typedef union CPC_MecParserDebugBus_95_72 regCPC_MecParserDebugBus_95_72;
typedef union CPC_MecParserDebugBus_119_96 regCPC_MecParserDebugBus_119_96;
typedef union CPC_F32MecDebugBus_23_0 regCPC_F32MecDebugBus_23_0;
typedef union CPC_F32MecDebugBus_47_24 regCPC_F32MecDebugBus_47_24;
typedef union CPC_F32MecDebugBus_71_48 regCPC_F32MecDebugBus_71_48;
typedef union CPC_F32MecDebugBus_95_72 regCPC_F32MecDebugBus_95_72;
typedef union CPC_F32MecDebugBus_119_96 regCPC_F32MecDebugBus_119_96;
typedef union CPC_F32MecDebugBus_143_120 regCPC_F32MecDebugBus_143_120;
typedef union CPC_F32MecDebugBus_167_144 regCPC_F32MecDebugBus_167_144;
typedef union CPC_F32MecDebugBus_191_168 regCPC_F32MecDebugBus_191_168;
typedef union CPC_F32MecDebugBus_215_192 regCPC_F32MecDebugBus_215_192;
typedef union CPC_F32MecDebugBus_239_216 regCPC_F32MecDebugBus_239_216;
typedef union CPC_F32MecDebugBus_263_240 regCPC_F32MecDebugBus_263_240;
typedef union CPC_F32MecDebugBus_287_264 regCPC_F32MecDebugBus_287_264;
typedef union CPC_F32MecDebugBus_311_288 regCPC_F32MecDebugBus_311_288;
typedef union CPC_F32MecDebugBus_335_312 regCPC_F32MecDebugBus_335_312;
typedef union CPC_F32MecDebugBus_359_336 regCPC_F32MecDebugBus_359_336;
typedef union CPC_F32MecDebugBus_383_360 regCPC_F32MecDebugBus_383_360;
typedef union CPC_F32MecDebugBus_407_384 regCPC_F32MecDebugBus_407_384;
typedef union CPC_F32MecDebugBus_431_408 regCPC_F32MecDebugBus_431_408;
typedef union CPC_F32MecDebugBus_447_432 regCPC_F32MecDebugBus_447_432;
typedef union CPC_UtcL2iuDebugIntf_23_0 regCPC_UtcL2iuDebugIntf_23_0;
typedef union CPC_UtcL2iuDebugIntf_47_24 regCPC_UtcL2iuDebugIntf_47_24;
typedef union CPC_UtcL2iuDebugIntf_71_48 regCPC_UtcL2iuDebugIntf_71_48;
typedef union CPC_UtcL2iuDebugIntf_95_72 regCPC_UtcL2iuDebugIntf_95_72;
typedef union CPG_RbiuDebugIntf_23_0 regCPG_RbiuDebugIntf_23_0;
typedef union CPG_RbiuDebugIntf_47_24 regCPG_RbiuDebugIntf_47_24;
typedef union CPG_RciuDebugIntf_23_0 regCPG_RciuDebugIntf_23_0;
typedef union CPG_RciuDebugIntf_47_24 regCPG_RciuDebugIntf_47_24;
typedef union CPG_SurfSyncDebugIntf regCPG_SurfSyncDebugIntf;
typedef union CPG_PfpParserDebugIntf_23_0 regCPG_PfpParserDebugIntf_23_0;
typedef union CPG_PfpParserDebugIntf_47_24 regCPG_PfpParserDebugIntf_47_24;
typedef union CPG_PfpParserDebugIntf_71_48 regCPG_PfpParserDebugIntf_71_48;
typedef union CPG_PfpParserDebugIntf_95_72 regCPG_PfpParserDebugIntf_95_72;
typedef union CPG_PfpParserDebugIntf_119_96 regCPG_PfpParserDebugIntf_119_96;
typedef union CPG_PfpParserDebugIntf_143_120 regCPG_PfpParserDebugIntf_143_120;
typedef union CPG_MeParserDebugIntf_23_0 regCPG_MeParserDebugIntf_23_0;
typedef union CPG_MeParserDebugIntf_47_24 regCPG_MeParserDebugIntf_47_24;
typedef union CPG_MeParserDebugIntf_71_48 regCPG_MeParserDebugIntf_71_48;
typedef union CPG_MeParserDebugIntf_95_72 regCPG_MeParserDebugIntf_95_72;
typedef union CPG_MeParserDebugIntf_119_96 regCPG_MeParserDebugIntf_119_96;
typedef union CPG_QueryUnitDebugIntf_23_0 regCPG_QueryUnitDebugIntf_23_0;
typedef union CPG_QueryUnitDebugIntf_47_24 regCPG_QueryUnitDebugIntf_47_24;
typedef union CPG_QueryUnitDebugIntf_71_48 regCPG_QueryUnitDebugIntf_71_48;
typedef union CPG_Clk_Valid regCPG_Clk_Valid;
typedef union CPG_DcDebugIntf0 regCPG_DcDebugIntf0;
typedef union CPG_DcDebugIntf1 regCPG_DcDebugIntf1;
typedef union CPG_DcDebugIntf2 regCPG_DcDebugIntf2;
typedef union CPG_DcDebugIntf3 regCPG_DcDebugIntf3;
typedef union CPG_DcDebugIntf4 regCPG_DcDebugIntf4;
typedef union CPG_F32CeDebugBus_23_0 regCPG_F32CeDebugBus_23_0;
typedef union CPG_F32CeDebugBus_47_24 regCPG_F32CeDebugBus_47_24;
typedef union CPG_F32CeDebugBus_71_48 regCPG_F32CeDebugBus_71_48;
typedef union CPG_F32CeDebugBus_95_72 regCPG_F32CeDebugBus_95_72;
typedef union CPG_F32CeDebugBus_119_96 regCPG_F32CeDebugBus_119_96;
typedef union CPG_F32CeDebugBus_143_120 regCPG_F32CeDebugBus_143_120;
typedef union CPG_F32CeDebugBus_167_144 regCPG_F32CeDebugBus_167_144;
typedef union CPG_F32CeDebugBus_191_168 regCPG_F32CeDebugBus_191_168;
typedef union CPG_F32CeDebugBus_215_192 regCPG_F32CeDebugBus_215_192;
typedef union CPG_F32CeDebugBus_239_216 regCPG_F32CeDebugBus_239_216;
typedef union CPG_F32CeDebugBus_263_240 regCPG_F32CeDebugBus_263_240;
typedef union CPG_F32CeDebugBus_287_264 regCPG_F32CeDebugBus_287_264;
typedef union CPG_F32CeDebugBus_311_288 regCPG_F32CeDebugBus_311_288;
typedef union CPG_F32CeDebugBus_335_312 regCPG_F32CeDebugBus_335_312;
typedef union CPG_F32CeDebugBus_359_336 regCPG_F32CeDebugBus_359_336;
typedef union CPG_F32CeDebugBus_383_360 regCPG_F32CeDebugBus_383_360;
typedef union CPG_F32CeDebugBus_407_384 regCPG_F32CeDebugBus_407_384;
typedef union CPG_F32CeDebugBus_431_408 regCPG_F32CeDebugBus_431_408;
typedef union CPG_F32CeDebugBus_447_432 regCPG_F32CeDebugBus_447_432;
typedef union CPG_AtcL2iuDebugIntf_23_0 regCPG_AtcL2iuDebugIntf_23_0;
typedef union CPG_AtcL2iuDebugIntf_47_24 regCPG_AtcL2iuDebugIntf_47_24;
typedef union CPG_AtcL2iuDebugIntf_71_48 regCPG_AtcL2iuDebugIntf_71_48;
typedef union CPG_CeParserDebugIntf_23_0 regCPG_CeParserDebugIntf_23_0;
typedef union CPG_CeParserDebugIntf_47_24 regCPG_CeParserDebugIntf_47_24;
typedef union CPG_CeParserDebugIntf_71_48 regCPG_CeParserDebugIntf_71_48;
typedef union CPG_CeParserDebugIntf_95_72 regCPG_CeParserDebugIntf_95_72;
typedef union CPG_CeParserDebugIntf_119_96 regCPG_CeParserDebugIntf_119_96;
typedef union CPG_TciuDebugIntf_23_0 regCPG_TciuDebugIntf_23_0;
typedef union CPG_TciuDebugIntf_47_24 regCPG_TciuDebugIntf_47_24;
typedef union CPG_TciuDebugIntf_71_48 regCPG_TciuDebugIntf_71_48;
typedef union CPG_TciuDebugIntf_95_72 regCPG_TciuDebugIntf_95_72;
typedef union CPG_TciuDebugIntf_119_96 regCPG_TciuDebugIntf_119_96;
typedef union CPG_TciuDebugIntf_143_120 regCPG_TciuDebugIntf_143_120;
typedef union CPG_TciuDebugIntf_167_144 regCPG_TciuDebugIntf_167_144;
typedef union CPG_SemaphoreDebugIntf regCPG_SemaphoreDebugIntf;
typedef union CPG_F32PfpDebugBus_23_0 regCPG_F32PfpDebugBus_23_0;
typedef union CPG_F32PfpDebugBus_47_24 regCPG_F32PfpDebugBus_47_24;
typedef union CPG_F32PfpDebugBus_71_48 regCPG_F32PfpDebugBus_71_48;
typedef union CPG_F32PfpDebugBus_95_72 regCPG_F32PfpDebugBus_95_72;
typedef union CPG_F32PfpDebugBus_119_96 regCPG_F32PfpDebugBus_119_96;
typedef union CPG_F32PfpDebugBus_143_120 regCPG_F32PfpDebugBus_143_120;
typedef union CPG_F32PfpDebugBus_167_144 regCPG_F32PfpDebugBus_167_144;
typedef union CPG_F32PfpDebugBus_191_168 regCPG_F32PfpDebugBus_191_168;
typedef union CPG_F32PfpDebugBus_215_192 regCPG_F32PfpDebugBus_215_192;
typedef union CPG_F32PfpDebugBus_239_216 regCPG_F32PfpDebugBus_239_216;
typedef union CPG_F32PfpDebugBus_263_240 regCPG_F32PfpDebugBus_263_240;
typedef union CPG_F32PfpDebugBus_287_264 regCPG_F32PfpDebugBus_287_264;
typedef union CPG_F32PfpDebugBus_311_288 regCPG_F32PfpDebugBus_311_288;
typedef union CPG_F32PfpDebugBus_335_312 regCPG_F32PfpDebugBus_335_312;
typedef union CPG_F32PfpDebugBus_359_336 regCPG_F32PfpDebugBus_359_336;
typedef union CPG_F32PfpDebugBus_383_360 regCPG_F32PfpDebugBus_383_360;
typedef union CPG_F32PfpDebugBus_407_384 regCPG_F32PfpDebugBus_407_384;
typedef union CPG_F32PfpDebugBus_431_408 regCPG_F32PfpDebugBus_431_408;
typedef union CPG_F32PfpDebugBus_447_432 regCPG_F32PfpDebugBus_447_432;
typedef union CPG_F32MeDebugBus_23_0 regCPG_F32MeDebugBus_23_0;
typedef union CPG_F32MeDebugBus_47_24 regCPG_F32MeDebugBus_47_24;
typedef union CPG_F32MeDebugBus_71_48 regCPG_F32MeDebugBus_71_48;
typedef union CPG_F32MeDebugBus_95_72 regCPG_F32MeDebugBus_95_72;
typedef union CPG_F32MeDebugBus_119_96 regCPG_F32MeDebugBus_119_96;
typedef union CPG_F32MeDebugBus_143_120 regCPG_F32MeDebugBus_143_120;
typedef union CPG_F32MeDebugBus_167_144 regCPG_F32MeDebugBus_167_144;
typedef union CPG_F32MeDebugBus_191_168 regCPG_F32MeDebugBus_191_168;
typedef union CPG_F32MeDebugBus_215_192 regCPG_F32MeDebugBus_215_192;
typedef union CPG_F32MeDebugBus_239_216 regCPG_F32MeDebugBus_239_216;
typedef union CPG_F32MeDebugBus_263_240 regCPG_F32MeDebugBus_263_240;
typedef union CPG_F32MeDebugBus_287_264 regCPG_F32MeDebugBus_287_264;
typedef union CPG_F32MeDebugBus_311_288 regCPG_F32MeDebugBus_311_288;
typedef union CPG_F32MeDebugBus_335_312 regCPG_F32MeDebugBus_335_312;
typedef union CPG_F32MeDebugBus_359_336 regCPG_F32MeDebugBus_359_336;
typedef union CPG_F32MeDebugBus_383_360 regCPG_F32MeDebugBus_383_360;
typedef union CPG_F32MeDebugBus_407_384 regCPG_F32MeDebugBus_407_384;
typedef union CPG_F32MeDebugBus_431_408 regCPG_F32MeDebugBus_431_408;
typedef union CPG_F32MeDebugBus_447_432 regCPG_F32MeDebugBus_447_432;
typedef union CPF_RbiuDebugIntf_23_0 regCPF_RbiuDebugIntf_23_0;
typedef union CPF_RbiuDebugIntf_47_24 regCPF_RbiuDebugIntf_47_24;
typedef union CPF_SemaphoreDebugIntf regCPF_SemaphoreDebugIntf;
typedef union CPF_Rbiu_Semaphore_DebugBus regCPF_Rbiu_Semaphore_DebugBus;
typedef union CPF_TciuDebugBus_47_24 regCPF_TciuDebugBus_47_24;
typedef union CPF_TciuDebugBus_23_0 regCPF_TciuDebugBus_23_0;
typedef union CPF_TciuDebugIntf_23_0 regCPF_TciuDebugIntf_23_0;
typedef union CPF_TciuDebugIntf_47_24 regCPF_TciuDebugIntf_47_24;
typedef union CPF_TciuDebugIntf_71_48 regCPF_TciuDebugIntf_71_48;
typedef union CPF_TciuDebugIntf_95_72 regCPF_TciuDebugIntf_95_72;
typedef union CPF_TciuDebugIntf_119_96 regCPF_TciuDebugIntf_119_96;
typedef union CPF_UtcL2iuDebugIntf_23_0 regCPF_UtcL2iuDebugIntf_23_0;
typedef union CPF_UtcL2iuDebugIntf_47_24 regCPF_UtcL2iuDebugIntf_47_24;
typedef union CPF_UtcL2iuDebugIntf_71_48 regCPF_UtcL2iuDebugIntf_71_48;
typedef union CPF_UtcL2iuDebugIntf_95_72 regCPF_UtcL2iuDebugIntf_95_72;
typedef union CPF_HqdQueueDebugBus_23_0 regCPF_HqdQueueDebugBus_23_0;
typedef union CPF_HqdQueueDebugBus_47_24 regCPF_HqdQueueDebugBus_47_24;
typedef union CPF_HqdQueueDebugBus_71_48 regCPF_HqdQueueDebugBus_71_48;
typedef union CPF_HqdQueueDebugBus_95_72 regCPF_HqdQueueDebugBus_95_72;
typedef union CPF_HqdQueueDebugBus_119_96 regCPF_HqdQueueDebugBus_119_96;
typedef union CPF_HqdQueueDebugBus_143_120 regCPF_HqdQueueDebugBus_143_120;
typedef union CPF_HqdQueueDebugBus_167_144 regCPF_HqdQueueDebugBus_167_144;
typedef union CPF_HqdQueueDebugBus_191_168 regCPF_HqdQueueDebugBus_191_168;
typedef union CPF_QueueFetcherDebugBus_23_0 regCPF_QueueFetcherDebugBus_23_0;
typedef union CPF_QueueFetcherDebugBus_47_24 regCPF_QueueFetcherDebugBus_47_24;
typedef union CPF_QueueFetcherDebugBus_71_48 regCPF_QueueFetcherDebugBus_71_48;
typedef union CPF_QueueFetcherDebugBus_95_72 regCPF_QueueFetcherDebugBus_95_72;
typedef union CPF_QueueFetcherDebugBus_119_96 regCPF_QueueFetcherDebugBus_119_96;
typedef union CPF_QueueFetcherDebugBus_143_120 regCPF_QueueFetcherDebugBus_143_120;
typedef union CPF_QueueFetcherDebugBus_167_144 regCPF_QueueFetcherDebugBus_167_144;
typedef union CPF_QueueFetcherDebugBus_191_168 regCPF_QueueFetcherDebugBus_191_168;
typedef union CPF_HqdQueMngrDebugBus_23_0 regCPF_HqdQueMngrDebugBus_23_0;
typedef union CPF_HqdQueMngrDebugBus_47_24 regCPF_HqdQueMngrDebugBus_47_24;
typedef union CPF_HqdQueMngrDebugBus_71_48 regCPF_HqdQueMngrDebugBus_71_48;
typedef union CPF_HqdQueMngrDebugBus_95_72 regCPF_HqdQueMngrDebugBus_95_72;
typedef union CPF_HqdQueMngrDebugBus_119_96 regCPF_HqdQueMngrDebugBus_119_96;
typedef union CPF_HqdQueMngrDebugBus_127_120 regCPF_HqdQueMngrDebugBus_127_120;
typedef union CPF_HqdRoqCmdQueDebugBus_23_0 regCPF_HqdRoqCmdQueDebugBus_23_0;
typedef union CPF_HqdRoqCmdQueDebugBus_47_24 regCPF_HqdRoqCmdQueDebugBus_47_24;
typedef union CPF_HqdRoqCmdQueDebugBus_71_48 regCPF_HqdRoqCmdQueDebugBus_71_48;
typedef union CPF_HqdRoqCmdQueDebugBus_95_72 regCPF_HqdRoqCmdQueDebugBus_95_72;
typedef union CPF_HqdRoqCmdQueDebugBus_119_96 regCPF_HqdRoqCmdQueDebugBus_119_96;
typedef union CPF_HqdRoqCmdQueDebugBus_143_120 regCPF_HqdRoqCmdQueDebugBus_143_120;
typedef union CPF_HqdRoqCmdQueDebugBus_163_144 regCPF_HqdRoqCmdQueDebugBus_163_144;
typedef union CPF_HqdRoqAlignDebugBus regCPF_HqdRoqAlignDebugBus;
typedef union CPF_Roq_StQueue_Align_DebugBus regCPF_Roq_StQueue_Align_DebugBus;
typedef union CPF_RoqCmdQueueDebugBus_23_0 regCPF_RoqCmdQueueDebugBus_23_0;
typedef union CPF_RoqCmdQueueDebugBus_47_24 regCPF_RoqCmdQueueDebugBus_47_24;
typedef union CPF_RoqCnstQueueDebugBus_23_0 regCPF_RoqCnstQueueDebugBus_23_0;
typedef union CPF_RoqCnstQueueDebugBus_47_24 regCPF_RoqCnstQueueDebugBus_47_24;
typedef union CPF_WrPntrPollDebugBus_31_8 regCPF_WrPntrPollDebugBus_31_8;
typedef union CPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24
    regCPF_WrPntrPollDebugBus_7_0_InterruptDebugBus_31_24;
typedef union CPF_InterruptDebugBus_23_0 regCPF_InterruptDebugBus_23_0;
typedef union CPF_InterruptDebugIntf_23_0 regCPF_InterruptDebugIntf_23_0;
typedef union CPF_InterruptDebugIntf_47_24 regCPF_InterruptDebugIntf_47_24;
typedef union CPF_InterruptDebugIntf_58_48 regCPF_InterruptDebugIntf_58_48;
typedef union CPF_RciuDebugBus regCPF_RciuDebugBus;
typedef union bci_control0_dbg_bus regbci_control0_dbg_bus;
typedef union bci_control1_dbg_bus regbci_control1_dbg_bus;
typedef union bci_pipe0_dbg_bus regbci_pipe0_dbg_bus;
typedef union bci_pipe1_dbg_bus regbci_pipe1_dbg_bus;
typedef union RMI_DEBUGBUS_0 regRMI_DEBUGBUS_0;
typedef union RMI_DEBUGBUS_1 regRMI_DEBUGBUS_1;
typedef union RMI_DEBUGBUS_2 regRMI_DEBUGBUS_2;
typedef union RMI_DEBUGBUS_3 regRMI_DEBUGBUS_3;
typedef union RMI_DEBUGBUS_4 regRMI_DEBUGBUS_4;
typedef union RMI_DEBUGBUS_5 regRMI_DEBUGBUS_5;
typedef union RMI_DEBUGBUS_6 regRMI_DEBUGBUS_6;
typedef union RMI_DEBUGBUS_7 regRMI_DEBUGBUS_7;
typedef union RMI_DEBUGBUS_8 regRMI_DEBUGBUS_8;
typedef union RMI_DEBUGBUS_9 regRMI_DEBUGBUS_9;
typedef union RMI_DEBUGBUS_10 regRMI_DEBUGBUS_10;
typedef union RMI_DEBUGBUS_11 regRMI_DEBUGBUS_11;
typedef union RMI_DEBUGBUS_12 regRMI_DEBUGBUS_12;
typedef union RMI_DEBUGBUS_13 regRMI_DEBUGBUS_13;
typedef union RMI_DEBUGBUS_14 regRMI_DEBUGBUS_14;
typedef union RMI_DEBUGBUS_15 regRMI_DEBUGBUS_15;
typedef union RMI_DEBUGBUS_16 regRMI_DEBUGBUS_16;
typedef union RMI_DEBUGBUS_17 regRMI_DEBUGBUS_17;
typedef union RMI_DEBUGBUS_18 regRMI_DEBUGBUS_18;
typedef union RMI_DEBUGBUS_19 regRMI_DEBUGBUS_19;
typedef union RMI_DEBUGBUS_20 regRMI_DEBUGBUS_20;
typedef union RMI_DEBUGBUS_21 regRMI_DEBUGBUS_21;
typedef union RMI_DEBUGBUS_22 regRMI_DEBUGBUS_22;
typedef union RMI_DEBUGBUS_23 regRMI_DEBUGBUS_23;
typedef union RMI_DEBUGBUS_24 regRMI_DEBUGBUS_24;
typedef union RMI_DEBUGBUS_25 regRMI_DEBUGBUS_25;
typedef union RMI_DEBUGBUS_26 regRMI_DEBUGBUS_26;
typedef union RMI_DEBUGBUS_27 regRMI_DEBUGBUS_27;
typedef union RMI_DEBUGBUS_28 regRMI_DEBUGBUS_28;
typedef union RMI_DEBUGBUS_29 regRMI_DEBUGBUS_29;
typedef union RMI_DEBUGBUS_30 regRMI_DEBUGBUS_30;
typedef union RMI_DEBUGBUS_31 regRMI_DEBUGBUS_31;
typedef union RMI_DEBUGBUS_32 regRMI_DEBUGBUS_32;
typedef union DB_DEBUG_BUS_0 regDB_DEBUG_BUS_0;
typedef union DB_DEBUG_BUS_1 regDB_DEBUG_BUS_1;
typedef union DB_DEBUG_BUS_2 regDB_DEBUG_BUS_2;
typedef union DB_DEBUG_BUS_3 regDB_DEBUG_BUS_3;
typedef union DB_DEBUG_BUS_4 regDB_DEBUG_BUS_4;
typedef union DB_DEBUG_BUS_5 regDB_DEBUG_BUS_5;
typedef union DB_DEBUG_BUS_6 regDB_DEBUG_BUS_6;
typedef union DB_DEBUG_BUS_7 regDB_DEBUG_BUS_7;
typedef union DB_DEBUG_BUS_8 regDB_DEBUG_BUS_8;
typedef union DB_DEBUG_BUS_9 regDB_DEBUG_BUS_9;
typedef union DB_DEBUG_BUS_A regDB_DEBUG_BUS_A;
typedef union DB_DEBUG_BUS_B regDB_DEBUG_BUS_B;
typedef union DB_DEBUG_BUS_C regDB_DEBUG_BUS_C;
typedef union DB_DEBUG_BUS_D regDB_DEBUG_BUS_D;
typedef union DB_DEBUG_BUS_E regDB_DEBUG_BUS_E;
typedef union DB_DEBUG_BUS_F regDB_DEBUG_BUS_F;
typedef union ATC_L2_CNTL regATC_L2_CNTL;
typedef union ATC_L2_CNTL2 regATC_L2_CNTL2;
typedef union ATC_L2_DEBUG regATC_L2_DEBUG;
typedef union ATC_L2_DEBUG2 regATC_L2_DEBUG2;
typedef union ATC_L2_CACHE_DATA0 regATC_L2_CACHE_DATA0;
typedef union ATC_L2_CACHE_DATA1 regATC_L2_CACHE_DATA1;
typedef union ATC_L2_CACHE_DATA2 regATC_L2_CACHE_DATA2;
typedef union ATC_L2_CNTL3 regATC_L2_CNTL3;
typedef union ATC_L2_STATUS regATC_L2_STATUS;
typedef union ATC_L2_STATUS2 regATC_L2_STATUS2;
typedef union ATC_L2_MISC_CG regATC_L2_MISC_CG;
typedef union ATC_L2_MEM_POWER_LS regATC_L2_MEM_POWER_LS;
typedef union ATC_L2_CGTT_CLK_CTRL regATC_L2_CGTT_CLK_CTRL;
typedef union ATC_L2_PERFCOUNTER_LO regATC_L2_PERFCOUNTER_LO;
typedef union ATC_L2_PERFCOUNTER_HI regATC_L2_PERFCOUNTER_HI;
typedef union ATC_L2_PERFCOUNTER0_CFG regATC_L2_PERFCOUNTER0_CFG;
typedef union ATC_L2_PERFCOUNTER1_CFG regATC_L2_PERFCOUNTER1_CFG;
typedef union ATC_L2_PERFCOUNTER_RSLT_CNTL regATC_L2_PERFCOUNTER_RSLT_CNTL;
typedef union VM_L2_CNTL regVM_L2_CNTL;
typedef union VM_L2_CNTL2 regVM_L2_CNTL2;
typedef union VM_L2_CNTL3 regVM_L2_CNTL3;
typedef union VM_L2_STATUS regVM_L2_STATUS;
typedef union VM_DUMMY_PAGE_FAULT_CNTL regVM_DUMMY_PAGE_FAULT_CNTL;
typedef union VM_DUMMY_PAGE_FAULT_ADDR_LO32 regVM_DUMMY_PAGE_FAULT_ADDR_LO32;
typedef union VM_DUMMY_PAGE_FAULT_ADDR_HI32 regVM_DUMMY_PAGE_FAULT_ADDR_HI32;
typedef union VM_L2_PROTECTION_FAULT_CNTL regVM_L2_PROTECTION_FAULT_CNTL;
typedef union VM_L2_PROTECTION_FAULT_CNTL2 regVM_L2_PROTECTION_FAULT_CNTL2;
typedef union VM_L2_PROTECTION_FAULT_MM_CNTL3 regVM_L2_PROTECTION_FAULT_MM_CNTL3;
typedef union VM_L2_PROTECTION_FAULT_MM_CNTL4 regVM_L2_PROTECTION_FAULT_MM_CNTL4;
typedef union VM_L2_PROTECTION_FAULT_STATUS regVM_L2_PROTECTION_FAULT_STATUS;
typedef union VM_L2_PROTECTION_FAULT_ADDR_LO32 regVM_L2_PROTECTION_FAULT_ADDR_LO32;
typedef union VM_L2_PROTECTION_FAULT_ADDR_HI32 regVM_L2_PROTECTION_FAULT_ADDR_HI32;
typedef union VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32;
typedef union VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32;
typedef union VM_DEBUG regVM_DEBUG;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32;
typedef union VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32
    regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32;
typedef union VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32
    regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32;
typedef union VM_L2_CNTL4 regVM_L2_CNTL4;
typedef union VM_L2_MM_GROUP_RT_CLASSES regVM_L2_MM_GROUP_RT_CLASSES;
typedef union VM_L2_BANK_SELECT_RESERVED_CID regVM_L2_BANK_SELECT_RESERVED_CID;
typedef union VM_L2_BANK_SELECT_RESERVED_CID2 regVM_L2_BANK_SELECT_RESERVED_CID2;
typedef union VM_L2_CACHE_PARITY_CNTL regVM_L2_CACHE_PARITY_CNTL;
typedef union VM_L2_IH_LOG_CNTL regVM_L2_IH_LOG_CNTL;
typedef union VM_L2_IH_LOG_BUSY regVM_L2_IH_LOG_BUSY;
typedef union VM_L2_CGTT_CLK_CTRL regVM_L2_CGTT_CLK_CTRL;
typedef union VML2_SEC_MASTER regVML2_SEC_MASTER;
typedef union VM_CONTEXT0_CNTL regVM_CONTEXT0_CNTL;
typedef union VM_CONTEXT1_CNTL regVM_CONTEXT1_CNTL;
typedef union VM_CONTEXT2_CNTL regVM_CONTEXT2_CNTL;
typedef union VM_CONTEXT3_CNTL regVM_CONTEXT3_CNTL;
typedef union VM_CONTEXT4_CNTL regVM_CONTEXT4_CNTL;
typedef union VM_CONTEXT5_CNTL regVM_CONTEXT5_CNTL;
typedef union VM_CONTEXT6_CNTL regVM_CONTEXT6_CNTL;
typedef union VM_CONTEXT7_CNTL regVM_CONTEXT7_CNTL;
typedef union VM_CONTEXT8_CNTL regVM_CONTEXT8_CNTL;
typedef union VM_CONTEXT9_CNTL regVM_CONTEXT9_CNTL;
typedef union VM_CONTEXT10_CNTL regVM_CONTEXT10_CNTL;
typedef union VM_CONTEXT11_CNTL regVM_CONTEXT11_CNTL;
typedef union VM_CONTEXT12_CNTL regVM_CONTEXT12_CNTL;
typedef union VM_CONTEXT13_CNTL regVM_CONTEXT13_CNTL;
typedef union VM_CONTEXT14_CNTL regVM_CONTEXT14_CNTL;
typedef union VM_CONTEXT15_CNTL regVM_CONTEXT15_CNTL;
typedef union VM_CONTEXTS_DISABLE regVM_CONTEXTS_DISABLE;
typedef union VM_INVALIDATE_ENG0_SEM regVM_INVALIDATE_ENG0_SEM;
typedef union VM_INVALIDATE_ENG1_SEM regVM_INVALIDATE_ENG1_SEM;
typedef union VM_INVALIDATE_ENG2_SEM regVM_INVALIDATE_ENG2_SEM;
typedef union VM_INVALIDATE_ENG3_SEM regVM_INVALIDATE_ENG3_SEM;
typedef union VM_INVALIDATE_ENG4_SEM regVM_INVALIDATE_ENG4_SEM;
typedef union VM_INVALIDATE_ENG5_SEM regVM_INVALIDATE_ENG5_SEM;
typedef union VM_INVALIDATE_ENG6_SEM regVM_INVALIDATE_ENG6_SEM;
typedef union VM_INVALIDATE_ENG7_SEM regVM_INVALIDATE_ENG7_SEM;
typedef union VM_INVALIDATE_ENG8_SEM regVM_INVALIDATE_ENG8_SEM;
typedef union VM_INVALIDATE_ENG9_SEM regVM_INVALIDATE_ENG9_SEM;
typedef union VM_INVALIDATE_ENG10_SEM regVM_INVALIDATE_ENG10_SEM;
typedef union VM_INVALIDATE_ENG11_SEM regVM_INVALIDATE_ENG11_SEM;
typedef union VM_INVALIDATE_ENG12_SEM regVM_INVALIDATE_ENG12_SEM;
typedef union VM_INVALIDATE_ENG13_SEM regVM_INVALIDATE_ENG13_SEM;
typedef union VM_INVALIDATE_ENG14_SEM regVM_INVALIDATE_ENG14_SEM;
typedef union VM_INVALIDATE_ENG15_SEM regVM_INVALIDATE_ENG15_SEM;
typedef union VM_INVALIDATE_ENG16_SEM regVM_INVALIDATE_ENG16_SEM;
typedef union VM_INVALIDATE_ENG17_SEM regVM_INVALIDATE_ENG17_SEM;
typedef union VM_INVALIDATE_ENG0_REQ regVM_INVALIDATE_ENG0_REQ;
typedef union VM_INVALIDATE_ENG1_REQ regVM_INVALIDATE_ENG1_REQ;
typedef union VM_INVALIDATE_ENG2_REQ regVM_INVALIDATE_ENG2_REQ;
typedef union VM_INVALIDATE_ENG3_REQ regVM_INVALIDATE_ENG3_REQ;
typedef union VM_INVALIDATE_ENG4_REQ regVM_INVALIDATE_ENG4_REQ;
typedef union VM_INVALIDATE_ENG5_REQ regVM_INVALIDATE_ENG5_REQ;
typedef union VM_INVALIDATE_ENG6_REQ regVM_INVALIDATE_ENG6_REQ;
typedef union VM_INVALIDATE_ENG7_REQ regVM_INVALIDATE_ENG7_REQ;
typedef union VM_INVALIDATE_ENG8_REQ regVM_INVALIDATE_ENG8_REQ;
typedef union VM_INVALIDATE_ENG9_REQ regVM_INVALIDATE_ENG9_REQ;
typedef union VM_INVALIDATE_ENG10_REQ regVM_INVALIDATE_ENG10_REQ;
typedef union VM_INVALIDATE_ENG11_REQ regVM_INVALIDATE_ENG11_REQ;
typedef union VM_INVALIDATE_ENG12_REQ regVM_INVALIDATE_ENG12_REQ;
typedef union VM_INVALIDATE_ENG13_REQ regVM_INVALIDATE_ENG13_REQ;
typedef union VM_INVALIDATE_ENG14_REQ regVM_INVALIDATE_ENG14_REQ;
typedef union VM_INVALIDATE_ENG15_REQ regVM_INVALIDATE_ENG15_REQ;
typedef union VM_INVALIDATE_ENG16_REQ regVM_INVALIDATE_ENG16_REQ;
typedef union VM_INVALIDATE_ENG17_REQ regVM_INVALIDATE_ENG17_REQ;
typedef union VM_INVALIDATE_ENG0_ACK regVM_INVALIDATE_ENG0_ACK;
typedef union VM_INVALIDATE_ENG1_ACK regVM_INVALIDATE_ENG1_ACK;
typedef union VM_INVALIDATE_ENG2_ACK regVM_INVALIDATE_ENG2_ACK;
typedef union VM_INVALIDATE_ENG3_ACK regVM_INVALIDATE_ENG3_ACK;
typedef union VM_INVALIDATE_ENG4_ACK regVM_INVALIDATE_ENG4_ACK;
typedef union VM_INVALIDATE_ENG5_ACK regVM_INVALIDATE_ENG5_ACK;
typedef union VM_INVALIDATE_ENG6_ACK regVM_INVALIDATE_ENG6_ACK;
typedef union VM_INVALIDATE_ENG7_ACK regVM_INVALIDATE_ENG7_ACK;
typedef union VM_INVALIDATE_ENG8_ACK regVM_INVALIDATE_ENG8_ACK;
typedef union VM_INVALIDATE_ENG9_ACK regVM_INVALIDATE_ENG9_ACK;
typedef union VM_INVALIDATE_ENG10_ACK regVM_INVALIDATE_ENG10_ACK;
typedef union VM_INVALIDATE_ENG11_ACK regVM_INVALIDATE_ENG11_ACK;
typedef union VM_INVALIDATE_ENG12_ACK regVM_INVALIDATE_ENG12_ACK;
typedef union VM_INVALIDATE_ENG13_ACK regVM_INVALIDATE_ENG13_ACK;
typedef union VM_INVALIDATE_ENG14_ACK regVM_INVALIDATE_ENG14_ACK;
typedef union VM_INVALIDATE_ENG15_ACK regVM_INVALIDATE_ENG15_ACK;
typedef union VM_INVALIDATE_ENG16_ACK regVM_INVALIDATE_ENG16_ACK;
typedef union VM_INVALIDATE_ENG17_ACK regVM_INVALIDATE_ENG17_ACK;
typedef union VM_INVALIDATE_ENG0_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG0_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG1_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG1_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG2_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG2_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG3_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG3_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG4_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG4_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG5_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG5_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG6_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG6_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG7_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG7_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG8_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG8_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG9_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG9_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG10_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG10_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG11_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG11_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG12_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG12_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG13_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG13_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG14_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG14_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG15_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG15_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG16_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG16_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32;
typedef union VM_INVALIDATE_ENG17_ADDR_RANGE_LO32 regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32;
typedef union VM_INVALIDATE_ENG17_ADDR_RANGE_HI32 regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32;
typedef union VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32;
typedef union VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32;
typedef union VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32;
typedef union VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32;
typedef union VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32;
typedef union VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32;
typedef union VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32;
typedef union MC_VM_L2_PERFCOUNTER0_CFG regMC_VM_L2_PERFCOUNTER0_CFG;
typedef union MC_VM_L2_PERFCOUNTER1_CFG regMC_VM_L2_PERFCOUNTER1_CFG;
typedef union MC_VM_L2_PERFCOUNTER2_CFG regMC_VM_L2_PERFCOUNTER2_CFG;
typedef union MC_VM_L2_PERFCOUNTER3_CFG regMC_VM_L2_PERFCOUNTER3_CFG;
typedef union MC_VM_L2_PERFCOUNTER4_CFG regMC_VM_L2_PERFCOUNTER4_CFG;
typedef union MC_VM_L2_PERFCOUNTER5_CFG regMC_VM_L2_PERFCOUNTER5_CFG;
typedef union MC_VM_L2_PERFCOUNTER6_CFG regMC_VM_L2_PERFCOUNTER6_CFG;
typedef union MC_VM_L2_PERFCOUNTER7_CFG regMC_VM_L2_PERFCOUNTER7_CFG;
typedef union MC_VM_L2_PERFCOUNTER_RSLT_CNTL regMC_VM_L2_PERFCOUNTER_RSLT_CNTL;
typedef union MC_VM_L2_PERFCOUNTER_LO regMC_VM_L2_PERFCOUNTER_LO;
typedef union MC_VM_L2_PERFCOUNTER_HI regMC_VM_L2_PERFCOUNTER_HI;
typedef union MC_VM_FB_SIZE_OFFSET_VF0 regMC_VM_FB_SIZE_OFFSET_VF0;
typedef union MC_VM_FB_SIZE_OFFSET_VF1 regMC_VM_FB_SIZE_OFFSET_VF1;
typedef union MC_VM_FB_SIZE_OFFSET_VF2 regMC_VM_FB_SIZE_OFFSET_VF2;
typedef union MC_VM_FB_SIZE_OFFSET_VF3 regMC_VM_FB_SIZE_OFFSET_VF3;
typedef union MC_VM_FB_SIZE_OFFSET_VF4 regMC_VM_FB_SIZE_OFFSET_VF4;
typedef union MC_VM_FB_SIZE_OFFSET_VF5 regMC_VM_FB_SIZE_OFFSET_VF5;
typedef union MC_VM_FB_SIZE_OFFSET_VF6 regMC_VM_FB_SIZE_OFFSET_VF6;
typedef union MC_VM_FB_SIZE_OFFSET_VF7 regMC_VM_FB_SIZE_OFFSET_VF7;
typedef union MC_VM_FB_SIZE_OFFSET_VF8 regMC_VM_FB_SIZE_OFFSET_VF8;
typedef union MC_VM_FB_SIZE_OFFSET_VF9 regMC_VM_FB_SIZE_OFFSET_VF9;
typedef union MC_VM_FB_SIZE_OFFSET_VF10 regMC_VM_FB_SIZE_OFFSET_VF10;
typedef union MC_VM_FB_SIZE_OFFSET_VF11 regMC_VM_FB_SIZE_OFFSET_VF11;
typedef union MC_VM_FB_SIZE_OFFSET_VF12 regMC_VM_FB_SIZE_OFFSET_VF12;
typedef union MC_VM_FB_SIZE_OFFSET_VF13 regMC_VM_FB_SIZE_OFFSET_VF13;
typedef union MC_VM_FB_SIZE_OFFSET_VF14 regMC_VM_FB_SIZE_OFFSET_VF14;
typedef union MC_VM_FB_SIZE_OFFSET_VF15 regMC_VM_FB_SIZE_OFFSET_VF15;
typedef union VM_IOMMU_MMIO_CNTRL_1 regVM_IOMMU_MMIO_CNTRL_1;
typedef union MC_VM_MARC_BASE_LO_0 regMC_VM_MARC_BASE_LO_0;
typedef union MC_VM_MARC_BASE_LO_1 regMC_VM_MARC_BASE_LO_1;
typedef union MC_VM_MARC_BASE_LO_2 regMC_VM_MARC_BASE_LO_2;
typedef union MC_VM_MARC_BASE_LO_3 regMC_VM_MARC_BASE_LO_3;
typedef union MC_VM_MARC_BASE_HI_0 regMC_VM_MARC_BASE_HI_0;
typedef union MC_VM_MARC_BASE_HI_1 regMC_VM_MARC_BASE_HI_1;
typedef union MC_VM_MARC_BASE_HI_2 regMC_VM_MARC_BASE_HI_2;
typedef union MC_VM_MARC_BASE_HI_3 regMC_VM_MARC_BASE_HI_3;
typedef union MC_VM_MARC_RELOC_LO_0 regMC_VM_MARC_RELOC_LO_0;
typedef union MC_VM_MARC_RELOC_LO_1 regMC_VM_MARC_RELOC_LO_1;
typedef union MC_VM_MARC_RELOC_LO_2 regMC_VM_MARC_RELOC_LO_2;
typedef union MC_VM_MARC_RELOC_LO_3 regMC_VM_MARC_RELOC_LO_3;
typedef union MC_VM_MARC_RELOC_HI_0 regMC_VM_MARC_RELOC_HI_0;
typedef union MC_VM_MARC_RELOC_HI_1 regMC_VM_MARC_RELOC_HI_1;
typedef union MC_VM_MARC_RELOC_HI_2 regMC_VM_MARC_RELOC_HI_2;
typedef union MC_VM_MARC_RELOC_HI_3 regMC_VM_MARC_RELOC_HI_3;
typedef union MC_VM_MARC_LEN_LO_0 regMC_VM_MARC_LEN_LO_0;
typedef union MC_VM_MARC_LEN_LO_1 regMC_VM_MARC_LEN_LO_1;
typedef union MC_VM_MARC_LEN_LO_2 regMC_VM_MARC_LEN_LO_2;
typedef union MC_VM_MARC_LEN_LO_3 regMC_VM_MARC_LEN_LO_3;
typedef union MC_VM_MARC_LEN_HI_0 regMC_VM_MARC_LEN_HI_0;
typedef union MC_VM_MARC_LEN_HI_1 regMC_VM_MARC_LEN_HI_1;
typedef union MC_VM_MARC_LEN_HI_2 regMC_VM_MARC_LEN_HI_2;
typedef union MC_VM_MARC_LEN_HI_3 regMC_VM_MARC_LEN_HI_3;
typedef union VM_IOMMU_CONTROL_REGISTER regVM_IOMMU_CONTROL_REGISTER;
typedef union VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER
    regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER;
typedef union VM_PCIE_ATS_CNTL regVM_PCIE_ATS_CNTL;
typedef union VM_PCIE_ATS_CNTL_VF_0 regVM_PCIE_ATS_CNTL_VF_0;
typedef union VM_PCIE_ATS_CNTL_VF_1 regVM_PCIE_ATS_CNTL_VF_1;
typedef union VM_PCIE_ATS_CNTL_VF_2 regVM_PCIE_ATS_CNTL_VF_2;
typedef union VM_PCIE_ATS_CNTL_VF_3 regVM_PCIE_ATS_CNTL_VF_3;
typedef union VM_PCIE_ATS_CNTL_VF_4 regVM_PCIE_ATS_CNTL_VF_4;
typedef union VM_PCIE_ATS_CNTL_VF_5 regVM_PCIE_ATS_CNTL_VF_5;
typedef union VM_PCIE_ATS_CNTL_VF_6 regVM_PCIE_ATS_CNTL_VF_6;
typedef union VM_PCIE_ATS_CNTL_VF_7 regVM_PCIE_ATS_CNTL_VF_7;
typedef union VM_PCIE_ATS_CNTL_VF_8 regVM_PCIE_ATS_CNTL_VF_8;
typedef union VM_PCIE_ATS_CNTL_VF_9 regVM_PCIE_ATS_CNTL_VF_9;
typedef union VM_PCIE_ATS_CNTL_VF_10 regVM_PCIE_ATS_CNTL_VF_10;
typedef union VM_PCIE_ATS_CNTL_VF_11 regVM_PCIE_ATS_CNTL_VF_11;
typedef union VM_PCIE_ATS_CNTL_VF_12 regVM_PCIE_ATS_CNTL_VF_12;
typedef union VM_PCIE_ATS_CNTL_VF_13 regVM_PCIE_ATS_CNTL_VF_13;
typedef union VM_PCIE_ATS_CNTL_VF_14 regVM_PCIE_ATS_CNTL_VF_14;
typedef union VM_PCIE_ATS_CNTL_VF_15 regVM_PCIE_ATS_CNTL_VF_15;
typedef union UTCL2_CGTT_CLK_CTRL regUTCL2_CGTT_CLK_CTRL;
typedef union MC_VM_NB_MMIOBASE regMC_VM_NB_MMIOBASE;
typedef union MC_VM_NB_MMIOLIMIT regMC_VM_NB_MMIOLIMIT;
typedef union MC_VM_NB_PCI_CTRL regMC_VM_NB_PCI_CTRL;
typedef union MC_VM_NB_PCI_ARB regMC_VM_NB_PCI_ARB;
typedef union MC_VM_NB_TOP_OF_DRAM_SLOT1 regMC_VM_NB_TOP_OF_DRAM_SLOT1;
typedef union MC_VM_NB_LOWER_TOP_OF_DRAM2 regMC_VM_NB_LOWER_TOP_OF_DRAM2;
typedef union MC_VM_NB_UPPER_TOP_OF_DRAM2 regMC_VM_NB_UPPER_TOP_OF_DRAM2;
typedef union MC_VM_FB_OFFSET regMC_VM_FB_OFFSET;
typedef union MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;
typedef union MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB;
typedef union MC_VM_STEERING regMC_VM_STEERING;
typedef union MC_SHARED_VIRT_RESET_REQ regMC_SHARED_VIRT_RESET_REQ;
typedef union MC_MEM_POWER_LS regMC_MEM_POWER_LS;
typedef union MC_VM_CACHEABLE_DRAM_ADDRESS_START regMC_VM_CACHEABLE_DRAM_ADDRESS_START;
typedef union MC_VM_CACHEABLE_DRAM_ADDRESS_END regMC_VM_CACHEABLE_DRAM_ADDRESS_END;
typedef union MC_VM_APT_CNTL regMC_VM_APT_CNTL;
typedef union MC_VM_LOCAL_HBM_ADDRESS_START regMC_VM_LOCAL_HBM_ADDRESS_START;
typedef union MC_VM_LOCAL_HBM_ADDRESS_END regMC_VM_LOCAL_HBM_ADDRESS_END;
typedef union MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL;
typedef union MC_VM_FB_LOCATION_BASE regMC_VM_FB_LOCATION_BASE;
typedef union MC_VM_FB_LOCATION_TOP regMC_VM_FB_LOCATION_TOP;
typedef union MC_VM_AGP_TOP regMC_VM_AGP_TOP;
typedef union MC_VM_AGP_BOT regMC_VM_AGP_BOT;
typedef union MC_VM_AGP_BASE regMC_VM_AGP_BASE;
typedef union MC_VM_SYSTEM_APERTURE_LOW_ADDR regMC_VM_SYSTEM_APERTURE_LOW_ADDR;
typedef union MC_VM_SYSTEM_APERTURE_HIGH_ADDR regMC_VM_SYSTEM_APERTURE_HIGH_ADDR;
typedef union MC_VM_MX_L1_TLB_CNTL regMC_VM_MX_L1_TLB_CNTL;
typedef union GCEA_DRAM_RD_CLI2GRP_MAP0 regGCEA_DRAM_RD_CLI2GRP_MAP0;
typedef union GCEA_DRAM_RD_CLI2GRP_MAP1 regGCEA_DRAM_RD_CLI2GRP_MAP1;
typedef union GCEA_DRAM_WR_CLI2GRP_MAP0 regGCEA_DRAM_WR_CLI2GRP_MAP0;
typedef union GCEA_DRAM_WR_CLI2GRP_MAP1 regGCEA_DRAM_WR_CLI2GRP_MAP1;
typedef union GCEA_DRAM_RD_GRP2VC_MAP regGCEA_DRAM_RD_GRP2VC_MAP;
typedef union GCEA_DRAM_WR_GRP2VC_MAP regGCEA_DRAM_WR_GRP2VC_MAP;
typedef union GCEA_DRAM_RD_LAZY regGCEA_DRAM_RD_LAZY;
typedef union GCEA_DRAM_WR_LAZY regGCEA_DRAM_WR_LAZY;
typedef union GCEA_DRAM_RD_CAM_CNTL regGCEA_DRAM_RD_CAM_CNTL;
typedef union GCEA_DRAM_WR_CAM_CNTL regGCEA_DRAM_WR_CAM_CNTL;
typedef union GCEA_DRAM_PAGE_BURST regGCEA_DRAM_PAGE_BURST;
typedef union GCEA_DRAM_RD_PRI_AGE regGCEA_DRAM_RD_PRI_AGE;
typedef union GCEA_DRAM_WR_PRI_AGE regGCEA_DRAM_WR_PRI_AGE;
typedef union GCEA_DRAM_RD_PRI_QUEUING regGCEA_DRAM_RD_PRI_QUEUING;
typedef union GCEA_DRAM_WR_PRI_QUEUING regGCEA_DRAM_WR_PRI_QUEUING;
typedef union GCEA_DRAM_RD_PRI_FIXED regGCEA_DRAM_RD_PRI_FIXED;
typedef union GCEA_DRAM_WR_PRI_FIXED regGCEA_DRAM_WR_PRI_FIXED;
typedef union GCEA_DRAM_RD_PRI_URGENCY regGCEA_DRAM_RD_PRI_URGENCY;
typedef union GCEA_DRAM_WR_PRI_URGENCY regGCEA_DRAM_WR_PRI_URGENCY;
typedef union GCEA_DRAM_RD_PRI_QUANT_PRI1 regGCEA_DRAM_RD_PRI_QUANT_PRI1;
typedef union GCEA_DRAM_RD_PRI_QUANT_PRI2 regGCEA_DRAM_RD_PRI_QUANT_PRI2;
typedef union GCEA_DRAM_RD_PRI_QUANT_PRI3 regGCEA_DRAM_RD_PRI_QUANT_PRI3;
typedef union GCEA_DRAM_WR_PRI_QUANT_PRI1 regGCEA_DRAM_WR_PRI_QUANT_PRI1;
typedef union GCEA_DRAM_WR_PRI_QUANT_PRI2 regGCEA_DRAM_WR_PRI_QUANT_PRI2;
typedef union GCEA_DRAM_WR_PRI_QUANT_PRI3 regGCEA_DRAM_WR_PRI_QUANT_PRI3;
typedef union GCEA_ADDRNORM_BASE_ADDR0 regGCEA_ADDRNORM_BASE_ADDR0;
typedef union GCEA_ADDRNORM_LIMIT_ADDR0 regGCEA_ADDRNORM_LIMIT_ADDR0;
typedef union GCEA_ADDRNORM_BASE_ADDR1 regGCEA_ADDRNORM_BASE_ADDR1;
typedef union GCEA_ADDRNORM_LIMIT_ADDR1 regGCEA_ADDRNORM_LIMIT_ADDR1;
typedef union GCEA_ADDRNORM_OFFSET_ADDR1 regGCEA_ADDRNORM_OFFSET_ADDR1;
typedef union GCEA_ADDRNORM_HOLE_CNTL regGCEA_ADDRNORM_HOLE_CNTL;
typedef union GCEA_ADDRDEC_BANK_CFG regGCEA_ADDRDEC_BANK_CFG;
typedef union GCEA_ADDRDEC_MISC_CFG regGCEA_ADDRDEC_MISC_CFG;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_BANK0 regGCEA_ADDRDECDRAM_ADDR_HASH_BANK0;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_BANK1 regGCEA_ADDRDECDRAM_ADDR_HASH_BANK1;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_BANK2 regGCEA_ADDRDECDRAM_ADDR_HASH_BANK2;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_BANK3 regGCEA_ADDRDECDRAM_ADDR_HASH_BANK3;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_BANK4 regGCEA_ADDRDECDRAM_ADDR_HASH_BANK4;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_PC regGCEA_ADDRDECDRAM_ADDR_HASH_PC;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_PC2 regGCEA_ADDRDECDRAM_ADDR_HASH_PC2;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_CS0 regGCEA_ADDRDECDRAM_ADDR_HASH_CS0;
typedef union GCEA_ADDRDECDRAM_ADDR_HASH_CS1 regGCEA_ADDRDECDRAM_ADDR_HASH_CS1;
typedef union GCEA_ADDRDECDRAM_HARVEST_ENABLE regGCEA_ADDRDECDRAM_HARVEST_ENABLE;
typedef union GCEA_ADDRDEC0_BASE_ADDR_CS0 regGCEA_ADDRDEC0_BASE_ADDR_CS0;
typedef union GCEA_ADDRDEC0_BASE_ADDR_CS1 regGCEA_ADDRDEC0_BASE_ADDR_CS1;
typedef union GCEA_ADDRDEC0_BASE_ADDR_CS2 regGCEA_ADDRDEC0_BASE_ADDR_CS2;
typedef union GCEA_ADDRDEC0_BASE_ADDR_CS3 regGCEA_ADDRDEC0_BASE_ADDR_CS3;
typedef union GCEA_ADDRDEC0_BASE_ADDR_SECCS0 regGCEA_ADDRDEC0_BASE_ADDR_SECCS0;
typedef union GCEA_ADDRDEC0_BASE_ADDR_SECCS1 regGCEA_ADDRDEC0_BASE_ADDR_SECCS1;
typedef union GCEA_ADDRDEC0_BASE_ADDR_SECCS2 regGCEA_ADDRDEC0_BASE_ADDR_SECCS2;
typedef union GCEA_ADDRDEC0_BASE_ADDR_SECCS3 regGCEA_ADDRDEC0_BASE_ADDR_SECCS3;
typedef union GCEA_ADDRDEC0_ADDR_MASK_CS01 regGCEA_ADDRDEC0_ADDR_MASK_CS01;
typedef union GCEA_ADDRDEC0_ADDR_MASK_CS23 regGCEA_ADDRDEC0_ADDR_MASK_CS23;
typedef union GCEA_ADDRDEC0_ADDR_MASK_SECCS01 regGCEA_ADDRDEC0_ADDR_MASK_SECCS01;
typedef union GCEA_ADDRDEC0_ADDR_MASK_SECCS23 regGCEA_ADDRDEC0_ADDR_MASK_SECCS23;
typedef union GCEA_ADDRDEC0_ADDR_CFG_CS01 regGCEA_ADDRDEC0_ADDR_CFG_CS01;
typedef union GCEA_ADDRDEC0_ADDR_CFG_CS23 regGCEA_ADDRDEC0_ADDR_CFG_CS23;
typedef union GCEA_ADDRDEC0_ADDR_SEL_CS01 regGCEA_ADDRDEC0_ADDR_SEL_CS01;
typedef union GCEA_ADDRDEC0_ADDR_SEL_CS23 regGCEA_ADDRDEC0_ADDR_SEL_CS23;
typedef union GCEA_ADDRDEC0_COL_SEL_LO_CS01 regGCEA_ADDRDEC0_COL_SEL_LO_CS01;
typedef union GCEA_ADDRDEC0_COL_SEL_LO_CS23 regGCEA_ADDRDEC0_COL_SEL_LO_CS23;
typedef union GCEA_ADDRDEC0_COL_SEL_HI_CS01 regGCEA_ADDRDEC0_COL_SEL_HI_CS01;
typedef union GCEA_ADDRDEC0_COL_SEL_HI_CS23 regGCEA_ADDRDEC0_COL_SEL_HI_CS23;
typedef union GCEA_ADDRDEC0_RM_SEL_CS01 regGCEA_ADDRDEC0_RM_SEL_CS01;
typedef union GCEA_ADDRDEC0_RM_SEL_CS23 regGCEA_ADDRDEC0_RM_SEL_CS23;
typedef union GCEA_ADDRDEC0_RM_SEL_SECCS01 regGCEA_ADDRDEC0_RM_SEL_SECCS01;
typedef union GCEA_ADDRDEC0_RM_SEL_SECCS23 regGCEA_ADDRDEC0_RM_SEL_SECCS23;
typedef union GCEA_ADDRDEC1_BASE_ADDR_CS0 regGCEA_ADDRDEC1_BASE_ADDR_CS0;
typedef union GCEA_ADDRDEC1_BASE_ADDR_CS1 regGCEA_ADDRDEC1_BASE_ADDR_CS1;
typedef union GCEA_ADDRDEC1_BASE_ADDR_CS2 regGCEA_ADDRDEC1_BASE_ADDR_CS2;
typedef union GCEA_ADDRDEC1_BASE_ADDR_CS3 regGCEA_ADDRDEC1_BASE_ADDR_CS3;
typedef union GCEA_ADDRDEC1_BASE_ADDR_SECCS0 regGCEA_ADDRDEC1_BASE_ADDR_SECCS0;
typedef union GCEA_ADDRDEC1_BASE_ADDR_SECCS1 regGCEA_ADDRDEC1_BASE_ADDR_SECCS1;
typedef union GCEA_ADDRDEC1_BASE_ADDR_SECCS2 regGCEA_ADDRDEC1_BASE_ADDR_SECCS2;
typedef union GCEA_ADDRDEC1_BASE_ADDR_SECCS3 regGCEA_ADDRDEC1_BASE_ADDR_SECCS3;
typedef union GCEA_ADDRDEC1_ADDR_MASK_CS01 regGCEA_ADDRDEC1_ADDR_MASK_CS01;
typedef union GCEA_ADDRDEC1_ADDR_MASK_CS23 regGCEA_ADDRDEC1_ADDR_MASK_CS23;
typedef union GCEA_ADDRDEC1_ADDR_MASK_SECCS01 regGCEA_ADDRDEC1_ADDR_MASK_SECCS01;
typedef union GCEA_ADDRDEC1_ADDR_MASK_SECCS23 regGCEA_ADDRDEC1_ADDR_MASK_SECCS23;
typedef union GCEA_ADDRDEC1_ADDR_CFG_CS01 regGCEA_ADDRDEC1_ADDR_CFG_CS01;
typedef union GCEA_ADDRDEC1_ADDR_CFG_CS23 regGCEA_ADDRDEC1_ADDR_CFG_CS23;
typedef union GCEA_ADDRDEC1_ADDR_SEL_CS01 regGCEA_ADDRDEC1_ADDR_SEL_CS01;
typedef union GCEA_ADDRDEC1_ADDR_SEL_CS23 regGCEA_ADDRDEC1_ADDR_SEL_CS23;
typedef union GCEA_ADDRDEC1_COL_SEL_LO_CS01 regGCEA_ADDRDEC1_COL_SEL_LO_CS01;
typedef union GCEA_ADDRDEC1_COL_SEL_LO_CS23 regGCEA_ADDRDEC1_COL_SEL_LO_CS23;
typedef union GCEA_ADDRDEC1_COL_SEL_HI_CS01 regGCEA_ADDRDEC1_COL_SEL_HI_CS01;
typedef union GCEA_ADDRDEC1_COL_SEL_HI_CS23 regGCEA_ADDRDEC1_COL_SEL_HI_CS23;
typedef union GCEA_ADDRDEC1_RM_SEL_CS01 regGCEA_ADDRDEC1_RM_SEL_CS01;
typedef union GCEA_ADDRDEC1_RM_SEL_CS23 regGCEA_ADDRDEC1_RM_SEL_CS23;
typedef union GCEA_ADDRDEC1_RM_SEL_SECCS01 regGCEA_ADDRDEC1_RM_SEL_SECCS01;
typedef union GCEA_ADDRDEC1_RM_SEL_SECCS23 regGCEA_ADDRDEC1_RM_SEL_SECCS23;
typedef union GCEA_IO_RD_CLI2GRP_MAP0 regGCEA_IO_RD_CLI2GRP_MAP0;
typedef union GCEA_IO_RD_CLI2GRP_MAP1 regGCEA_IO_RD_CLI2GRP_MAP1;
typedef union GCEA_IO_WR_CLI2GRP_MAP0 regGCEA_IO_WR_CLI2GRP_MAP0;
typedef union GCEA_IO_WR_CLI2GRP_MAP1 regGCEA_IO_WR_CLI2GRP_MAP1;
typedef union GCEA_IO_RD_COMBINE_FLUSH regGCEA_IO_RD_COMBINE_FLUSH;
typedef union GCEA_IO_WR_COMBINE_FLUSH regGCEA_IO_WR_COMBINE_FLUSH;
typedef union GCEA_IO_GROUP_BURST regGCEA_IO_GROUP_BURST;
typedef union GCEA_IO_RD_PRI_AGE regGCEA_IO_RD_PRI_AGE;
typedef union GCEA_IO_WR_PRI_AGE regGCEA_IO_WR_PRI_AGE;
typedef union GCEA_IO_RD_PRI_QUEUING regGCEA_IO_RD_PRI_QUEUING;
typedef union GCEA_IO_WR_PRI_QUEUING regGCEA_IO_WR_PRI_QUEUING;
typedef union GCEA_IO_RD_PRI_FIXED regGCEA_IO_RD_PRI_FIXED;
typedef union GCEA_IO_WR_PRI_FIXED regGCEA_IO_WR_PRI_FIXED;
typedef union GCEA_IO_RD_PRI_URGENCY regGCEA_IO_RD_PRI_URGENCY;
typedef union GCEA_IO_WR_PRI_URGENCY regGCEA_IO_WR_PRI_URGENCY;
typedef union GCEA_IO_RD_PRI_URGENCY_MASK regGCEA_IO_RD_PRI_URGENCY_MASK;
typedef union GCEA_IO_WR_PRI_URGENCY_MASK regGCEA_IO_WR_PRI_URGENCY_MASK;
typedef union GCEA_IO_RD_PRI_QUANT_PRI1 regGCEA_IO_RD_PRI_QUANT_PRI1;
typedef union GCEA_IO_RD_PRI_QUANT_PRI2 regGCEA_IO_RD_PRI_QUANT_PRI2;
typedef union GCEA_IO_RD_PRI_QUANT_PRI3 regGCEA_IO_RD_PRI_QUANT_PRI3;
typedef union GCEA_IO_WR_PRI_QUANT_PRI1 regGCEA_IO_WR_PRI_QUANT_PRI1;
typedef union GCEA_IO_WR_PRI_QUANT_PRI2 regGCEA_IO_WR_PRI_QUANT_PRI2;
typedef union GCEA_IO_WR_PRI_QUANT_PRI3 regGCEA_IO_WR_PRI_QUANT_PRI3;
typedef union GCEA_SDP_ARB_DRAM regGCEA_SDP_ARB_DRAM;
typedef union GCEA_SDP_ARB_FINAL regGCEA_SDP_ARB_FINAL;
typedef union GCEA_SDP_DRAM_PRIORITY regGCEA_SDP_DRAM_PRIORITY;
typedef union GCEA_SDP_IO_PRIORITY regGCEA_SDP_IO_PRIORITY;
typedef union GCEA_SDP_CREDITS regGCEA_SDP_CREDITS;
typedef union GCEA_SDP_TAG_RESERVE0 regGCEA_SDP_TAG_RESERVE0;
typedef union GCEA_SDP_TAG_RESERVE1 regGCEA_SDP_TAG_RESERVE1;
typedef union GCEA_SDP_VCC_RESERVE0 regGCEA_SDP_VCC_RESERVE0;
typedef union GCEA_SDP_VCC_RESERVE1 regGCEA_SDP_VCC_RESERVE1;
typedef union GCEA_SDP_VCD_RESERVE0 regGCEA_SDP_VCD_RESERVE0;
typedef union GCEA_SDP_VCD_RESERVE1 regGCEA_SDP_VCD_RESERVE1;
typedef union GCEA_SDP_REQ_CNTL regGCEA_SDP_REQ_CNTL;
typedef union GCEA_MISC regGCEA_MISC;
typedef union GCEA_LATENCY_SAMPLING regGCEA_LATENCY_SAMPLING;
typedef union GCEA_PERFCOUNTER_LO regGCEA_PERFCOUNTER_LO;
typedef union GCEA_PERFCOUNTER_HI regGCEA_PERFCOUNTER_HI;
typedef union GCEA_PERFCOUNTER0_CFG regGCEA_PERFCOUNTER0_CFG;
typedef union GCEA_PERFCOUNTER1_CFG regGCEA_PERFCOUNTER1_CFG;
typedef union GCEA_PERFCOUNTER_RSLT_CNTL regGCEA_PERFCOUNTER_RSLT_CNTL;
typedef union GCEA_MAM_CTRL regGCEA_MAM_CTRL;
typedef union GCEA_MAM_CTRL2 regGCEA_MAM_CTRL2;
typedef union GCEA_MAM_ARAM_FLUSH_ADDR_LO regGCEA_MAM_ARAM_FLUSH_ADDR_LO;
typedef union GCEA_MAM_DBIT_QUERY regGCEA_MAM_DBIT_QUERY;
typedef union GCEA_MAM_STATUS regGCEA_MAM_STATUS;
typedef union GCEA_EDC_CNT regGCEA_EDC_CNT;
typedef union GCEA_EDC_CNT2 regGCEA_EDC_CNT2;
typedef union GCEA_DSM_CNTL regGCEA_DSM_CNTL;
typedef union GCEA_DSM_CNTLA regGCEA_DSM_CNTLA;
typedef union GCEA_DSM_CNTLB regGCEA_DSM_CNTLB;
typedef union GCEA_DSM_CNTL2 regGCEA_DSM_CNTL2;
typedef union GCEA_DSM_CNTL2A regGCEA_DSM_CNTL2A;
typedef union GCEA_DSM_CNTL2B regGCEA_DSM_CNTL2B;
typedef union GCEA_TCC_XBR_CREDITS regGCEA_TCC_XBR_CREDITS;
typedef union GCEA_TCC_XBR_MAXBURST regGCEA_TCC_XBR_MAXBURST;
typedef union GCEA_PROBE_CNTL regGCEA_PROBE_CNTL;
typedef union GCEA_PROBE_MAP regGCEA_PROBE_MAP;
typedef union GCEA_ERR_STATUS regGCEA_ERR_STATUS;
typedef union GCEA_MISC2 regGCEA_MISC2;
typedef union GCEA_SDP_BACKDOOR_CMDCREDITS0 regGCEA_SDP_BACKDOOR_CMDCREDITS0;
typedef union GCEA_SDP_BACKDOOR_CMDCREDITS1 regGCEA_SDP_BACKDOOR_CMDCREDITS1;
typedef union GCEA_SDP_BACKDOOR_DATACREDITS0 regGCEA_SDP_BACKDOOR_DATACREDITS0;
typedef union GCEA_SDP_BACKDOOR_DATACREDITS1 regGCEA_SDP_BACKDOOR_DATACREDITS1;
typedef union GCEA_SDP_BACKDOOR_MISCCREDITS regGCEA_SDP_BACKDOOR_MISCCREDITS;
typedef union GCEA_SDP_ENABLE regGCEA_SDP_ENABLE;
typedef union GCEA_CGTT_CLK_CTRL regGCEA_CGTT_CLK_CTRL;
typedef union GCEA_SECURE_CTRL regGCEA_SECURE_CTRL;

}  // gfx9
}  // pm4_profile

#endif
