theory seminar february 11 2010 
resource oblivious multicore sorting 
february
11
winter
quarter
2010
theory
seminar
1
00pm
4011
bren
hall
resource
oblivious
multicore
sorting
richard
cole
nyu
presenting
paper
vijaya
ramachandran
abstract
multicore
chips
already
predominant
desktop
technology
projected
increasing
numbers
cores
perhaps
many
50
100
five
years
hence
effectively
exploiting
parallelism
appears
call
parallel
algorithms
data
locality
last
decade
data
locality
sequential
setting
addressed
part
via
cache
oblivious
algorithms
cache
oblivious
algorithm
know
use
memory
parameters
block
page
size
time
needed
cache
miss
etc
virtue
simplicity
algorithmic
challenge
match
performance
parameter
aware
algorithms
least
modest
constant
factors
achieved
many
problems
current
work
explores
extent
obliviousness
may
possible
multicore
setting
seek
algorithms
oblivious
memory
parameters
number
cores
show
possible
developing
oblivious
algorithms
setting
including
new
sorting
algorithm
achieves
asymptotically
optimal
operation
cache
miss
count
critical
path
length
log
log
log
sorting
items
