###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:00 2022
#  Design:            Integrator
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.578
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.222
- Arrival Time                 20.483
= Slack Time                   28.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   28.739 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   28.741 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   29.424 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   29.424 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   30.186 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   30.187 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   31.084 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   31.085 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   32.097 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   32.098 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   32.990 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   32.990 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   33.878 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.138 |   33.878 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   34.783 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   34.783 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   35.662 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   35.663 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   36.536 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   36.536 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   37.474 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   37.474 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   38.392 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   38.392 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   39.432 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   39.434 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   40.314 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   40.314 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   41.145 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   41.145 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   41.980 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   41.980 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   42.820 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   42.820 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.840 |  14.921 |   43.661 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  14.922 |   43.661 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.796 |   44.536 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.797 |   44.536 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.857 |  16.654 |   45.393 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.655 |   45.394 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.840 |  17.495 |   46.234 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.495 |   46.235 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.842 |  18.338 |   47.077 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.338 |   47.077 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.171 |   47.910 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.171 |   47.911 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.740 |  19.911 |   48.651 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  19.911 |   48.651 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.571 |  20.483 |   49.222 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.483 |   49.222 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -28.739 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -28.739 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.373
- Arrival Time                 20.305
= Slack Time                   29.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.067 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.069 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   29.751 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   29.752 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   30.514 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   30.515 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   31.412 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   31.413 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   32.425 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   32.426 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   33.318 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   33.318 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   34.206 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.138 |   34.206 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   35.111 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   35.111 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   35.990 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   35.990 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   36.864 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   36.864 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   37.802 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   37.802 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   38.720 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   38.720 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   39.760 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   39.762 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   40.642 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   40.642 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   41.473 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   41.473 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   42.308 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   42.308 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   43.148 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   43.148 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.840 |  14.921 |   43.988 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  14.922 |   43.989 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.796 |   44.864 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.797 |   44.864 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.857 |  16.654 |   45.721 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.655 |   45.722 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.840 |  17.495 |   46.562 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.495 |   46.563 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.842 |  18.338 |   47.405 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.338 |   47.405 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.171 |   48.238 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.171 |   48.239 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.134 |  20.305 |   49.372 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.305 |   49.373 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.067 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.067 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.374
- Arrival Time                 19.527
= Slack Time                   29.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.847 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.849 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   30.531 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   30.532 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   31.294 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   31.294 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   32.191 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   32.192 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   33.084 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   33.084 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   33.925 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   33.925 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   34.771 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   34.771 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   35.603 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   35.603 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   36.426 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   36.426 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   37.310 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   37.310 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   38.184 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   38.184 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   39.123 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   39.124 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   39.990 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   39.990 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   40.812 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   40.812 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   41.667 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   41.668 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   42.502 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   42.503 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   43.471 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   43.472 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   44.391 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   44.392 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   45.244 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   45.244 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.825 |  16.222 |   46.069 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.222 |   46.069 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.834 |  17.056 |   46.903 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  17.056 |   46.904 | 
     | csa_tree_add_110_31_groupi/g487/S  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 1.304 |  18.360 |   48.207 | 
     | add_123_40/g518/A                  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 0.001 |  18.361 |   48.208 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.166 |  19.527 |   49.374 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.527 |   49.374 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.847 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.847 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.373
- Arrival Time                 18.681
= Slack Time                   30.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.692 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.694 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   31.376 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   31.377 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   32.139 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   32.139 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   33.036 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   33.037 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   33.929 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   33.929 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   34.770 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   34.770 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   35.616 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   35.616 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   36.447 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   36.448 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   37.270 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   37.271 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   38.155 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   38.155 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   39.029 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   39.029 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   39.968 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   39.969 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   40.834 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   40.835 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   41.657 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   41.657 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   42.512 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   42.513 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   43.347 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   43.347 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   44.316 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   44.317 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   45.236 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   45.237 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   46.089 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   46.089 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.825 |  16.222 |   46.914 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.222 |   46.914 | 
     | csa_tree_add_110_31_groupi/g488/S  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 1.289 |  17.511 |   48.203 | 
     | add_123_40/g519/A                  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 0.001 |  17.512 |   48.204 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.169 |  18.681 |   49.373 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  18.681 |   49.373 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -30.692 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -30.692 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 17.831
= Slack Time                   31.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.547 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   31.548 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   32.231 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   32.231 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   32.993 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   32.994 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   33.891 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   33.892 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   34.784 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   34.784 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   35.624 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   35.625 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   36.470 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   36.470 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   37.302 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   37.302 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   38.125 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   38.125 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   39.009 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   39.010 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   39.883 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   39.883 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   40.822 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   40.823 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   41.689 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   41.689 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   42.511 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   42.512 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   43.367 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   43.367 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   44.202 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   44.202 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   45.170 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   45.171 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   46.091 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   46.091 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   46.943 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   46.944 | 
     | csa_tree_add_110_31_groupi/g489/S  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 1.295 |  16.692 |   48.239 | 
     | add_123_40/g520/A                  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 0.001 |  16.693 |   48.239 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.138 |  17.831 |   49.377 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  17.831 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.547 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.547 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 16.976
= Slack Time                   32.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.401 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   32.403 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   33.085 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   33.086 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   33.848 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   33.848 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   34.745 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   34.746 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   35.638 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   35.638 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   36.479 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   36.479 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   37.324 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   37.325 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   38.156 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   38.157 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   38.979 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   38.980 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   39.864 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   39.864 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   40.737 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   40.738 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   41.677 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   41.678 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   42.543 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   42.544 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   43.366 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   43.366 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   44.221 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   44.222 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   45.056 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   45.056 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   46.025 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   46.026 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   46.945 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   46.946 | 
     | csa_tree_add_110_31_groupi/g490/S  |   ^   | Sum1_add_cast[16]                | FA_5VX1    | 1.294 |  15.839 |   48.240 | 
     | add_123_40/g521/A                  |   ^   | Sum1_add_cast[16]                | FA_5VX1    | 0.001 |  15.840 |   48.241 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.136 |  16.976 |   49.377 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  16.976 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.401 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.401 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 16.117
= Slack Time                   33.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.259 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   33.261 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   33.943 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   33.944 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   34.706 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   34.707 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   35.604 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   35.604 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   36.496 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   36.497 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   37.337 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   37.337 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   38.183 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   38.183 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   39.015 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   39.015 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   39.838 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   39.838 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   40.722 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   40.722 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   41.596 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   41.596 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   42.535 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   42.536 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   43.402 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   43.402 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   44.224 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   44.224 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   45.079 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   45.080 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   45.914 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   45.915 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   46.883 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   46.884 | 
     | csa_tree_add_110_31_groupi/g491/S  |   ^   | Sum1_add_cast[15]                | FA_5VX1    | 1.347 |  14.971 |   48.230 | 
     | add_123_40/g522/A                  |   ^   | Sum1_add_cast[15]                | FA_5VX1    | 0.001 |  14.972 |   48.232 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.145 |  16.117 |   49.377 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.117 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -33.259 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -33.259 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 15.191
= Slack Time                   34.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.186 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   34.187 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   34.870 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   34.870 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   35.633 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   35.633 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   36.530 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   36.531 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   37.544 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   37.544 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   38.436 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   38.437 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   39.324 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.138 |   39.324 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   40.229 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   40.230 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   41.108 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   41.109 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   41.982 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   41.982 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   42.920 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   42.921 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   43.838 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   43.838 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   44.879 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   44.880 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   45.760 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   45.760 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   46.591 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   46.591 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   47.426 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   47.426 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   48.266 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   48.267 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.110 |  15.191 |   49.377 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.191 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -34.186 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -34.186 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 14.350
= Slack Time                   35.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.027 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.028 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   35.711 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   35.711 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   36.474 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   36.474 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   37.371 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   37.372 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   38.384 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   38.385 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   39.277 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   39.278 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   40.165 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   40.165 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   41.070 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   41.071 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   41.949 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   41.950 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   42.823 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   42.823 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   43.761 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   43.762 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   44.679 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   44.679 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   45.720 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   45.721 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   46.601 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   46.601 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   47.432 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   47.432 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   48.267 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   48.267 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.109 |  14.350 |   49.377 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  14.350 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.027 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.027 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.376
- Arrival Time                 13.519
= Slack Time                   35.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.858 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.859 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   36.542 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   36.542 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   37.305 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   37.305 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   38.202 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   38.203 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   39.216 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   39.216 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   40.108 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   40.109 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   40.996 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   40.996 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   41.901 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   41.902 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   42.780 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   42.781 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   43.654 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   43.654 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   44.592 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   44.593 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   45.510 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   45.510 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   46.551 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   46.552 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   47.432 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   47.432 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   48.263 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   48.263 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.113 |  13.518 |   49.376 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  13.519 |   49.376 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.858 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.858 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                 12.678
= Slack Time                   36.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.699 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   36.701 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   37.383 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   37.384 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   38.146 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   38.147 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   39.044 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   39.045 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   40.057 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   40.058 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   40.950 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   40.950 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   41.838 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   41.838 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   42.743 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   42.743 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   43.622 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   43.622 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   44.496 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   44.496 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   45.434 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   45.434 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   46.352 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   46.352 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   47.392 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   47.394 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   48.274 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   48.274 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.103 |  12.678 |   49.377 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  12.678 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -36.699 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.699 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.371
- Arrival Time                 11.896
= Slack Time                   37.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.476 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   37.477 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   38.160 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   38.160 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   38.923 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   38.923 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   39.820 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   39.821 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   40.833 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   40.834 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   41.726 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   41.727 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   42.614 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   42.614 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   43.519 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   43.520 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   44.398 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   44.399 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   45.272 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   45.272 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   46.210 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   46.211 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   47.128 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   47.128 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   48.169 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   48.170 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.201 |  11.896 |   49.371 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  11.896 |   49.371 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.476 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.476 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.459
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.341
- Arrival Time                 11.066
= Slack Time                   38.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.275 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   38.277 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   38.959 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   38.960 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   39.722 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   39.723 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   40.620 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   40.620 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   41.633 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   41.633 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   42.526 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   42.526 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   43.413 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   43.414 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   44.319 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   44.319 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   45.198 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   45.198 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   46.071 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   46.072 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   47.009 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   47.010 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   47.927 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   47.928 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.412 |  11.065 |   49.340 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  11.066 |   49.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -38.275 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -38.275 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.355
- Arrival Time                 10.055
= Slack Time                   39.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.300 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   39.302 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   39.984 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   39.985 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   40.747 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   40.747 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   41.644 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   41.645 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   42.658 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   42.658 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   43.550 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   43.551 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   44.438 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   44.438 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   45.343 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   45.344 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   46.222 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   46.223 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   47.096 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   47.096 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   48.034 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   48.035 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.319 |  10.054 |   49.354 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  10.055 |   49.355 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -39.300 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -39.300 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.435
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.365
- Arrival Time                  9.026
= Slack Time                   40.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.339 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   40.341 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   41.023 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   41.024 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   41.786 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   41.787 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   42.684 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   42.685 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   43.697 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   43.698 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   44.590 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   44.590 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   45.478 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   45.478 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   46.383 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   46.383 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   47.262 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   47.262 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   48.136 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   48.136 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.229 |   9.026 |   49.365 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |   9.026 |   49.365 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.339 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.339 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.370
- Arrival Time                  8.174
= Slack Time                   41.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.196 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   41.197 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   41.880 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   41.880 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   42.643 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   42.643 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   43.540 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   43.541 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   44.433 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   44.433 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   45.274 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   45.274 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   46.119 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   46.120 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   46.951 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   46.952 | 
     | csa_tree_add_110_31_groupi/g500/S  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 1.205 |   6.961 |   48.157 | 
     | add_123_40/g531/B                  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 0.000 |   6.961 |   48.157 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.212 |   8.174 |   49.369 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   8.174 |   49.370 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -41.196 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -41.196 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.375
- Arrival Time                  7.254
= Slack Time                   42.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.121 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.123 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   42.805 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   42.806 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   43.568 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   43.568 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   44.465 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   44.466 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   45.358 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   45.358 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   46.199 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   46.199 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   47.044 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   47.045 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.199 |   6.123 |   48.244 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   6.123 |   48.244 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.130 |   7.254 |   49.375 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   7.254 |   49.375 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.121 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.121 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.376
- Arrival Time                  6.463
= Slack Time                   42.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.912 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.914 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   43.596 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   43.597 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   44.359 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   44.360 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   45.257 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   45.257 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   46.149 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   46.150 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   46.990 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   46.990 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.215 |   5.293 |   48.206 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   5.294 |   48.206 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.169 |   6.463 |   49.375 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   6.463 |   49.376 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.912 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.912 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.377
- Arrival Time                  5.614
= Slack Time                   43.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.763 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.765 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   44.447 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   44.448 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   45.210 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   45.211 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   46.108 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   46.108 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   47.000 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   47.001 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.219 |   4.456 |   48.219 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.457 |   48.220 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.157 |   5.614 |   49.377 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   5.614 |   49.377 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -43.763 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -43.763 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.376
- Arrival Time                  4.777
= Slack Time                   44.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   44.600 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   44.601 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   45.284 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   45.284 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   46.047 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   46.047 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   46.944 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   46.945 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.264 |   3.610 |   48.209 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.610 |   48.210 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.167 |   4.777 |   49.376 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   4.777 |   49.376 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -44.599 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.599 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.375
- Arrival Time                  3.801
= Slack Time                   45.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   45.574 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   45.575 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   46.258 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   46.258 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   47.021 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   47.021 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.222 |   2.670 |   48.243 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   2.670 |   48.244 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.131 |   3.801 |   49.375 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   3.801 |   49.375 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -45.574 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.574 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.633
= Slack Time                   45.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.639 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.174 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.188 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.245 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.633 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.639 | 
     | Delay_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.639 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.633
= Slack Time                   45.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.639 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.174 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.188 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.245 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.633 |   49.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -45.639 | 
     | Delay1_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.639 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.174 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.188 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.174 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay1_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.174 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay1_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.640 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.175 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.641 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.175 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.641 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.175 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.632
= Slack Time                   45.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.640 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.641 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.175 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.189 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.246 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   49.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -45.640 | 
     | Delay1_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.640 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.631
= Slack Time                   45.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.641 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.641 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.176 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.190 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.247 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.631 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.641 | 
     | Delay_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.641 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.630
= Slack Time                   45.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.642 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.642 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.176 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.191 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.248 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.642 | 
     | Delay_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.642 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.630
= Slack Time                   45.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.642 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.642 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.176 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.191 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.248 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   49.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -45.642 | 
     | Delay1_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.642 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.630
= Slack Time                   45.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.642 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.642 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.177 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.191 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.248 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.642 | 
     | Delay_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.642 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.630
= Slack Time                   45.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.642 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.643 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.177 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.191 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.248 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.642 | 
     | Delay_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.642 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.628
= Slack Time                   45.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.644 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.645 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.179 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.193 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.250 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.628 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.644 | 
     | Delay_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.644 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.628
= Slack Time                   45.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.644 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.645 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.179 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.193 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.250 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.628 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.644 | 
     | Delay1_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.644 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.627
= Slack Time                   45.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.645 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.645 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.179 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.193 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.251 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.645 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.645 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.627
= Slack Time                   45.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.645 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.645 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.179 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.194 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.251 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.645 | 
     | Delay_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.645 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.627
= Slack Time                   45.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.645 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.646 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.180 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.194 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.251 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.645 | 
     | Delay_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.645 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.626
= Slack Time                   45.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.646 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.646 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.180 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.195 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.252 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.020 |   3.626 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.646 | 
     | Delay1_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.646 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.625
= Slack Time                   45.647
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.647 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.647 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.182 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.196 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.253 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.625 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.647 | 
     | Delay_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.647 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.624
= Slack Time                   45.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.648 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.648 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.182 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.197 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.254 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.624 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.648 | 
     | Delay1_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.648 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.624
= Slack Time                   45.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.648 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.649 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.183 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.197 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.254 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.624 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.648 | 
     | Delay_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.648 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.623
= Slack Time                   45.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   45.649 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.649 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.183 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.198 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.255 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.623 |   49.272 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -45.649 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.649 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.623
= Slack Time                   45.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.649 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.649 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.183 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.198 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.255 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.623 |   49.272 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -45.649 | 
     | Delay_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.649 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.620
= Slack Time                   45.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.652 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.652 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.186 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.201 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.258 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.620 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.652 | 
     | Delay1_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.652 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.618
= Slack Time                   45.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.654 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.655 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.189 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.203 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.260 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.618 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.654 | 
     | Delay1_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.654 | 
     +--------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.272
- Arrival Time                  3.618
= Slack Time                   45.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.655 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.655 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   47.189 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   47.203 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   49.261 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.011 |   3.618 |   49.272 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -45.655 | 
     | Delay1_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.655 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.517
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                49.283
- Arrival Time                  2.397
= Slack Time                   46.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                          |            |       |   0.000 |   46.886 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                          | IN_5VX1    | 0.002 |   0.002 |   46.888 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.682 |   0.684 |   47.570 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.001 |   0.685 |   47.571 | 
     | csa_tree_add_110_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.973 |   1.658 |   48.544 | 
     | add_123_40/g537/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   1.658 |   48.544 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    | 0.739 |   2.397 |   49.283 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   2.397 |   49.283 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -46.886 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -46.886 | 
     +----------------------------------------------------------------------------------+ 

