
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    48119000                       # Number of ticks simulated
final_tick                                   48119000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150659                       # Simulator instruction rate (inst/s)
host_op_rate                                   158185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24014784                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728596                       # Number of bytes of host memory used
host_seconds                                     2.00                       # Real time elapsed on the host
sim_insts                                      301873                       # Number of instructions simulated
sim_ops                                        316956                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             124288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        816642075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        457532368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         65171762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         67831834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         66501798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         63841726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         66501798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         67831834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         65171762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         65171762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         67831834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         70491905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         67831834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         70491905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21280575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         69161870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         18620503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         69161870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         18620503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         67831834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         19950539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2582929820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    816642075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     65171762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     67831834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     66501798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     63841726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     66501798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     67831834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     65171762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     65171762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     67831834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     70491905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     67831834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     70491905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     69161870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     69161870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     67831834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1827469399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21280575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21280575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21280575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       816642075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       457532368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        65171762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        67831834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        66501798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        63841726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        66501798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        67831834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        65171762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        65171762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        67831834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        70491905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        67831834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        70491905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21280575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        69161870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        18620503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        69161870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        18620503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        67831834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        19950539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2604210395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 124352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  124352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      48111500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     15                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.952431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.066910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          195     47.10%     47.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           84     20.29%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      6.04%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      5.07%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.66%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.45%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.72%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.97%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65     15.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          414                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     74890750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               111322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38543.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57293.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2584.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2584.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24559.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2850120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1555125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13501800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31823955                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               270750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               53053110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1129.330211                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       368500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45132500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   272160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   148500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1443000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             27159075                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4362750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36436845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.623330                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7090750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      38340500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  7999                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            5663                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1189                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               2518                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  1763                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           70.015886                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   838                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                370                       # Number of system calls
system.cpu00.numCycles                          96239                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            15128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        40360                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      7999                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             2601                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       39053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2495                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          431                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                   12861                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 360                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            56269                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.858785                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.211042                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  33928     60.30%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   8227     14.62%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   2246      3.99%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  11868     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              56269                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.083116                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.419373                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  13423                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               23147                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   18065                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 710                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  924                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                929                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 346                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                38708                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                3996                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  924                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16441                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2355                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         9725                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   15726                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               11098                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                35608                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                1312                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                  82                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                10623                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             40150                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              166839                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          42938                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               29762                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  10388                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              131                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          129                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1957                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               5721                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              5595                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             246                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            113                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    33995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               266                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   31088                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             405                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          8227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        20317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        56269                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.552489                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.947212                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             39331     69.90%     69.90% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              6696     11.90%     81.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              6559     11.66%     93.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              3461      6.15%     99.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4               219      0.39%     99.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.01%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         56269                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  2564     38.10%     38.10% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    2      0.03%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     38.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 1422     21.13%     59.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                2742     40.74%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               20481     65.88%     65.88% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                119      0.38%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     66.27% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.27% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.27% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.27% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               5362     17.25%     83.52% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              5123     16.48%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                31088                       # Type of FU issued
system.cpu00.iq.rate                         0.323029                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      6730                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.216482                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           125504                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           42475                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        29200                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                76                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                37770                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             73                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1759                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          963                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  924                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   591                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 410                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             34276                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                5721                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               5595                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 405                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           30                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          894                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                924                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               29831                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                4948                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1257                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          15                       # number of nop insts executed
system.cpu00.iew.exec_refs                       9883                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   4788                       # Number of branches executed
system.cpu00.iew.exec_stores                     4935                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.309968                       # Inst execution rate
system.cpu00.iew.wb_sent                        29406                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       29228                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   14088                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   26042                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.303702                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.540972                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6963                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           220                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             866                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        54857                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.474579                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.168179                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        42429     77.34%     77.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         6767     12.34%     89.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         2401      4.38%     94.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1124      2.05%     96.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          714      1.30%     97.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          792      1.44%     98.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          314      0.57%     99.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          135      0.25%     99.67% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          181      0.33%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        54857                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              21578                       # Number of instructions committed
system.cpu00.commit.committedOps                26034                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         8594                       # Number of memory references committed
system.cpu00.commit.loads                        3962                       # Number of loads committed
system.cpu00.commit.membars                       117                       # Number of memory barriers committed
system.cpu00.commit.branches                     4208                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   22443                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                349                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          17318     66.52%     66.52% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           119      0.46%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.98% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     66.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.99% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.99% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          3962     15.22%     82.21% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         4632     17.79%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           26034                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 181                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      87061                       # The number of ROB reads
system.cpu00.rob.rob_writes                     67410                       # The number of ROB writes
system.cpu00.timesIdled                           452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         39970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     21578                       # Number of Instructions Simulated
system.cpu00.committedOps                       26034                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             4.460052                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       4.460052                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.224213                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.224213                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  34697                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 16540                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  103144                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  16551                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 11316                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              26                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         174.828173                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              8000                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             322                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           24.844720                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   174.828173                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.170731                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.170731                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.289062                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           19000                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          19000                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         4502                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          4502                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3405                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3405                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         7907                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           7907                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         7909                       # number of overall hits
system.cpu00.dcache.overall_hits::total          7909                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          232                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1076                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1076                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         1308                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         1308                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         1308                       # number of overall misses
system.cpu00.dcache.overall_misses::total         1308                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     13993250                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     13993250                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data     69298720                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total     69298720                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data     83291970                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total     83291970                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data     83291970                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total     83291970                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         4734                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         4734                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         4481                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         4481                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data         9215                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total         9215                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data         9217                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total         9217                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.049007                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.049007                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.240125                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.240125                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.141942                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.141942                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.141912                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.141912                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 60315.732759                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 60315.732759                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 64404.014870                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 64404.014870                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 63678.876147                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 63678.876147                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 63678.876147                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 63678.876147                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets         8208                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            93                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    88.258065                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu00.dcache.writebacks::total              16                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           78                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data          876                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total          876                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data          954                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total          954                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data          954                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total          954                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          200                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          200                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          354                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          354                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      9507000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      9507000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     12684755                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     12684755                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     22191755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     22191755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     22191755                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     22191755                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.032531                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.032531                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.044633                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.044633                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.038416                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.038416                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.038407                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.038407                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 61733.766234                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 61733.766234                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 63423.775000                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 63423.775000                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 62688.573446                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 62688.573446                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 62688.573446                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 62688.573446                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             238                       # number of replacements
system.cpu00.icache.tags.tagsinuse         254.172507                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             12089                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           19.688925                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   254.172507                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.496431                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.496431                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           26326                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          26326                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        12089                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         12089                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        12089                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          12089                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        12089                       # number of overall hits
system.cpu00.icache.overall_hits::total         12089                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          767                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          767                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          767                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          767                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          767                       # number of overall misses
system.cpu00.icache.overall_misses::total          767                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     43217739                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     43217739                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     43217739                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     43217739                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     43217739                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     43217739                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        12856                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        12856                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        12856                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        12856                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        12856                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        12856                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059661                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059661                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059661                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059661                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059661                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059661                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56346.465450                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56346.465450                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56346.465450                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56346.465450                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56346.465450                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56346.465450                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        12390                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             158                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    78.417722                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          152                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          152                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          152                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          615                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          615                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          615                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35431992                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35431992                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35431992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35431992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35431992                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35431992                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.047838                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.047838                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.047838                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.047838                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.047838                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.047838                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57612.995122                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57612.995122                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57612.995122                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57612.995122                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57612.995122                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57612.995122                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  7264                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            6787                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             134                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               3618                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3540                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.844113                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   204                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          24001                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        30299                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      7264                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3744                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       16594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   335                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    7974                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            18566                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.738016                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.178580                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   2915     15.70%     15.70% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   7218     38.88%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    249      1.34%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8184     44.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              18566                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.302654                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.262406                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   1634                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                2330                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   14250                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                 211                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  141                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                198                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                30003                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 509                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  141                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   2123                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   577                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1531                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   13943                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                 251                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                29413                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 155                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                 179                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.SQFullEvents                   10                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             51396                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              142548                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          39479                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               49688                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   1704                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                     585                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4188                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               799                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             249                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    29186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   28905                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              40                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          1272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         2760                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        18566                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.556878                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.044484                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4190     22.57%     22.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3432     18.49%     41.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7420     39.97%     81.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              3463     18.65%     99.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4                61      0.33%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         18566                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4067     79.31%     79.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    2      0.04%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     79.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  455      8.87%     88.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 604     11.78%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               23918     82.75%     82.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 51      0.18%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.92% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4193     14.51%     97.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               743      2.57%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                28905                       # Type of FU issued
system.cpu01.iq.rate                         1.204325                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5128                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.177409                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            81542                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           30539                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        28533                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                34033                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          267                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          163                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  141                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    52                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             29266                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4188                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                799                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                113                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               28675                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4120                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             228                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           2                       # number of nop insts executed
system.cpu01.iew.exec_refs                       4830                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   6662                       # Number of branches executed
system.cpu01.iew.exec_stores                      710                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.194742                       # Inst execution rate
system.cpu01.iew.wb_sent                        28571                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       28533                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   20036                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   34292                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.188825                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.584276                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          1008                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        18374                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.523457                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.816448                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5015     27.29%     27.29% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         9444     51.40%     78.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          398      2.17%     80.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          256      1.39%     82.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           81      0.44%     82.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2711     14.75%     97.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          272      1.48%     98.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          103      0.56%     99.49% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8           94      0.51%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        18374                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              27025                       # Number of instructions committed
system.cpu01.commit.committedOps                27992                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4557                       # Number of memory references committed
system.cpu01.commit.loads                        3921                       # Number of loads committed
system.cpu01.commit.membars                        40                       # Number of memory barriers committed
system.cpu01.commit.branches                     6592                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   21568                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                104                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          23384     83.54%     83.54% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            51      0.18%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          3921     14.01%     97.73% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          636      2.27%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           27992                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                  94                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      46890                       # The number of ROB reads
system.cpu01.rob.rob_writes                     58206                       # The number of ROB writes
system.cpu01.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      72237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     27025                       # Number of Instructions Simulated
system.cpu01.committedOps                       27992                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.888104                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.888104                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.125995                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.125995                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  38276                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 12186                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   98076                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  38198                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5480                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           5.441915                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4623                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          159.413793                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.441915                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.005314                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.005314                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            9478                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           9478                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4013                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4013                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          607                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          607                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4620                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4620                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4621                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4621                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           64                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           21                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            5                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data           85                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           85                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data           86                       # number of overall misses
system.cpu01.dcache.overall_misses::total           86                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      4602720                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      4602720                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3132499                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3132499                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        94498                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        94498                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      7735219                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      7735219                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      7735219                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      7735219                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4077                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4077                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          628                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          628                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4705                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4705                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4707                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4707                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.015698                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.015698                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.033439                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.033439                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.018066                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.018066                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.018271                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.018271                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 71917.500000                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 71917.500000                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 149166.619048                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 149166.619048                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 18899.600000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 18899.600000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 91002.576471                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 91002.576471                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 89944.406977                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 89944.406977                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          212                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           32                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           13                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           45                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           45                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           32                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data            8                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            5                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           40                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           41                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1839756                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1839756                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       990751                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       990751                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        78002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        78002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2830507                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2830507                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2840007                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2840007                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.008502                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.008502                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.008710                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.008710                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 57492.375000                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 57492.375000                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 123843.875000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 123843.875000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 15600.400000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15600.400000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         6750                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 70762.675000                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 70762.675000                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 69268.463415                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 69268.463415                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           8.736913                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7912                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          161.469388                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     8.736913                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.017064                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.017064                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           15995                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          15995                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         7912                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          7912                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         7912                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           7912                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         7912                       # number of overall hits
system.cpu01.icache.overall_hits::total          7912                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           61                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           61                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           61                       # number of overall misses
system.cpu01.icache.overall_misses::total           61                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5961750                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5961750                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5961750                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5961750                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5961750                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5961750                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         7973                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         7973                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         7973                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         7973                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         7973                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         7973                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.007651                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007651                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.007651                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007651                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.007651                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007651                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 97733.606557                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 97733.606557                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 97733.606557                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 97733.606557                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 97733.606557                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 97733.606557                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1697                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   154.272727                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           12                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           12                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           12                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           49                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           49                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4944500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4944500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4944500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4944500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4944500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4944500                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.006146                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.006146                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.006146                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.006146                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.006146                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.006146                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 100908.163265                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 100908.163265                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 100908.163265                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 100908.163265                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 100908.163265                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 100908.163265                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7054                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6546                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               3511                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3423                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           97.493592                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   206                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23450                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             1533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        29512                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7054                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3629                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       16123                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   361                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    7807                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  40                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            18287                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.726691                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.184777                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   3009     16.45%     16.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   6989     38.22%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    280      1.53%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   8009     43.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              18287                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.300810                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.258507                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   1772                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                2281                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   13876                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 205                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                211                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                29168                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 516                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   2270                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   214                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1863                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   13559                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                 228                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                28552                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 156                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                 152                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             49671                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              138355                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          38269                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               47903                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   1757                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                     556                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4066                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               822                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             237                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            146                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    28281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                90                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   28007                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              40                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          1351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         2792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        18287                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.531525                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.052686                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4314     23.59%     23.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3419     18.70%     42.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              7135     39.02%     81.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3358     18.36%     99.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4                61      0.33%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         18287                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  3853     78.57%     78.57% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    1      0.02%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     78.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  440      8.97%     87.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 610     12.44%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23125     82.57%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                 51      0.18%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.75% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               4072     14.54%     97.29% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               759      2.71%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                28007                       # Type of FU issued
system.cpu02.iq.rate                         1.194328                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4904                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.175099                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            79242                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           29724                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        27625                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                32911                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          277                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          197                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                    58                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             28374                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4066                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                822                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               27771                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                3999                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             233                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4721                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   6439                       # Number of branches executed
system.cpu02.iew.exec_stores                      722                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.184264                       # Inst execution rate
system.cpu02.iew.wb_sent                        27663                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       27625                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   19325                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   32975                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.178038                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.586050                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          1097                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        18076                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.494800                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.805363                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         5140     28.44%     28.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         9153     50.64%     79.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          397      2.20%     81.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          244      1.35%     82.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           79      0.44%     83.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2625     14.52%     97.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          252      1.39%     98.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          100      0.55%     99.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8           86      0.48%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        18076                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              26082                       # Number of instructions committed
system.cpu02.commit.committedOps                27020                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4414                       # Number of memory references committed
system.cpu02.commit.loads                        3789                       # Number of loads committed
system.cpu02.commit.membars                        39                       # Number of memory barriers committed
system.cpu02.commit.branches                     6357                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   20826                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                101                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          22555     83.48%     83.48% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult            51      0.19%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          3789     14.02%     97.69% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          625      2.31%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           27020                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                  86                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      45730                       # The number of ROB reads
system.cpu02.rob.rob_writes                     56457                       # The number of ROB writes
system.cpu02.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      72788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     26082                       # Number of Instructions Simulated
system.cpu02.committedOps                       27020                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.899087                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.899087                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.112239                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.112239                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  37018                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 11834                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   95013                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  36832                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5405                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           5.495132                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4468                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          159.571429                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     5.495132                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.005366                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.005366                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            9208                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           9208                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3892                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3892                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          583                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          583                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4475                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4475                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4476                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4476                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           57                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           27                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           11                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data           84                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data           85                       # number of overall misses
system.cpu02.dcache.overall_misses::total           85                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      2441745                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      2441745                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      1771750                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      1771750                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       145494                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       145494                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        59500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        59500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      4213495                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      4213495                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      4213495                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      4213495                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         3949                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3949                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          610                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          610                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4559                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4559                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4561                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4561                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.014434                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.014434                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.044262                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.044262                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.018425                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.018425                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.018636                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.018636                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 42837.631579                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 42837.631579                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 65620.370370                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 65620.370370                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 13226.727273                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 13226.727273                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         9000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 50160.654762                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 50160.654762                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 49570.529412                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 49570.529412                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          262                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           26                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           16                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           42                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           42                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           11                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           42                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           43                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1220501                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1220501                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       523250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       523250                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       111506                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       111506                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        56500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      1743751                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      1743751                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      1753251                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      1753251                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.007850                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.007850                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.018033                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.018033                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.009213                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.009213                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.009428                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.009428                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data        39371                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total        39371                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 47568.181818                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 47568.181818                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10136.909091                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10136.909091                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6750                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 41517.880952                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 41517.880952                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 40773.279070                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 40773.279070                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           8.846241                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              7738                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          151.725490                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     8.846241                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.017278                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.017278                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           15663                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          15663                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         7738                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          7738                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         7738                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           7738                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         7738                       # number of overall hits
system.cpu02.icache.overall_hits::total          7738                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           68                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           68                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           68                       # number of overall misses
system.cpu02.icache.overall_misses::total           68                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      6521750                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      6521750                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      6521750                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      6521750                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      6521750                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      6521750                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         7806                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         7806                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         7806                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         7806                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         7806                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         7806                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.008711                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.008711                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.008711                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.008711                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.008711                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.008711                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 95908.088235                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 95908.088235                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 95908.088235                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 95908.088235                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 95908.088235                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 95908.088235                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         2423                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs   201.916667                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           17                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           17                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           17                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5245250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5245250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5245250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5245250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5245250                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5245250                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006533                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006533                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006533                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006533                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006533                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 102848.039216                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 102848.039216                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 102848.039216                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 102848.039216                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 102848.039216                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 102848.039216                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6618                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6117                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             149                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               3295                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3204                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           97.238240                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   198                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          23108                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        27792                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6618                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3402                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       15360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   359                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          263                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    7382                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  39                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            18061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.650296                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.211683                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   3646     20.19%     20.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   6582     36.44%     56.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    275      1.52%     58.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7558     41.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              18061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.286394                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.202700                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   1744                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                2943                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   13016                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 205                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                207                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                27396                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 488                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   2235                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   239                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2514                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   12708                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                 212                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                26776                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 162                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                 142                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenamedOperands             46413                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              129760                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          35881                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               44665                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   1737                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               44                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                     533                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               3819                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               795                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             218                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            135                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    26481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                94                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   26219                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              50                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          1353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         2718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        18061                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.451691                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.079741                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              4972     27.53%     27.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3218     17.82%     45.35% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6672     36.94%     82.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              3139     17.38%     99.67% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4                60      0.33%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         18061                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3589     78.33%     78.33% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    1      0.02%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     78.35% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  411      8.97%     87.32% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 581     12.68%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               21615     82.44%     82.44% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                 51      0.19%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.63% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               3823     14.58%     97.22% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               730      2.78%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                26219                       # Type of FU issued
system.cpu03.iq.rate                         1.134629                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4582                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.174759                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            75128                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           27931                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25843                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                30801                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          276                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          202                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             26577                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                3819                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                795                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           27                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                130                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               25987                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                3759                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             229                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           2                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4449                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   6009                       # Number of branches executed
system.cpu03.iew.exec_stores                      690                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.124589                       # Inst execution rate
system.cpu03.iew.wb_sent                        25880                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       25843                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   18049                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30777                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.118357                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.586444                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          1106                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             123                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        17843                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.413552                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.783599                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5741     32.18%     32.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         8564     48.00%     80.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          380      2.13%     82.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          231      1.29%     83.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           78      0.44%     84.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2446     13.71%     97.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          237      1.33%     99.07% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7           87      0.49%     99.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8           79      0.44%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        17843                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              24342                       # Number of instructions committed
system.cpu03.commit.committedOps                25222                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4136                       # Number of memory references committed
system.cpu03.commit.loads                        3543                       # Number of loads committed
system.cpu03.commit.membars                        37                       # Number of memory barriers committed
system.cpu03.commit.branches                     5927                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   19448                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 95                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          21035     83.40%     83.40% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult            51      0.20%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.60% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          3543     14.05%     97.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          593      2.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           25222                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                  79                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      43741                       # The number of ROB reads
system.cpu03.rob.rob_writes                     52886                       # The number of ROB writes
system.cpu03.timesIdled                            51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      73130                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     24342                       # Number of Instructions Simulated
system.cpu03.committedOps                       25222                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.949306                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.949306                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.053401                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.053401                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  34609                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 11116                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   88956                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  34348                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5145                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           5.182184                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4195                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          149.821429                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     5.182184                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.005061                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.005061                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            8663                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           8663                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3651                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3651                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          547                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          547                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4198                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4198                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4199                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4199                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           55                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           27                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           16                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data           82                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           82                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data           83                       # number of overall misses
system.cpu03.dcache.overall_misses::total           83                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      3496000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      3496000                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2396750                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2396750                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       216996                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       216996                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        36000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        51500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        51500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      5892750                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      5892750                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      5892750                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      5892750                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         3706                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3706                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          574                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          574                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4280                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4280                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4282                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4282                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.014841                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.014841                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.047038                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.047038                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.019159                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.019159                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.019383                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.019383                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 63563.636364                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 63563.636364                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 88768.518519                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 88768.518519                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 13562.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 13562.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         9000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 71862.804878                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 71862.804878                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 70996.987952                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 70996.987952                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           26                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           42                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           42                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           29                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           11                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           40                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           41                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1781500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1781500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       703000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       703000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       166504                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       166504                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2484500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2484500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2493500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2493500                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.007825                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.007825                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.019164                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.019164                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.009346                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.009346                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.009575                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.009575                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 61431.034483                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 61431.034483                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 63909.090909                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 63909.090909                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10406.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10406.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         6750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 62112.500000                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 62112.500000                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 60817.073171                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 60817.073171                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           8.530976                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              7314                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          146.280000                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     8.530976                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.016662                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.016662                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           14812                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          14812                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         7314                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          7314                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         7314                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           7314                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         7314                       # number of overall hits
system.cpu03.icache.overall_hits::total          7314                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           67                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           67                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           67                       # number of overall misses
system.cpu03.icache.overall_misses::total           67                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6533000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6533000                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6533000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6533000                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6533000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6533000                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         7381                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         7381                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         7381                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         7381                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         7381                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         7381                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.009077                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009077                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.009077                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.009077                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 97507.462687                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 97507.462687                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 97507.462687                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 97507.462687                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 97507.462687                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 97507.462687                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs         1926                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs   175.090909                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets           76                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           17                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           17                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           17                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           50                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5143000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5143000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5143000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5143000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5143000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5143000                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006774                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006774                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006774                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006774                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst       102860                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total       102860                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst       102860                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total       102860                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst       102860                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total       102860                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6325                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5841                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             131                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               3167                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3077                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           97.158194                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   191                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22435                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             1405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        26299                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6325                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3268                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       14528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   319                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          172                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    6974                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16449                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.715241                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.190056                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   2808     17.07%     17.07% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   6232     37.89%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    245      1.49%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   7164     43.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16449                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.281926                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.172231                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   1560                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                2271                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   12284                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 200                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  134                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                199                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                25887                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 452                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  134                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   2014                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   276                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1799                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   12008                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                 218                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                25312                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 141                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                 142                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.SQFullEvents                    9                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             44147                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              122585                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          33810                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               42510                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   1626                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                     521                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               3558                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               734                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             212                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            125                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    25070                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   24849                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              35                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          1247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         2340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16449                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.510669                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.062618                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4072     24.76%     24.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              3011     18.31%     43.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              6313     38.38%     81.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3000     18.24%     99.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4                53      0.32%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16449                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3452     79.01%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     79.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  365      8.35%     87.37% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 552     12.63%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               20596     82.88%     82.88% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.01%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.90% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               3568     14.36%     97.26% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               682      2.74%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                24849                       # Type of FU issued
system.cpu04.iq.rate                         1.107600                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4369                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.175822                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            70548                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           26409                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        24518                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                29218                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          239                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          179                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  134                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    60                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             25163                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                3558                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                734                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           26                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                111                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               24644                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                3511                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             202                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           2                       # number of nop insts executed
system.cpu04.iew.exec_refs                       4158                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5751                       # Number of branches executed
system.cpu04.iew.exec_stores                      647                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.098462                       # Inst execution rate
system.cpu04.iew.wb_sent                        24553                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       24518                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   17130                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   29285                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.092846                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.584941                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          1020                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             106                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16256                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.471088                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.798568                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         4793     29.48%     29.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8134     50.04%     79.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          330      2.03%     81.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          206      1.27%     82.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           68      0.42%     83.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2344     14.42%     97.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          226      1.39%     99.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           86      0.53%     99.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8           69      0.42%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16256                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              23067                       # Number of instructions committed
system.cpu04.commit.committedOps                23914                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         3874                       # Number of memory references committed
system.cpu04.commit.loads                        3319                       # Number of loads committed
system.cpu04.commit.membars                        36                       # Number of memory barriers committed
system.cpu04.commit.branches                     5670                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   18392                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 92                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          20038     83.79%     83.79% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.01%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.80% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          3319     13.88%     97.68% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          555      2.32%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           23914                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                  69                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      40783                       # The number of ROB reads
system.cpu04.rob.rob_writes                     50073                       # The number of ROB writes
system.cpu04.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      73803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     23067                       # Number of Instructions Simulated
system.cpu04.committedOps                       23914                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.972602                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.972602                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.028170                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.028170                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  32742                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 10419                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   84228                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  32859                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  4849                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           4.836468                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              3938                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          157.520000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     4.836468                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.004723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.004723                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            8098                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           8098                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3417                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3417                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          518                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          518                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         3935                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3935                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         3936                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3936                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           48                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data           67                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data           68                       # number of overall misses
system.cpu04.dcache.overall_misses::total           68                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      3796955                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      3796955                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      2396250                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      2396250                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       201493                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       201493                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        43500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        43500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      6193205                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      6193205                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      6193205                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      6193205                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         3465                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         3465                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          537                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          537                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4002                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4002                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4004                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4004                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.013853                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.013853                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.035382                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.035382                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.016742                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.016742                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.016983                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.016983                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 79103.229167                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 79103.229167                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 126118.421053                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 126118.421053                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 13432.866667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 13432.866667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         9000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 92435.895522                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 92435.895522                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 91076.544118                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 91076.544118                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          262                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           21                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           12                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           33                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           33                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           27                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           34                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           35                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1706509                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1706509                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       719500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       719500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       154007                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       154007                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      2426009                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      2426009                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      2435509                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      2435509                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.007792                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.007792                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.013035                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.013035                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.008496                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.008496                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.008741                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.008741                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 63204.037037                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 63204.037037                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 102785.714286                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 102785.714286                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 10267.133333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10267.133333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         6750                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 71353.205882                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 71353.205882                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 69585.971429                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 69585.971429                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           8.123279                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              6915                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              48                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          144.062500                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     8.123279                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.015866                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.015866                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           48                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           13994                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          13994                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         6915                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          6915                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         6915                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           6915                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         6915                       # number of overall hits
system.cpu04.icache.overall_hits::total          6915                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           58                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           58                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           58                       # number of overall misses
system.cpu04.icache.overall_misses::total           58                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      5839499                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      5839499                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      5839499                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      5839499                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      5839499                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      5839499                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         6973                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         6973                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         6973                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         6973                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         6973                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         6973                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.008318                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.008318                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.008318                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.008318                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.008318                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.008318                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 100681.017241                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 100681.017241                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 100681.017241                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 100681.017241                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 100681.017241                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 100681.017241                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs         1759                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs   146.583333                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           10                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           10                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           10                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           48                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           48                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           48                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      4941499                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      4941499                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      4941499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      4941499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      4941499                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      4941499                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.006884                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.006884                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.006884                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.006884                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.006884                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.006884                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 102947.895833                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 102947.895833                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 102947.895833                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 102947.895833                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 102947.895833                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 102947.895833                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6099                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5628                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             129                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               3047                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2961                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           97.177552                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   188                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21933                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             1379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        25316                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6099                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3149                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       13852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   315                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6718                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            15737                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.728157                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.185701                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   2598     16.51%     16.51% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   5988     38.05%     54.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    245      1.56%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   6906     43.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              15737                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.278074                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.154242                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   1534                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                1982                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   11922                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 169                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  130                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                25046                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 450                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  130                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   1959                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   238                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1586                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   11647                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                 177                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                24497                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 136                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                 126                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenamedOperands             42621                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              118605                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          32685                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               41025                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   1596                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                     462                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               3463                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               739                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             211                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            131                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    24278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   24038                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              37                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          1262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         2428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        15737                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.527483                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.056379                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              3752     23.84%     23.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2946     18.72%     42.56% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              6078     38.62%     81.18% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              2908     18.48%     99.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4                53      0.34%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         15737                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3292     78.29%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     78.29% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  357      8.49%     86.78% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 556     13.22%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               19894     82.76%     82.76% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.01%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.77% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               3461     14.40%     97.17% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               680      2.83%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                24038                       # Type of FU issued
system.cpu05.iq.rate                         1.095974                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4205                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.174931                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            68054                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           25621                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        23699                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                28243                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          254                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          194                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  130                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    61                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             24360                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                3463                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                739                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           25                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                108                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               23826                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                3403                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             211                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           2                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4046                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5553                       # Number of branches executed
system.cpu05.iew.exec_stores                      643                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.086308                       # Inst execution rate
system.cpu05.iew.wb_sent                        23734                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       23699                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   16524                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   28194                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.080518                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.586082                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          1023                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             102                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15547                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.485560                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.799544                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4462     28.70%     28.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         7876     50.66%     79.36% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          317      2.04%     81.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          192      1.23%     82.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           63      0.41%     83.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2275     14.63%     97.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          213      1.37%     99.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           87      0.56%     99.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8           62      0.40%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15547                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              22254                       # Number of instructions committed
system.cpu05.commit.committedOps                23096                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         3754                       # Number of memory references committed
system.cpu05.commit.loads                        3209                       # Number of loads committed
system.cpu05.commit.membars                        35                       # Number of memory barriers committed
system.cpu05.commit.branches                     5471                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   17773                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 91                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          19340     83.74%     83.74% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.01%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.75% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          3209     13.89%     97.64% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          545      2.36%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           23096                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                  62                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      39266                       # The number of ROB reads
system.cpu05.rob.rob_writes                     48454                       # The number of ROB writes
system.cpu05.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      74305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     22254                       # Number of Instructions Simulated
system.cpu05.committedOps                       23096                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.985576                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.985576                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.014635                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.014635                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  31635                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 10098                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   81432                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  31666                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  4731                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   45                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           4.751777                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              3824                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          152.960000                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     4.751777                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.004640                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.004640                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            7860                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           7860                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3308                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3308                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          513                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          513                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         3821                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           3821                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         3822                       # number of overall hits
system.cpu05.dcache.overall_hits::total          3822                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data           53                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           19                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           10                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data           72                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data           73                       # number of overall misses
system.cpu05.dcache.overall_misses::total           73                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4163989                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4163989                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3896000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3896000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       168997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       168997                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        36000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      8059989                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      8059989                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      8059989                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      8059989                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         3361                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3361                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         3893                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         3893                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         3895                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         3895                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.015769                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.015769                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.035714                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.035714                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.018495                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.018495                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.018742                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.018742                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 78565.830189                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 78565.830189                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 205052.631579                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 205052.631579                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 16899.700000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 16899.700000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 111944.291667                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 111944.291667                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 110410.808219                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 110410.808219                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          778                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          778                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           26                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           38                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           38                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           27                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           34                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           35                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1423503                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1423503                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1039750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1039750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       137503                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       137503                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      2463253                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      2463253                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      2472753                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      2472753                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.008033                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.008033                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.013158                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.013158                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.008734                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.008734                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.008986                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.008986                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 52722.333333                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 52722.333333                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 148535.714286                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 148535.714286                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 13750.300000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13750.300000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 72448.617647                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 72448.617647                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 70650.085714                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 70650.085714                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           8.096091                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6657                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          133.140000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     8.096091                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.015813                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.015813                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           13484                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          13484                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6657                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6657                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6657                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6657                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6657                       # number of overall hits
system.cpu05.icache.overall_hits::total          6657                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           60                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           60                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           60                       # number of overall misses
system.cpu05.icache.overall_misses::total           60                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      6197499                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      6197499                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      6197499                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      6197499                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      6197499                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      6197499                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6717                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6717                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6717                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6717                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6717                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6717                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.008933                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.008933                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.008933                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.008933                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 103291.650000                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 103291.650000                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 103291.650000                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 103291.650000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 103291.650000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 103291.650000                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs         2140                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs   164.615385                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           10                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           10                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           10                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           50                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           50                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5266749                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5266749                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5266749                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5266749                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5266749                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5266749                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.007444                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.007444                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.007444                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.007444                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.007444                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.007444                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 105334.980000                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 105334.980000                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 105334.980000                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 105334.980000                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 105334.980000                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 105334.980000                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  5788                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5338                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             125                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               2886                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2801                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           97.054747                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   182                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21418                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             1503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        24024                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      5788                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             2983                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       13153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   305                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          290                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    6379                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15263                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.691149                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.199366                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   2791     18.29%     18.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   5689     37.27%     55.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    226      1.48%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6557     42.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15263                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.270240                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.121673                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   1490                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                2170                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   11312                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 166                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  125                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                186                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                23792                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 448                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  125                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   1910                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   208                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1752                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   11040                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 228                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                23279                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 129                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                 125                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             40492                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              112689                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          31047                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               39006                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   1483                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                     463                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               3290                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               700                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             200                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            126                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    23066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   22871                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              26                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          1166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         2131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15263                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.498460                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.066819                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              3862     25.30%     25.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2797     18.33%     43.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              5787     37.92%     81.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              2768     18.14%     99.68% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4                49      0.32%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15263                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3131     78.16%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     78.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  346      8.64%     86.79% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 529     13.21%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               18912     82.69%     82.69% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.01%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.70% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               3300     14.43%     97.13% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               656      2.87%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                22871                       # Type of FU issued
system.cpu06.iq.rate                         1.067840                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4006                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.175156                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            65036                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           24312                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        22548                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                26877                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          233                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          172                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  125                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    55                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             23147                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                3290                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                700                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                102                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               22669                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                3244                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             201                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           2                       # number of nop insts executed
system.cpu06.iew.exec_refs                       3868                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5277                       # Number of branches executed
system.cpu06.iew.exec_stores                      624                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.058409                       # Inst execution rate
system.cpu06.iew.wb_sent                        22582                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       22548                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   15704                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   26799                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.052759                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.585992                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts           955                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts              98                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        15084                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.457107                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.796097                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4544     30.12%     30.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7482     49.60%     79.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          308      2.04%     81.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          185      1.23%     83.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           60      0.40%     83.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2155     14.29%     97.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          202      1.34%     99.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           85      0.56%     99.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8           63      0.42%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        15084                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              21170                       # Number of instructions committed
system.cpu06.commit.committedOps                21979                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         3585                       # Number of memory references committed
system.cpu06.commit.loads                        3057                       # Number of loads committed
system.cpu06.commit.membars                        34                       # Number of memory barriers committed
system.cpu06.commit.branches                     5201                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   16920                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 88                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          18392     83.68%     83.68% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.01%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          3057     13.91%     97.60% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          528      2.40%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           21979                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                  63                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      37630                       # The number of ROB reads
system.cpu06.rob.rob_writes                     46061                       # The number of ROB writes
system.cpu06.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      74820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     21170                       # Number of Instructions Simulated
system.cpu06.committedOps                       21979                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.011715                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.011715                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.988421                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.988421                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  30088                       # number of integer regfile reads
system.cpu06.int_regfile_writes                  9627                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   77502                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  30063                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  4544                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           4.604091                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              3653                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          146.120000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     4.604091                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.004496                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.004496                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            7513                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           7513                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3157                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3157                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          493                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          493                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         3650                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           3650                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         3651                       # number of overall hits
system.cpu06.dcache.overall_hits::total          3651                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data           47                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           21                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           11                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data           68                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data           69                       # number of overall misses
system.cpu06.dcache.overall_misses::total           69                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      3189985                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      3189985                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      2759750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      2759750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       181995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       181995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      5949735                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      5949735                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      5949735                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      5949735                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         3204                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         3204                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         3718                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         3718                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         3720                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         3720                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.014669                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.014669                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.040856                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.040856                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.018289                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018289                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.018548                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018548                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 67872.021277                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 67872.021277                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 131416.666667                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 131416.666667                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        16545                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        16545                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 87496.102941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 87496.102941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 86228.043478                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 86228.043478                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          300                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          300                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           20                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           14                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           34                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           34                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           27                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           34                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           35                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      1442753                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      1442753                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       820000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       820000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       147505                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       147505                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      2262753                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      2262753                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      2272253                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      2272253                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.008427                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.008427                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.013619                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.013619                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.009145                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.009145                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.009409                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.009409                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 53435.296296                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 53435.296296                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 117142.857143                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 117142.857143                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 13409.545455                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13409.545455                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 66551.558824                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 66551.558824                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 64921.514286                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 64921.514286                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.947823                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6317                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          123.862745                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.947823                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.015523                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.015523                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           12807                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          12807                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6317                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6317                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6317                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6317                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6317                       # number of overall hits
system.cpu06.icache.overall_hits::total          6317                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           61                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           61                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           61                       # number of overall misses
system.cpu06.icache.overall_misses::total           61                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      6313498                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      6313498                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      6313498                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      6313498                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      6313498                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      6313498                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         6378                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         6378                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         6378                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         6378                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         6378                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         6378                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.009564                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009564                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.009564                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009564                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.009564                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009564                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 103499.967213                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 103499.967213                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 103499.967213                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 103499.967213                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 103499.967213                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 103499.967213                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs         1987                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs   132.466667                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           10                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           10                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           51                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           51                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5304248                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5304248                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5304248                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5304248                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5304248                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5304248                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.007996                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.007996                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.007996                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.007996                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.007996                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.007996                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 104004.862745                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 104004.862745                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 104004.862745                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 104004.862745                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 104004.862745                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 104004.862745                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  5338                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            4927                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             115                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               2661                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  2581                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.993611                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   167                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20909                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             1486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        22150                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      5338                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2748                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       12337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   281                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          343                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    5871                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14399                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.651642                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.212653                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   2906     20.18%     20.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   5250     36.46%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    197      1.37%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6046     41.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14399                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.255297                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.059352                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   1418                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                2281                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   10430                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 156                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  114                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                21934                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 412                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  114                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   1800                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   471                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1658                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   10187                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 169                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                21466                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 115                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                 121                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenamedOperands             37370                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              103902                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          28639                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               35996                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   1370                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                     421                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               3033                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               633                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             182                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    21281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                71                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   21081                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              22                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          1062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         2050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14399                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.464060                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.077274                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3883     26.97%     26.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2588     17.97%     44.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              5335     37.05%     81.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              2549     17.70%     99.69% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4                44      0.31%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14399                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2893     78.29%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     78.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  320      8.66%     86.96% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 482     13.04%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               17441     82.73%     82.73% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.01%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.75% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               3042     14.43%     97.18% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               595      2.82%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                21081                       # Type of FU issued
system.cpu07.iq.rate                         1.008226                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3695                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.175276                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            60276                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           22415                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        20786                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                24776                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          210                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          143                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  114                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    48                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             21354                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                3033                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                633                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                 94                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               20900                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                2990                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             179                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           2                       # number of nop insts executed
system.cpu07.iew.exec_refs                       3559                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4865                       # Number of branches executed
system.cpu07.iew.exec_stores                      569                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.999570                       # Inst execution rate
system.cpu07.iew.wb_sent                        20816                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       20786                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   14482                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   24742                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.994117                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.585321                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts           857                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts              89                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14238                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.425060                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.792211                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4523     31.77%     31.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         6892     48.41%     80.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          283      1.99%     82.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          172      1.21%     83.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           55      0.39%     83.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1984     13.93%     97.69% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          188      1.32%     99.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           80      0.56%     99.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8           61      0.43%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14238                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              19539                       # Number of instructions committed
system.cpu07.commit.committedOps                20290                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         3313                       # Number of memory references committed
system.cpu07.commit.loads                        2823                       # Number of loads committed
system.cpu07.commit.membars                        32                       # Number of memory barriers committed
system.cpu07.commit.branches                     4800                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   15622                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 82                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          16975     83.66%     83.66% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.01%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          2823     13.91%     97.59% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          490      2.41%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           20290                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                  61                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      35025                       # The number of ROB reads
system.cpu07.rob.rob_writes                     42469                       # The number of ROB writes
system.cpu07.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      75329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     19539                       # Number of Instructions Simulated
system.cpu07.committedOps                       20290                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.070116                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.070116                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.934478                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.934478                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  27748                       # number of integer regfile reads
system.cpu07.int_regfile_writes                  8874                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   71436                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  27731                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  4212                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   41                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           4.460063                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              3368                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          134.720000                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     4.460063                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.004356                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.004356                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            6931                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           6931                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         2906                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          2906                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          459                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          459                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         3365                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           3365                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         3366                       # number of overall hits
system.cpu07.dcache.overall_hits::total          3366                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           46                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           19                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data           65                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data           66                       # number of overall misses
system.cpu07.dcache.overall_misses::total           66                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      4245500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      4245500                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3338250                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3338250                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       147994                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       147994                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      7583750                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      7583750                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      7583750                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      7583750                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         2952                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         2952                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          478                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          478                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         3430                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         3430                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         3432                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         3432                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.015583                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.015583                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.039749                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.039749                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.018950                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.018950                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.019231                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.019231                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 92293.478261                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 92293.478261                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 175697.368421                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 175697.368421                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 16443.777778                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 16443.777778                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 116673.076923                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 116673.076923                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 114905.303030                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 114905.303030                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          284                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           19                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           12                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           31                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           31                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           27                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           34                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           35                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1885500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1885500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1018750                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1018750                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       119506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       119506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2904250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2904250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2913750                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2913750                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.009146                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.009146                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.014644                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.014644                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.009913                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.009913                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.010198                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.010198                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 69833.333333                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 69833.333333                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 145535.714286                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 145535.714286                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 13278.444444                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13278.444444                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 85419.117647                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 85419.117647                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data        83250                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total        83250                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.547498                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              5811                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          118.591837                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.547498                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.014741                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.014741                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           11789                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          11789                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         5811                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          5811                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         5811                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           5811                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         5811                       # number of overall hits
system.cpu07.icache.overall_hits::total          5811                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           59                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           59                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           59                       # number of overall misses
system.cpu07.icache.overall_misses::total           59                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      6158500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      6158500                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      6158500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      6158500                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      6158500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      6158500                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         5870                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         5870                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         5870                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         5870                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         5870                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         5870                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.010051                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.010051                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.010051                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.010051                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.010051                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.010051                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 104381.355932                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 104381.355932                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 104381.355932                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 104381.355932                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 104381.355932                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 104381.355932                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs         1635                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs   148.636364                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           49                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           49                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           49                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5079000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5079000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5079000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5079000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5079000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5079000                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.008348                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.008348                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.008348                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.008348                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.008348                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.008348                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 103653.061224                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 103653.061224                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 103653.061224                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 103653.061224                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 103653.061224                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 103653.061224                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5035                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            4601                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             125                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               2506                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2414                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           96.328811                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   162                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          20388                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             1625                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        21034                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5035                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2576                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       11727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   295                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          206                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    5611                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            13951                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.627625                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.221625                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   3004     21.53%     21.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   4962     35.57%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    210      1.51%     58.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5775     41.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              13951                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.246959                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.031685                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   1432                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                2408                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    9830                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 160                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  121                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                20710                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 411                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  121                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   1831                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   277                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1940                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    9575                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 207                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                20213                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 131                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                 106                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.SQFullEvents                   45                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             34935                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               97887                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          26971                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               33429                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   1495                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                     412                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               2844                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               632                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             158                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             96                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    19963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   19767                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              59                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          1205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         2085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        13951                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.416888                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.090703                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4079     29.24%     29.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2453     17.58%     46.82% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4990     35.77%     82.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2382     17.07%     99.66% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4                47      0.34%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         13951                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2687     78.48%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     78.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  281      8.21%     86.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 456     13.32%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               16340     82.66%     82.66% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.02%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.68% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               2848     14.41%     97.09% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               576      2.91%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                19767                       # Type of FU issued
system.cpu08.iq.rate                         0.969541                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3424                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.173218                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            56965                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           21247                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        19460                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                23191                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          228                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          185                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  121                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    74                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             20044                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                2844                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                632                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                104                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               19574                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                2810                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             190                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       3349                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4549                       # Number of branches executed
system.cpu08.iew.exec_stores                      539                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.960075                       # Inst execution rate
system.cpu08.iew.wb_sent                        19491                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       19460                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   13523                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   23061                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.954483                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.586401                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          1024                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts              99                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13757                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.369194                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.765141                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4683     34.04%     34.04% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6447     46.86%     80.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          271      1.97%     82.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          159      1.16%     84.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           56      0.41%     84.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1858     13.51%     97.94% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          175      1.27%     99.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           58      0.42%     99.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8           50      0.36%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13757                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              18163                       # Number of instructions committed
system.cpu08.commit.committedOps                18836                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         3063                       # Number of memory references committed
system.cpu08.commit.loads                        2616                       # Number of loads committed
system.cpu08.commit.membars                        30                       # Number of memory barriers committed
system.cpu08.commit.branches                     4462                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   14492                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 74                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          15771     83.73%     83.73% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.01%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          2616     13.89%     97.63% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          447      2.37%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           18836                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                  50                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      33307                       # The number of ROB reads
system.cpu08.rob.rob_writes                     39926                       # The number of ROB writes
system.cpu08.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      75850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     18163                       # Number of Instructions Simulated
system.cpu08.committedOps                       18836                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.122502                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.122502                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.890867                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.890867                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  25935                       # number of integer regfile reads
system.cpu08.int_regfile_writes                  8343                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   66939                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  25905                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  4013                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           4.156373                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              3133                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          130.541667                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     4.156373                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.004059                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.004059                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            6487                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           6487                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         2722                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          2722                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          408                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          408                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         3130                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           3130                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         3131                       # number of overall hits
system.cpu08.dcache.overall_hits::total          3131                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           47                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           21                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           15                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           68                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           69                       # number of overall misses
system.cpu08.dcache.overall_misses::total           69                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      4637695                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      4637695                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3111000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3111000                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       208495                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       208495                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      7748695                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      7748695                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      7748695                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      7748695                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         2769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         2769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         3198                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         3198                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         3200                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         3200                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.016974                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.016974                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.048951                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.048951                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.021263                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.021263                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.021562                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.021562                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 98674.361702                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 98674.361702                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 148142.857143                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 148142.857143                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 13899.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 13899.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 113951.397059                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 113951.397059                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 112299.927536                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 112299.927536                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          325                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          325                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           21                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           14                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           35                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           35                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           26                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           15                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           33                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           34                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      2361511                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      2361511                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       891000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       891000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       161005                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       161005                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      3252511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      3252511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      3262011                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      3262011                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.009390                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.009390                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010319                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010319                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.010625                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.010625                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 90827.346154                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 90827.346154                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 127285.714286                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 127285.714286                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10733.666667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10733.666667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         6750                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 98560.939394                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 98560.939394                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 95941.500000                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 95941.500000                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           7.347447                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              5549                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              49                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          113.244898                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     7.347447                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.014350                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.014350                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           11269                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          11269                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         5549                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          5549                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         5549                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           5549                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         5549                       # number of overall hits
system.cpu08.icache.overall_hits::total          5549                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           61                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           61                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           61                       # number of overall misses
system.cpu08.icache.overall_misses::total           61                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6331499                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6331499                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6331499                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6331499                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6331499                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6331499                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         5610                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         5610                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         5610                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         5610                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         5610                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         5610                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.010873                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.010873                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.010873                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.010873                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.010873                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.010873                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 103795.065574                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 103795.065574                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 103795.065574                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 103795.065574                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 103795.065574                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 103795.065574                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs         1579                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs   143.545455                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           12                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           12                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           49                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           49                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5246999                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5246999                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5246999                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5246999                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5246999                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5246999                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.008734                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.008734                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.008734                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.008734                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.008734                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.008734                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 107081.612245                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 107081.612245                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 107081.612245                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 107081.612245                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 107081.612245                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 107081.612245                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  4451                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4062                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             117                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               2209                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2124                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.152105                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   147                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          19548                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             1354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        18560                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      4451                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2271                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   273                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          272                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    4948                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  29                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            12640                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.587263                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.233796                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   2976     23.54%     23.54% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   4377     34.63%     58.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    175      1.38%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5112     40.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              12640                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.227696                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.949458                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   1379                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                2316                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    8699                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 137                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  109                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                18239                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 405                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  109                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   1739                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   548                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1615                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8463                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 166                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                17793                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 119                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                  91                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             30799                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               86071                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          23667                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               29460                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   1328                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                     364                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               2522                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               552                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             143                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             74                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    17601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   17421                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              31                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          1035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         1891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        12640                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.378244                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.097891                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              3908     30.92%     30.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2228     17.63%     48.54% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4357     34.47%     83.01% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              2109     16.69%     99.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4                38      0.30%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         12640                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2355     77.77%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     77.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  272      8.98%     86.76% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 401     13.24%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               14383     82.56%     82.56% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.02%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.58% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               2527     14.51%     97.08% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               508      2.92%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                17421                       # Type of FU issued
system.cpu09.iq.rate                         0.891191                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3028                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.173813                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            50538                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           18706                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        17147                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                20449                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          204                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          143                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  109                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    50                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             17674                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                2522                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                552                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                 96                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               17250                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                2479                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             168                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       2959                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4004                       # Number of branches executed
system.cpu09.iew.exec_stores                      480                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.882443                       # Inst execution rate
system.cpu09.iew.wb_sent                        17173                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       17147                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   11908                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   20290                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.877174                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.586890                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts           850                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts              90                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        12482                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.332799                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.759372                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4480     35.89%     35.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         5682     45.52%     81.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          241      1.93%     83.34% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          140      1.12%     84.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           50      0.40%     84.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1637     13.11%     97.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          141      1.13%     99.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           67      0.54%     99.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8           44      0.35%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        12482                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              16021                       # Number of instructions committed
system.cpu09.commit.committedOps                16636                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         2727                       # Number of memory references committed
system.cpu09.commit.loads                        2318                       # Number of loads committed
system.cpu09.commit.membars                        28                       # Number of memory barriers committed
system.cpu09.commit.branches                     3933                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   12811                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 68                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          13907     83.60%     83.60% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.01%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          2318     13.93%     97.54% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          409      2.46%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           16636                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                  44                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      29690                       # The number of ROB reads
system.cpu09.rob.rob_writes                     35142                       # The number of ROB writes
system.cpu09.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      76690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     16021                       # Number of Instructions Simulated
system.cpu09.committedOps                       16636                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.220149                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.220149                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.819572                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.819572                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  22847                       # number of integer regfile reads
system.cpu09.int_regfile_writes                  7363                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   58986                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  22763                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  3596                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           3.909241                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2771                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          115.458333                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     3.909241                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.003818                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.003818                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            5757                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           5757                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         2396                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          2396                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          372                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          372                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         2768                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           2768                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         2769                       # number of overall hits
system.cpu09.dcache.overall_hits::total          2769                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           47                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           21                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           13                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           68                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           69                       # number of overall misses
system.cpu09.dcache.overall_misses::total           69                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4506720                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4506720                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      3632250                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      3632250                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       191497                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       191497                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      8138970                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      8138970                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      8138970                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      8138970                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         2443                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         2443                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          393                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          393                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         2836                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         2836                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         2838                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         2838                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.019239                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.019239                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.053435                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.053435                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.023977                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.023977                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.024313                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.024313                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 95887.659574                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 95887.659574                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 172964.285714                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 172964.285714                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 14730.538462                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 14730.538462                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 119690.735294                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 119690.735294                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 117956.086957                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 117956.086957                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          335                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          335                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           21                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           14                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           35                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           35                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           26                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           33                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           34                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1845756                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1845756                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1096500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1096500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       151503                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       151503                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      2942256                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      2942256                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      2951756                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      2951756                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.010643                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.010643                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.011636                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.011636                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.011980                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.011980                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 70990.615385                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 70990.615385                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 156642.857143                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 156642.857143                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11654.076923                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11654.076923                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         6750                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 89159.272727                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 89159.272727                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 86816.352941                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 86816.352941                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           7.057213                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              4888                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           95.843137                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     7.057213                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013784                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013784                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            9945                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           9945                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         4888                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          4888                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         4888                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           4888                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         4888                       # number of overall hits
system.cpu09.icache.overall_hits::total          4888                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           59                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           59                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           59                       # number of overall misses
system.cpu09.icache.overall_misses::total           59                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      6039499                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      6039499                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      6039499                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      6039499                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      6039499                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      6039499                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         4947                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         4947                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         4947                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         4947                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         4947                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         4947                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.011926                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011926                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.011926                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011926                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.011926                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011926                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 102364.389831                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 102364.389831                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 102364.389831                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 102364.389831                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 102364.389831                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 102364.389831                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs         1708                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          122                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            8                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            8                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            8                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           51                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           51                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5232249                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5232249                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5232249                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5232249                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5232249                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5232249                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.010309                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.010309                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.010309                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.010309                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 102593.117647                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 102593.117647                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 102593.117647                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 102593.117647                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 102593.117647                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 102593.117647                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  4335                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            3975                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               2136                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2061                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.488764                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   144                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          18969                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             1428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        17956                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      4335                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2205                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       10209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   255                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          251                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    4783                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12241                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.582632                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.233872                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   2893     23.63%     23.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   4259     34.79%     58.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    153      1.25%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   4936     40.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12241                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.228531                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.946597                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   1439                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                2063                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    8529                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 110                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  100                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                149                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                17872                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 392                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  100                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   1772                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   626                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1281                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    8294                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 168                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                17459                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 106                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                  89                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.SQFullEvents                   54                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             30209                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               84459                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          23230                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               28875                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   1330                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               23                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                     316                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               2491                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               543                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             146                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             63                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    17296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   17064                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              33                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          1059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         2101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12241                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.394004                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.094875                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3700     30.23%     30.23% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2158     17.63%     47.86% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4278     34.95%     82.80% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              2070     16.91%     99.71% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4                35      0.29%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12241                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2311     77.65%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     77.65% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  280      9.41%     87.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 385     12.94%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               14080     82.51%     82.51% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.02%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.53% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               2482     14.55%     97.08% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               499      2.92%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                17064                       # Type of FU issued
system.cpu10.iq.rate                         0.899573                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2976                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.174402                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            49375                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           18407                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        16782                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                20040                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          227                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  100                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    61                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             17350                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                2491                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                543                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               23                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                 86                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               16890                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                2438                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             171                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           2                       # number of nop insts executed
system.cpu10.iew.exec_refs                       2908                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   3920                       # Number of branches executed
system.cpu10.iew.exec_stores                      470                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.890400                       # Inst execution rate
system.cpu10.iew.wb_sent                        16813                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       16782                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   11642                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   19811                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.884707                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.587653                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts           873                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts              81                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12080                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.348427                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.763913                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4248     35.17%     35.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         5563     46.05%     81.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          231      1.91%     83.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          136      1.13%     84.25% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           49      0.41%     84.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1605     13.29%     97.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          145      1.20%     99.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           59      0.49%     99.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8           44      0.36%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12080                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              15683                       # Number of instructions committed
system.cpu10.commit.committedOps                16289                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         2660                       # Number of memory references committed
system.cpu10.commit.loads                        2264                       # Number of loads committed
system.cpu10.commit.membars                        27                       # Number of memory barriers committed
system.cpu10.commit.branches                     3852                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   12544                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 67                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          13627     83.66%     83.66% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          2264     13.90%     97.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          396      2.43%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           16289                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                  44                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      28964                       # The number of ROB reads
system.cpu10.rob.rob_writes                     34508                       # The number of ROB writes
system.cpu10.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      77269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     15683                       # Number of Instructions Simulated
system.cpu10.committedOps                       16289                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.209526                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.209526                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.826770                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.826770                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  22370                       # number of integer regfile reads
system.cpu10.int_regfile_writes                  7233                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   57759                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  22268                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  3545                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           3.926308                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              2732                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          109.280000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     3.926308                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.003834                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.003834                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            5657                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           5657                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         2362                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          2362                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          367                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          367                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         2729                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           2729                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         2730                       # number of overall hits
system.cpu10.dcache.overall_hits::total          2730                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           49                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           21                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           70                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data           71                       # number of overall misses
system.cpu10.dcache.overall_misses::total           71                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      3672250                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      3672250                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3312500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3312500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       116000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       116000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      6984750                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      6984750                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      6984750                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      6984750                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         2411                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         2411                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          388                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          388                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         2799                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         2799                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         2801                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         2801                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.020324                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.020324                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.054124                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.054124                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.025009                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025009                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025348                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025348                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 74943.877551                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 74943.877551                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 157738.095238                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 157738.095238                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        23200                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        23200                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 99782.142857                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 99782.142857                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 98376.760563                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 98376.760563                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          185                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           22                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           14                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           36                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           36                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           27                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           34                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           35                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1258250                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1258250                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1057250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1057250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2315500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2315500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2325000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2325000                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.011199                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.011199                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.018041                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.018041                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.012147                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.012496                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.012496                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 46601.851852                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 46601.851852                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 151035.714286                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 151035.714286                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data        20100                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20100                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 68102.941176                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 68102.941176                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 66428.571429                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 66428.571429                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.969940                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              4722                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           89.094340                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.969940                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.013613                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.013613                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            9617                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           9617                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         4722                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          4722                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         4722                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           4722                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         4722                       # number of overall hits
system.cpu10.icache.overall_hits::total          4722                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           60                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           60                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           60                       # number of overall misses
system.cpu10.icache.overall_misses::total           60                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      6408749                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      6408749                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      6408749                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      6408749                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      6408749                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      6408749                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         4782                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         4782                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         4782                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         4782                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         4782                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         4782                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.012547                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.012547                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.012547                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.012547                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.012547                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.012547                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 106812.483333                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 106812.483333                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 106812.483333                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 106812.483333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 106812.483333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 106812.483333                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs         2188                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs   182.333333                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5523499                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5523499                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5523499                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5523499                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5523499                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5523499                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.011083                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.011083                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.011083                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.011083                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 104216.962264                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 104216.962264                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 104216.962264                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 104216.962264                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 104216.962264                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 104216.962264                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  4016                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            3667                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             109                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               1993                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1913                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.985951                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   129                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          18298                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             1316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        16754                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      4016                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2042                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        9747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   253                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          309                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    4458                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11618                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.558874                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.241455                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   2901     24.97%     24.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   3942     33.93%     58.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    156      1.34%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   4619     39.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11618                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.219478                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.915619                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   1300                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                2234                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    7863                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 122                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                   99                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                143                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                16503                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 398                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                   99                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   1637                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   665                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1401                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    7635                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 181                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                16093                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 112                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                  90                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.SQFullEvents                   52                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             27817                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               77824                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          21394                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               26590                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   1223                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                     332                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               2284                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               505                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             135                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             64                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    15926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   15745                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              28                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined           968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         1831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11618                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.355225                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.103064                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3734     32.14%     32.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1995     17.17%     49.31% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              3948     33.98%     83.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1910     16.44%     99.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4                31      0.27%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11618                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2148     77.74%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     77.74% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  253      9.16%     86.90% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 362     13.10%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               12994     82.53%     82.53% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.02%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.55% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               2287     14.53%     97.07% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               461      2.93%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                15745                       # Type of FU issued
system.cpu11.iq.rate                         0.860477                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      2763                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.175484                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            45897                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           16952                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        15482                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                18508                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          192                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          136                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                   99                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    48                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             15986                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                2284                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                505                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                 88                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               15581                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                2243                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             162                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           2                       # number of nop insts executed
system.cpu11.iew.exec_refs                       2677                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3615                       # Number of branches executed
system.cpu11.iew.exec_stores                      434                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.851514                       # Inst execution rate
system.cpu11.iew.wb_sent                        15507                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       15482                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   10745                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   18326                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.846103                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.586325                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts           782                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts              82                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        11472                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.308926                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.757636                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4275     37.26%     37.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         5096     44.42%     81.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          220      1.92%     83.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          132      1.15%     84.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           45      0.39%     85.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1468     12.80%     97.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          132      1.15%     99.09% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           60      0.52%     99.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8           44      0.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        11472                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              14459                       # Number of instructions committed
system.cpu11.commit.committedOps                15016                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         2461                       # Number of memory references committed
system.cpu11.commit.loads                        2092                       # Number of loads committed
system.cpu11.commit.membars                        26                       # Number of memory barriers committed
system.cpu11.commit.branches                     3550                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   11564                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 62                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          12553     83.60%     83.60% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.01%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          2092     13.93%     97.54% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          369      2.46%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           15016                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                  44                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      27018                       # The number of ROB reads
system.cpu11.rob.rob_writes                     31756                       # The number of ROB writes
system.cpu11.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      77940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     14459                       # Number of Instructions Simulated
system.cpu11.committedOps                       15016                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.265509                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.265509                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.790196                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.790196                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  20626                       # number of integer regfile reads
system.cpu11.int_regfile_writes                  6656                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   53268                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  20537                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  3290                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           4.117662                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              2502                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           92.666667                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     4.117662                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.004021                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.004021                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            5211                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           5211                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         2163                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          2163                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          336                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          336                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            1                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         2499                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           2499                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         2500                       # number of overall hits
system.cpu11.dcache.overall_hits::total          2500                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           50                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           21                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           71                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           72                       # number of overall misses
system.cpu11.dcache.overall_misses::total           72                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      3842230                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      3842230                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3625000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3625000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       165998                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       165998                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      7467230                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      7467230                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      7467230                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      7467230                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         2213                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         2213                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          357                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          357                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         2570                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         2570                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         2572                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         2572                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.022594                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.022594                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.058824                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.027626                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027626                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.027994                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027994                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 76844.600000                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 76844.600000                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 172619.047619                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 172619.047619                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 18444.222222                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 18444.222222                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 105172.253521                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 105172.253521                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 103711.527778                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 103711.527778                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          245                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           23                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           14                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           37                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           37                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           27                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           34                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           35                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1366754                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1366754                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1128000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1128000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       137502                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       137502                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2494754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2494754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2504254                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2504254                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.012201                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.012201                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.019608                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013230                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013230                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013608                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013608                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 50620.518519                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 50620.518519                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 161142.857143                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 161142.857143                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data        15278                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total        15278                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 73375.117647                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 73375.117647                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 71550.114286                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 71550.114286                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.599982                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              4400                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           86.274510                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.599982                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.012891                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.012891                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            8965                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           8965                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         4400                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          4400                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         4400                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           4400                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         4400                       # number of overall hits
system.cpu11.icache.overall_hits::total          4400                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           57                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           57                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           57                       # number of overall misses
system.cpu11.icache.overall_misses::total           57                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      5664499                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      5664499                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      5664499                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      5664499                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      5664499                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      5664499                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         4457                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         4457                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         4457                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         4457                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         4457                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         4457                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.012789                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.012789                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.012789                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.012789                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.012789                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.012789                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 99377.175439                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 99377.175439                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 99377.175439                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 99377.175439                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 99377.175439                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 99377.175439                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs         1631                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs   116.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            6                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            6                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            6                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           51                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           51                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5008249                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5008249                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5008249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5008249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5008249                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5008249                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.011443                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.011443                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.011443                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.011443                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.011443                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.011443                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 98200.960784                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 98200.960784                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 98200.960784                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 98200.960784                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 98200.960784                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 98200.960784                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  4012                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            3669                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               1979                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1909                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           96.462860                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   136                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          17150                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             1362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        16642                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      4012                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2045                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        9386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   247                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    4441                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            11252                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.597494                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.231170                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   2591     23.03%     23.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   3930     34.93%     57.95% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    148      1.32%     59.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   4583     40.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              11252                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.233936                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.970379                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1285                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                1859                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    7907                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 105                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                   96                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                144                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                16606                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 371                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                   96                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   1598                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   619                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1095                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    7687                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 157                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                16217                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                 103                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                  84                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.SQFullEvents                   48                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             27954                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               78436                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          21554                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               26690                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   1260                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           21                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                     299                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               2319                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               531                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             140                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             63                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    16063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   15844                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              29                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          1029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         2027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        11252                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.408105                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.092959                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3331     29.60%     29.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1993     17.71%     47.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              3968     35.26%     82.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1925     17.11%     99.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4                35      0.31%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         11252                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2157     77.31%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     77.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  265      9.50%     86.81% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 368     13.19%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               13046     82.34%     82.34% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.02%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.36% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               2312     14.59%     96.95% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               483      3.05%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                15844                       # Type of FU issued
system.cpu12.iq.rate                         0.923848                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2790                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.176092                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            45757                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           17141                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        15570                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                18634                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          217                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          154                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                   96                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    61                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             16115                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                2319                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                531                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                 82                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               15674                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                2269                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             168                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       2721                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3629                       # Number of branches executed
system.cpu12.iew.exec_stores                      452                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.913936                       # Inst execution rate
system.cpu12.iew.wb_sent                        15603                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       15570                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   10774                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   18358                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.907872                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.586883                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts           853                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts              78                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        11096                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.359319                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.772566                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         3867     34.85%     34.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         5122     46.16%     81.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          220      1.98%     82.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          128      1.15%     84.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           45      0.41%     84.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1473     13.28%     97.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          140      1.26%     99.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           56      0.50%     99.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8           45      0.41%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        11096                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              14506                       # Number of instructions committed
system.cpu12.commit.committedOps                15083                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         2479                       # Number of memory references committed
system.cpu12.commit.loads                        2102                       # Number of loads committed
system.cpu12.commit.membars                        26                       # Number of memory barriers committed
system.cpu12.commit.branches                     3561                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   11624                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 64                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          12602     83.55%     83.55% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.01%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          2102     13.94%     97.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          377      2.50%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           15083                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                  45                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      26766                       # The number of ROB reads
system.cpu12.rob.rob_writes                     32042                       # The number of ROB writes
system.cpu12.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      79088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     14506                       # Number of Instructions Simulated
system.cpu12.committedOps                       15083                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.182269                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.182269                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.845831                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.845831                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  20732                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  6743                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   53619                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  20567                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  3341                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           3.715591                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              2551                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          102.040000                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     3.715591                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.003629                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.003629                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            5286                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           5286                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         2199                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          2199                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          349                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          349                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            1                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         2548                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           2548                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         2549                       # number of overall hits
system.cpu12.dcache.overall_hits::total          2549                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           46                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           21                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           67                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           68                       # number of overall misses
system.cpu12.dcache.overall_misses::total           68                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      3499485                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      3499485                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3263250                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3263250                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        54500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        54500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      6762735                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      6762735                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      6762735                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      6762735                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         2245                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         2245                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          370                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          370                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         2615                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         2615                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         2617                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         2617                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.020490                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.020490                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.056757                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.056757                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.025621                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.025621                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.025984                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.025984                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 76075.760870                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 76075.760870                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 155392.857143                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 155392.857143                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        13625                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        13625                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 100936.343284                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 100936.343284                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 99451.985294                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 99451.985294                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           19                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           14                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           33                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           33                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           27                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           34                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           35                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1423507                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1423507                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1158500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1158500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        42500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        42500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2582007                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2582007                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2591507                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2591507                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.012027                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.012027                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.018919                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.018919                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013002                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013002                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013374                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013374                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 52722.481481                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 52722.481481                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data       165500                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total       165500                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        10625                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10625                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 75941.382353                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 75941.382353                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 74043.057143                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 74043.057143                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.536239                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              4379                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           82.622642                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.536239                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012766                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012766                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            8933                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           8933                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         4379                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          4379                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         4379                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           4379                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         4379                       # number of overall hits
system.cpu12.icache.overall_hits::total          4379                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           61                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           61                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           61                       # number of overall misses
system.cpu12.icache.overall_misses::total           61                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      5620248                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      5620248                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      5620248                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      5620248                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      5620248                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      5620248                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         4440                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         4440                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         4440                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         4440                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         4440                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         4440                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.013739                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.013739                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.013739                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.013739                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.013739                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.013739                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 92135.213115                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 92135.213115                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 92135.213115                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 92135.213115                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 92135.213115                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 92135.213115                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs         1747                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs   124.785714                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst            8                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst            8                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      4902498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      4902498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      4902498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      4902498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      4902498                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      4902498                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.011937                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.011937                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.011937                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.011937                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.011937                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.011937                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 92499.962264                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 92499.962264                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 92499.962264                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 92499.962264                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 92499.962264                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 92499.962264                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  3828                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3503                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect              99                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               1885                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1813                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.180371                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   129                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          16482                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             1400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        15858                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      3828                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             1942                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        9166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   235                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    4233                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10937                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.561489                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.238292                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   2689     24.59%     24.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   3767     34.44%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    132      1.21%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   4349     39.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10937                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.232253                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.962141                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1331                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                1891                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    7522                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 103                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                   90                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                133                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                15757                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 342                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                   90                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   1626                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   613                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1154                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    7319                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 135                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                15407                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                  91                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                  75                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.SQFullEvents                   29                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             26683                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               74522                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          20490                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               25594                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   1078                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               22                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                     282                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               2196                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               463                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             131                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             58                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    15261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   15078                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              30                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined           862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         1752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10937                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.378623                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.098609                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              3385     30.95%     30.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1921     17.56%     48.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              3769     34.46%     82.98% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1829     16.72%     99.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4                33      0.30%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10937                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2039     78.18%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     78.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  244      9.36%     87.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 325     12.46%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               12452     82.58%     82.58% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.02%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.60% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               2195     14.56%     97.16% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               428      2.84%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                15078                       # Type of FU issued
system.cpu13.iq.rate                         0.914816                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2608                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.172967                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            43728                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           16174                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        14828                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                17686                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          192                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          107                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                   90                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    50                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             15314                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                2196                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                463                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 75                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               14927                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                2155                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             148                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       2561                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   3469                       # Number of branches executed
system.cpu13.iew.exec_stores                      406                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.905655                       # Inst execution rate
system.cpu13.iew.wb_sent                        14857                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       14828                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   10284                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   17510                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.899648                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.587322                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts           715                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              72                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        10798                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.338118                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.760046                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         3849     35.65%     35.65% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         4934     45.69%     81.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          207      1.92%     83.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          121      1.12%     84.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           43      0.40%     84.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1426     13.21%     97.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          130      1.20%     99.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           48      0.44%     99.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8           40      0.37%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        10798                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              13910                       # Number of instructions committed
system.cpu13.commit.committedOps                14449                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         2360                       # Number of memory references committed
system.cpu13.commit.loads                        2004                       # Number of loads committed
system.cpu13.commit.membars                        24                       # Number of memory barriers committed
system.cpu13.commit.branches                     3415                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   11130                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 60                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          12087     83.65%     83.65% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.01%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.67% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2004     13.87%     97.54% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          356      2.46%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           14449                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                  40                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      25714                       # The number of ROB reads
system.cpu13.rob.rob_writes                     30479                       # The number of ROB writes
system.cpu13.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      79756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     13910                       # Number of Instructions Simulated
system.cpu13.committedOps                       14449                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.184903                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.184903                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.843951                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.843951                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  19771                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  6392                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   51045                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  19699                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  3167                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           3.560766                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              2410                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              24                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          100.416667                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     3.560766                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.003477                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.003477                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            4989                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           4989                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2079                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2079                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          328                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          328                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         2407                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           2407                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         2408                       # number of overall hits
system.cpu13.dcache.overall_hits::total          2408                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           38                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            6                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           57                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           58                       # number of overall misses
system.cpu13.dcache.overall_misses::total           58                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3106750                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3106750                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3018500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3018500                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       125999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       125999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      6125250                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      6125250                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      6125250                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      6125250                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         2117                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         2117                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          347                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          347                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         2464                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         2464                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         2466                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         2466                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.017950                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.017950                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.054755                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.054755                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.023133                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.023133                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.023520                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.023520                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 81756.578947                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 81756.578947                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 158868.421053                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 158868.421053                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 20999.833333                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 20999.833333                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 107460.526316                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 107460.526316                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 105607.758621                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 105607.758621                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           97                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           12                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           24                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           24                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           26                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           33                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           34                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1208250                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1208250                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data       986250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total       986250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       106501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       106501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2194500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2194500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2203500                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2203500                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.012282                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.012282                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.020173                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.020173                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013393                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013393                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013788                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013788                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 46471.153846                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 46471.153846                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 140892.857143                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 140892.857143                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 17750.166667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17750.166667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data        66500                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total        66500                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 64808.823529                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 64808.823529                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.256339                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              4169                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           80.173077                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.256339                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.012219                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.012219                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            8514                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           8514                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         4169                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          4169                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         4169                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           4169                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         4169                       # number of overall hits
system.cpu13.icache.overall_hits::total          4169                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           62                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           62                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           62                       # number of overall misses
system.cpu13.icache.overall_misses::total           62                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      5417249                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      5417249                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      5417249                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      5417249                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      5417249                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      5417249                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         4231                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         4231                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         4231                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         4231                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         4231                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         4231                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.014654                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.014654                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.014654                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.014654                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.014654                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.014654                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 87374.983871                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 87374.983871                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 87374.983871                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 87374.983871                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 87374.983871                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 87374.983871                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs         2017                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   144.071429                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           52                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           52                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      4771999                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      4771999                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      4771999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      4771999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      4771999                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      4771999                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.012290                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.012290                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.012290                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.012290                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.012290                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.012290                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 91769.211538                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 91769.211538                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 91769.211538                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 91769.211538                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 91769.211538                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 91769.211538                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3518                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            3177                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               1736                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1654                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.276498                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   127                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          15771                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             1364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        14694                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3518                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             1781                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        8650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   243                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          215                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    3946                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  27                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            10562                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.512782                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.252316                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   2882     27.29%     27.29% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   3462     32.78%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    138      1.31%     61.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   4080     38.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              10562                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.223068                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.931710                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1390                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                2077                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6888                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 113                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                   94                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                137                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                14504                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 362                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                   94                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   1702                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   595                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1382                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6679                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 110                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                14122                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                 103                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                  76                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenamedOperands             24232                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               68259                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          18715                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               23039                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   1181                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                     288                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               2030                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               470                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             130                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             58                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    13950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   13758                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              27                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined           936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         1830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        10562                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.302594                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.112586                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3665     34.70%     34.70% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1762     16.68%     51.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              3440     32.57%     83.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1664     15.75%     99.71% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4                31      0.29%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         10562                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1880     76.95%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     76.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  241      9.86%     86.82% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 322     13.18%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               11300     82.13%     82.13% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.02%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.16% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               2025     14.72%     96.87% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               430      3.13%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                13758                       # Type of FU issued
system.cpu14.iq.rate                         0.872361                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2443                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.177569                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            40545                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           14944                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        13504                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                16201                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          200                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                   94                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    53                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             14009                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                2030                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                470                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                 82                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               13599                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                1981                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             156                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           2                       # number of nop insts executed
system.cpu14.iew.exec_refs                       2387                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   3134                       # Number of branches executed
system.cpu14.iew.exec_stores                      406                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.862279                       # Inst execution rate
system.cpu14.iew.wb_sent                        13533                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       13504                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                    9306                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   15880                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.856255                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.586020                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts           774                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              77                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        10416                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.254896                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.736957                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4141     39.76%     39.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         4435     42.58%     82.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          206      1.98%     84.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          119      1.14%     85.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           43      0.41%     85.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1261     12.11%     97.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          124      1.19%     99.16% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           50      0.48%     99.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8           37      0.36%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        10416                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              12552                       # Number of instructions committed
system.cpu14.commit.committedOps                13071                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         2177                       # Number of memory references committed
system.cpu14.commit.loads                        1830                       # Number of loads committed
system.cpu14.commit.membars                        24                       # Number of memory barriers committed
system.cpu14.commit.branches                     3077                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   10086                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 58                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          10892     83.33%     83.33% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.02%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          1830     14.00%     97.35% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          347      2.65%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           13071                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                  37                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      24029                       # The number of ROB reads
system.cpu14.rob.rob_writes                     27851                       # The number of ROB writes
system.cpu14.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      80467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     12552                       # Number of Instructions Simulated
system.cpu14.committedOps                       13071                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.256453                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.256453                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.795891                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.795891                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  17948                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  5891                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   46563                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  17731                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  2998                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.252946                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              2229                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              23                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           96.913043                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.252946                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003177                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003177                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.022461                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            4640                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           4640                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         1911                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          1911                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          315                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          315                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            1                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         2226                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           2226                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         2227                       # number of overall hits
system.cpu14.dcache.overall_hits::total          2227                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           39                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           19                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           10                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           58                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           59                       # number of overall misses
system.cpu14.dcache.overall_misses::total           59                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3143000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3143000                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3046750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3046750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       166996                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       166996                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        36000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      6189750                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      6189750                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      6189750                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      6189750                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         1950                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         1950                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          334                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          334                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         2284                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         2284                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         2286                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         2286                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.020000                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.020000                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.056886                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.056886                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.025394                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.025394                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.025809                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.025809                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 80589.743590                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 80589.743590                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 160355.263158                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 160355.263158                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 16699.600000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 16699.600000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 106719.827586                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 106719.827586                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 104911.016949                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 104911.016949                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           14                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           26                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           26                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           25                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           10                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           32                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           33                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1189500                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1189500                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       960500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       960500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       135504                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       135504                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2150000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2150000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2159500                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2159500                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.012821                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.012821                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.020958                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.020958                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.014011                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.014011                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.014436                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.014436                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data        47580                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total        47580                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 137214.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 137214.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 13550.400000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13550.400000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 67187.500000                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 67187.500000                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 65439.393939                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 65439.393939                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.049825                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              3885                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           74.711538                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.049825                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.011816                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.011816                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7940                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7940                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         3885                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3885                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         3885                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3885                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         3885                       # number of overall hits
system.cpu14.icache.overall_hits::total          3885                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           59                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           59                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           59                       # number of overall misses
system.cpu14.icache.overall_misses::total           59                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      5037499                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      5037499                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      5037499                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      5037499                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      5037499                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      5037499                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         3944                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3944                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         3944                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3944                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         3944                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3944                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.014959                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.014959                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.014959                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.014959                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.014959                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.014959                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 85381.338983                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 85381.338983                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 85381.338983                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 85381.338983                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 85381.338983                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 85381.338983                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs         1559                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs   111.357143                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            7                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           52                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           52                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      4408249                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      4408249                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      4408249                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      4408249                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      4408249                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      4408249                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.013185                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.013185                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.013185                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.013185                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.013185                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.013185                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 84774.019231                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 84774.019231                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 84774.019231                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 84774.019231                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 84774.019231                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 84774.019231                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3196                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            2904                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect              89                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               1578                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1493                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.613435                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          15366                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             1843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        13268                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3196                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1605                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        8543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   215                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    3542                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            10787                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.329471                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.270450                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   3864     35.82%     35.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   3154     29.24%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    120      1.11%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   3649     33.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              10787                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.207992                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.863465                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1286                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                3074                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    6265                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                  83                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                   79                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                120                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                13128                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 326                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                   79                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   1552                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                    74                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2919                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6073                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                  90                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                12835                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                  61                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                  71                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenamedOperands             22097                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               62020                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          17008                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               21139                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                    952                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                     250                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               1866                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               401                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             128                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             60                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    12718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                44                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   12546                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              32                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined           733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         1520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        10787                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.163067                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.126941                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4520     41.90%     41.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1556     14.42%     56.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              3168     29.37%     85.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1518     14.07%     99.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4                25      0.23%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         10787                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1731     77.55%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     77.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  220      9.86%     87.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 281     12.59%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               10313     82.20%     82.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.02%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.23% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               1851     14.75%     96.98% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               379      3.02%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                12546                       # Type of FU issued
system.cpu15.iq.rate                         0.816478                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2232                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.177905                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            38140                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           13496                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        12331                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                14778                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              0                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          176                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores           64                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                   79                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    42                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             12764                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                1866                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                401                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           51                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 64                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               12416                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                1815                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             127                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           2                       # number of nop insts executed
system.cpu15.iew.exec_refs                       2184                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2858                       # Number of branches executed
system.cpu15.iew.exec_stores                      369                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.808018                       # Inst execution rate
system.cpu15.iew.wb_sent                        12354                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       12331                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                    8479                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   14490                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.802486                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.585162                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts           609                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              61                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        10666                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.127789                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.695996                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4917     46.10%     46.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         4055     38.02%     84.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          186      1.74%     85.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          112      1.05%     86.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           38      0.36%     87.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1152     10.80%     98.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          127      1.19%     99.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           40      0.38%     99.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8           39      0.37%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        10666                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              11522                       # Number of instructions committed
system.cpu15.commit.committedOps                12029                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         2027                       # Number of memory references committed
system.cpu15.commit.loads                        1690                       # Number of loads committed
system.cpu15.commit.membars                        24                       # Number of memory barriers committed
system.cpu15.commit.branches                     2816                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                    9301                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 56                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          10000     83.13%     83.13% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.02%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          1690     14.05%     97.20% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          337      2.80%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           12029                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                  39                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      23057                       # The number of ROB reads
system.cpu15.rob.rob_writes                     25411                       # The number of ROB writes
system.cpu15.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      80872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     11522                       # Number of Instructions Simulated
system.cpu15.committedOps                       12029                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.333623                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.333623                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.749837                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.749837                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  16394                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  5395                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   42504                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  16161                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  2812                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   10                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           3.446919                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2071                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              28                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           73.964286                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     3.446919                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.003366                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.003366                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            4298                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           4298                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         1753                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1753                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          311                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          311                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            1                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         2064                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           2064                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         2065                       # number of overall hits
system.cpu15.dcache.overall_hits::total          2065                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           40                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           20                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           60                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           61                       # number of overall misses
system.cpu15.dcache.overall_misses::total           61                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      2178500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      2178500                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2957000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2957000                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        24000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        36499                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      5135500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      5135500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      5135500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      5135500                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         1793                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1793                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          331                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          331                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         2124                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         2124                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         2126                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         2126                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.022309                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.022309                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.060423                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.060423                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.028249                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.028249                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028692                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028692                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 54462.500000                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 54462.500000                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data       147850                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total       147850                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        12000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 12166.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 85591.666667                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 85591.666667                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 84188.524590                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 84188.524590                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           26                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           25                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           34                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           35                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      1502250                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      1502250                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       812500                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       812500                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2314750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2314750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2324250                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2324250                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013943                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013943                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.027190                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.027190                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.016008                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016008                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.016463                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016463                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data        60090                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total        60090                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 90277.777778                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 90277.777778                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         8667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 68080.882353                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 68080.882353                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 66407.142857                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 66407.142857                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.600148                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              3479                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           68.215686                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.600148                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.010938                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.010938                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            7135                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           7135                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         3479                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3479                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         3479                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3479                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         3479                       # number of overall hits
system.cpu15.icache.overall_hits::total          3479                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total           63                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      4974748                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      4974748                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      4974748                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      4974748                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      4974748                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      4974748                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         3542                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3542                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         3542                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3542                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         3542                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3542                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.017787                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.017787                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.017787                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.017787                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.017787                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.017787                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 78964.253968                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 78964.253968                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 78964.253968                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 78964.253968                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 78964.253968                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 78964.253968                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs         1627                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs   125.153846                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           12                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           12                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4187748                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4187748                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4187748                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4187748                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4187748                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4187748                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.014399                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.014399                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.014399                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.014399                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.014399                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.014399                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 82112.705882                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 82112.705882                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 82112.705882                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 82112.705882                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 82112.705882                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 82112.705882                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2098                       # Transaction distribution
system.membus.trans_dist::ReadResp               2097                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              73                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               291                       # Transaction distribution
system.membus.trans_dist::ReadExResp              291                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        39296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        23040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  125312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              515                       # Total snoops (count)
system.membus.snoop_fanout::samples              2494                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2494                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3092500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3273250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1901491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             261500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer6.occupancy             242991                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer9.occupancy             275250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            279243                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            270000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            296996                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer17.occupancy            257000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer18.occupancy            262484                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer21.occupancy            270750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            232744                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer25.occupancy            276250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            237242                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer29.occupancy            261000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer30.occupancy            225744                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer33.occupancy            265750                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            258484                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer37.occupancy            274000                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer38.occupancy            247241                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer41.occupancy            284500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer42.occupancy            207000                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer45.occupancy            274500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer46.occupancy            227744                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer49.occupancy            283250                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer50.occupancy            201493                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer53.occupancy            279750                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer54.occupancy            206499                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer57.occupancy            280500                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer58.occupancy            221496                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer61.occupancy            273500                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer62.occupancy            184249                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
