begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Hiroki Mori  * Copyright (c) 2010 Adrian Chadd  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/socket.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/cons.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/reboot.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<net/ethernet.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuregs.h>
end_include

begin_include
include|#
directive|include
file|<machine/hwfunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmparam.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5312reg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315reg.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315_cpudef.h>
end_include

begin_include
include|#
directive|include
file|<mips/atheros/ar531x/ar5315_setup.h>
end_include

begin_function
specifier|static
name|void
name|ar5312_chip_detect_mem_size
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|memsize
decl_stmt|;
name|uint32_t
name|memcfg
decl_stmt|,
name|bank0
decl_stmt|,
name|bank1
decl_stmt|;
comment|/* 	 * Determine the memory size as established by system 	 * firmware. 	 * 	 * NB: we allow compile time override 	 */
name|memcfg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5312_SDRAMCTL_BASE
operator|+
name|AR5312_SDRAMCTL_MEM_CFG1
argument_list|)
expr_stmt|;
name|bank0
operator|=
name|__SHIFTOUT
argument_list|(
name|memcfg
argument_list|,
name|AR5312_MEM_CFG1_BANK0
argument_list|)
expr_stmt|;
name|bank1
operator|=
name|__SHIFTOUT
argument_list|(
name|memcfg
argument_list|,
name|AR5312_MEM_CFG1_BANK1
argument_list|)
expr_stmt|;
name|memsize
operator|=
operator|(
name|bank0
condition|?
operator|(
literal|1
operator|<<
operator|(
name|bank0
operator|+
literal|1
operator|)
operator|)
else|:
literal|0
operator|)
operator|+
operator|(
name|bank1
condition|?
operator|(
literal|1
operator|<<
operator|(
name|bank1
operator|+
literal|1
operator|)
operator|)
else|:
literal|0
operator|)
expr_stmt|;
name|memsize
operator|<<=
literal|20
expr_stmt|;
name|realmem
operator|=
name|memsize
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5312_chip_detect_sys_frequency
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|predivisor
decl_stmt|;
name|uint32_t
name|multiplier
decl_stmt|;
specifier|const
name|uint32_t
name|clockctl
init|=
name|ATH_READ_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_CLOCKCTL
argument_list|)
decl_stmt|;
if|if
condition|(
name|ar531x_soc
operator|==
name|AR531X_SOC_AR5313
condition|)
block|{
name|predivisor
operator|=
name|__SHIFTOUT
argument_list|(
name|clockctl
argument_list|,
name|AR2313_CLOCKCTL_PREDIVIDE
argument_list|)
expr_stmt|;
name|multiplier
operator|=
name|__SHIFTOUT
argument_list|(
name|clockctl
argument_list|,
name|AR2313_CLOCKCTL_MULTIPLIER
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|predivisor
operator|=
name|__SHIFTOUT
argument_list|(
name|clockctl
argument_list|,
name|AR5312_CLOCKCTL_PREDIVIDE
argument_list|)
expr_stmt|;
name|multiplier
operator|=
name|__SHIFTOUT
argument_list|(
name|clockctl
argument_list|,
name|AR5312_CLOCKCTL_MULTIPLIER
argument_list|)
expr_stmt|;
block|}
specifier|const
name|uint32_t
name|divisor
init|=
operator|(
literal|0x5421
operator|>>
operator|(
name|predivisor
operator|*
literal|4
operator|)
operator|)
operator|&
literal|15
decl_stmt|;
specifier|const
name|uint32_t
name|cpufreq
init|=
operator|(
literal|40000000
operator|/
name|divisor
operator|)
operator|*
name|multiplier
decl_stmt|;
name|u_ar531x_cpu_freq
operator|=
name|cpufreq
expr_stmt|;
name|u_ar531x_ahb_freq
operator|=
name|cpufreq
operator|/
literal|4
expr_stmt|;
name|u_ar531x_ddr_freq
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * This does not lock the CPU whilst doing the work!  */
end_comment

begin_function
specifier|static
name|void
name|ar5312_chip_device_reset
parameter_list|(
name|void
parameter_list|)
block|{
name|ATH_WRITE_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_RESETCTL
argument_list|,
name|AR5312_RESET_SYSTEM
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5312_chip_device_start
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|cfg0
decl_stmt|,
name|cfg1
decl_stmt|;
name|uint32_t
name|bank0
decl_stmt|,
name|bank1
decl_stmt|;
name|uint32_t
name|size0
decl_stmt|,
name|size1
decl_stmt|;
name|cfg0
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5312_SDRAMCTL_BASE
operator|+
name|AR5312_SDRAMCTL_MEM_CFG0
argument_list|)
expr_stmt|;
name|cfg1
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5312_SDRAMCTL_BASE
operator|+
name|AR5312_SDRAMCTL_MEM_CFG1
argument_list|)
expr_stmt|;
name|bank0
operator|=
name|__SHIFTOUT
argument_list|(
name|cfg1
argument_list|,
name|AR5312_MEM_CFG1_BANK0
argument_list|)
expr_stmt|;
name|bank1
operator|=
name|__SHIFTOUT
argument_list|(
name|cfg1
argument_list|,
name|AR5312_MEM_CFG1_BANK1
argument_list|)
expr_stmt|;
name|size0
operator|=
name|bank0
condition|?
operator|(
literal|1
operator|<<
operator|(
name|bank0
operator|+
literal|1
operator|)
operator|)
else|:
literal|0
expr_stmt|;
name|size1
operator|=
name|bank1
condition|?
operator|(
literal|1
operator|<<
operator|(
name|bank1
operator|+
literal|1
operator|)
operator|)
else|:
literal|0
expr_stmt|;
name|size0
operator|<<=
literal|20
expr_stmt|;
name|size1
operator|<<=
literal|20
expr_stmt|;
name|printf
argument_list|(
literal|"SDRMCTL %x %x %x %x\n"
argument_list|,
name|cfg0
argument_list|,
name|cfg1
argument_list|,
name|size0
argument_list|,
name|size1
argument_list|)
expr_stmt|;
name|ATH_READ_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_AHBPERR
argument_list|)
expr_stmt|;
name|ATH_READ_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_AHBDMAE
argument_list|)
expr_stmt|;
comment|//	ATH_WRITE_REG(AR5312_SYSREG_BASE + AR5312_SYSREG_WDOG_CTL, 0);
name|ATH_WRITE_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_ENABLE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|ATH_WRITE_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_ENABLE
argument_list|,
name|ATH_READ_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_ENABLE
argument_list|)
operator||
name|AR5312_ENABLE_ENET0
operator||
name|AR5312_ENABLE_ENET1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ar5312_chip_device_stopped
parameter_list|(
name|uint32_t
name|mask
parameter_list|)
block|{
name|uint32_t
name|reg
decl_stmt|;
name|reg
operator|=
name|ATH_READ_REG
argument_list|(
name|AR5312_SYSREG_BASE
operator|+
name|AR5312_SYSREG_RESETCTL
argument_list|)
expr_stmt|;
return|return
operator|(
operator|(
name|reg
operator|&
name|mask
operator|)
operator|==
name|mask
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ar5312_chip_set_mii_speed
parameter_list|(
name|uint32_t
name|unit
parameter_list|,
name|uint32_t
name|speed
parameter_list|)
block|{ }
end_function

begin_comment
comment|/* Speed is either 10, 100 or 1000 */
end_comment

begin_function
specifier|static
name|void
name|ar5312_chip_set_pll_ge
parameter_list|(
name|int
name|unit
parameter_list|,
name|int
name|speed
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar5312_chip_ddr_flush_ge
parameter_list|(
name|int
name|unit
parameter_list|)
block|{ }
end_function

begin_function
specifier|static
name|void
name|ar5312_chip_soc_init
parameter_list|(
name|void
parameter_list|)
block|{
name|u_ar531x_uart_addr
operator|=
name|MIPS_PHYS_TO_KSEG1
argument_list|(
name|AR5312_UART0_BASE
argument_list|)
expr_stmt|;
name|u_ar531x_gpio_di
operator|=
name|AR5312_GPIO_DI
expr_stmt|;
name|u_ar531x_gpio_do
operator|=
name|AR5312_GPIO_DO
expr_stmt|;
name|u_ar531x_gpio_cr
operator|=
name|AR5312_GPIO_CR
expr_stmt|;
name|u_ar531x_gpio_pins
operator|=
name|AR5312_GPIO_PINS
expr_stmt|;
name|u_ar531x_wdog_ctl
operator|=
name|AR5312_SYSREG_WDOG_CTL
expr_stmt|;
name|u_ar531x_wdog_timer
operator|=
name|AR5312_SYSREG_WDOG_TIMER
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|ar5312_chip_get_eth_pll
parameter_list|(
name|unsigned
name|int
name|mac
parameter_list|,
name|int
name|speed
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_decl_stmt
name|struct
name|ar5315_cpu_def
name|ar5312_chip_def
init|=
block|{
operator|&
name|ar5312_chip_detect_mem_size
block|,
operator|&
name|ar5312_chip_detect_sys_frequency
block|,
operator|&
name|ar5312_chip_device_reset
block|,
operator|&
name|ar5312_chip_device_start
block|,
operator|&
name|ar5312_chip_device_stopped
block|,
operator|&
name|ar5312_chip_set_pll_ge
block|,
operator|&
name|ar5312_chip_set_mii_speed
block|,
operator|&
name|ar5312_chip_ddr_flush_ge
block|,
operator|&
name|ar5312_chip_get_eth_pll
block|,
operator|&
name|ar5312_chip_soc_init
block|, }
decl_stmt|;
end_decl_stmt

end_unit

