<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62Ax MCU+ SDK: ddr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62Ax MCU+ SDK
   &#160;<span id="projectnumber">09.02.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('ddr_2v0_2ddr_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ddr/v0/ddr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ddr_2v0_2ddr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 Texas Instruments Incorporated - http://www.ti.com</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *****************************************************************************/</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef DDR_DRIVER_H_</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DDR_DRIVER_H_</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*                             Include Files                                  */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*                             Macros &amp; Typedefs                              */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#gad17a71fba9106235914e92da43380a1a">   72</a></span>&#160;<span class="preprocessor">#define DDR_ECC_1B_ERROR        (0U)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#ga3cd2bee08d7e60fd55e247e3330855ab">   73</a></span>&#160;<span class="preprocessor">#define DDR_ECC_2B_ERROR        (1U)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#gaf8f0bc845f7ec6141a92405039f60e48">   74</a></span>&#160;<span class="preprocessor">#define DDR_ECC_ERR_ALL         (2U)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*                         Structures and Enums                               */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html">   85</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#aeff4003df8f0db7698ef29aaf304f5cd">   87</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#aeff4003df8f0db7698ef29aaf304f5cd">ddrEccStart0</a>;      </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#aa57d3ee13dc6d046ff9b560a2e670470">   88</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#aa57d3ee13dc6d046ff9b560a2e670470">ddrEccEnd0</a>;        </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#a0e4e8e245044cae9afebccf1dad84cc8">   89</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#a0e4e8e245044cae9afebccf1dad84cc8">ddrEccPrimeEnd0</a>;   </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#a5bd16a7f14f82823d5185860cf740677">   91</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#a5bd16a7f14f82823d5185860cf740677">ddrEccStart1</a>;      </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#ae3c35d521bd1f28cc43aa9e7302554d3">   92</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#ae3c35d521bd1f28cc43aa9e7302554d3">ddrEccEnd1</a>;        </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#a3710bb213641c8aca50190aedc4a227d">   93</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#a3710bb213641c8aca50190aedc4a227d">ddrEccPrimeEnd1</a>;   </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#aef4e64cda018d6bc195d9003fbdfb867">   95</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#aef4e64cda018d6bc195d9003fbdfb867">ddrEccStart2</a>;      </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#aaa37e52fa1ecdc3ef98fb5276866dc9c">   96</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#aaa37e52fa1ecdc3ef98fb5276866dc9c">ddrEccEnd2</a>;        </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structDDR__EccRegion.html#a8d21799f4a410a36ac1c5d2dd238505a">   97</a></span>&#160;    uint64_t <a class="code" href="structDDR__EccRegion.html#a8d21799f4a410a36ac1c5d2dd238505a">ddrEccPrimeEnd2</a>;   </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;} <a class="code" href="structDDR__EccRegion.html">DDR_EccRegion</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structDDR__Params.html">  108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structDDR__Params.html#ae9d48cf2a568021b6c596d69f07a0817">  110</a></span>&#160;    uint64_t <a class="code" href="structDDR__Params.html#ae9d48cf2a568021b6c596d69f07a0817">clk1Freq</a>;             </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a904ed569c6e49dd21a425201c4a2676f">  111</a></span>&#160;    uint64_t <a class="code" href="structDDR__Params.html#a904ed569c6e49dd21a425201c4a2676f">clk2Freq</a>;             </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a725c09705f67e80245c93dd3c1cce9b0">  113</a></span>&#160;    uint32_t *<a class="code" href="structDDR__Params.html#a725c09705f67e80245c93dd3c1cce9b0">ddrssCtlReg</a>;         </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structDDR__Params.html#af3126c1cf9a8f23a412921a6ee17af46">  114</a></span>&#160;    uint32_t *<a class="code" href="structDDR__Params.html#af3126c1cf9a8f23a412921a6ee17af46">ddrssPhyIndepReg</a>;    </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a5d15affbe0245d7113fffd8a74ac7850">  115</a></span>&#160;    uint32_t *<a class="code" href="structDDR__Params.html#a5d15affbe0245d7113fffd8a74ac7850">ddrssPhyReg</a>;         </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a3f9b816efab82d047814719cd4497821">  117</a></span>&#160;    uint16_t *<a class="code" href="structDDR__Params.html#a3f9b816efab82d047814719cd4497821">ddrssCtlRegNum</a>;      </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structDDR__Params.html#ae77540998d46a2d31aa58daa2e531180">  118</a></span>&#160;    uint16_t *<a class="code" href="structDDR__Params.html#ae77540998d46a2d31aa58daa2e531180">ddrssPhyIndepRegNum</a>; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a323c7ca39541e3a6f15e4f0810e0a33f">  119</a></span>&#160;    uint16_t *<a class="code" href="structDDR__Params.html#a323c7ca39541e3a6f15e4f0810e0a33f">ddrssPhyRegNum</a>;      </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structDDR__Params.html#ab80f81650d611d1af4085739a4ce0e66">  121</a></span>&#160;    uint16_t <a class="code" href="structDDR__Params.html#ab80f81650d611d1af4085739a4ce0e66">ddrssCtlRegCount</a>;         </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a25ab4e1193d0fe6dc447369f6373a2ea">  122</a></span>&#160;    uint16_t <a class="code" href="structDDR__Params.html#a25ab4e1193d0fe6dc447369f6373a2ea">ddrssPhyIndepRegCount</a>;    </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structDDR__Params.html#ac85235a5ae4d31e5c4f360d2f4fb4d1e">  123</a></span>&#160;    uint16_t <a class="code" href="structDDR__Params.html#ac85235a5ae4d31e5c4f360d2f4fb4d1e">ddrssPhyRegCount</a>;         </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a109fc3a8c1e3c2e12f1088bf9a1a1684">  125</a></span>&#160;    uint8_t <a class="code" href="structDDR__Params.html#a109fc3a8c1e3c2e12f1088bf9a1a1684">fshcount</a>;              </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a382004e237f8d425c088fec0e41e3081">  127</a></span>&#160;    uint8_t <a class="code" href="structDDR__Params.html#a382004e237f8d425c088fec0e41e3081">sdramIdx</a>;              </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structDDR__Params.html#ad42faf07a15acd96e131efce3c2157d7">  129</a></span>&#160;    uint8_t <a class="code" href="structDDR__Params.html#ad42faf07a15acd96e131efce3c2157d7">enableEccFlag</a>;         </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structDDR__Params.html#a2a225b46dac8e83eedb796e3c7d6b056">  130</a></span>&#160;    <a class="code" href="structDDR__EccRegion.html">DDR_EccRegion</a> *<a class="code" href="structDDR__Params.html#a2a225b46dac8e83eedb796e3c7d6b056">eccRegion</a>;      </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;} <a class="code" href="structDDR__Params.html">DDR_Params</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structDDR__ECCErrorInfo.html">  139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structDDR__ECCErrorInfo.html#ac2992f33ae801e3ec88be0ed911a49b2">  141</a></span>&#160;    uintptr_t   <a class="code" href="structDDR__ECCErrorInfo.html#ac2992f33ae801e3ec88be0ed911a49b2">singlebitErrorAddress</a>;   </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structDDR__ECCErrorInfo.html#afaf8df4a1c60063206ce6da8380a9c17">  142</a></span>&#160;    uintptr_t   <a class="code" href="structDDR__ECCErrorInfo.html#afaf8df4a1c60063206ce6da8380a9c17">doublebitErrorAddress</a>;   </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structDDR__ECCErrorInfo.html#a05a9d2150f81460b396b974757a0657d">  143</a></span>&#160;    uint32_t    <a class="code" href="structDDR__ECCErrorInfo.html#a05a9d2150f81460b396b974757a0657d">singlebitErrorCount</a>;     </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;} <a class="code" href="structDDR__ECCErrorInfo.html">DDR_ECCErrorInfo</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*                          Function Declarations                             */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* ========================================================================== */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#ga4d53224a8427e7e58794c54c112c054a">  156</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__DDR__MODULE.html#ga4d53224a8427e7e58794c54c112c054a">DDR_Params_init</a>(<a class="code" href="structDDR__Params.html">DDR_Params</a> *prms);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#gab0fc0ed95040409681fb38d621cc03ca">  170</a></span>&#160;int32_t <a class="code" href="group__DRV__DDR__MODULE.html#gab0fc0ed95040409681fb38d621cc03ca">DDR_init</a>(<a class="code" href="structDDR__Params.html">DDR_Params</a> *prms);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#gaba3981f57b765286780695197bdd86bf">  178</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DRV__DDR__MODULE.html#gaba3981f57b765286780695197bdd86bf">DDR_enableInlineECC</a> (uint8_t enableFlag);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#ga1b192fbae14acd8873d6a066b69780ed">  188</a></span>&#160;int32_t <a class="code" href="group__DRV__DDR__MODULE.html#ga1b192fbae14acd8873d6a066b69780ed">DDR_clearECCError</a> (uint8_t errorType);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#ga0ce3f0865e626c108d82eae621354750">  198</a></span>&#160;int32_t <a class="code" href="group__DRV__DDR__MODULE.html#ga0ce3f0865e626c108d82eae621354750">DDR_getECCErrorInfo</a> (<a class="code" href="structDDR__ECCErrorInfo.html">DDR_ECCErrorInfo</a> *ECCErrorInfo);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__DRV__DDR__MODULE.html#ga0e03e97c033ee833bf2572f9a4c488bf">  205</a></span>&#160;uint8_t <a class="code" href="group__DRV__DDR__MODULE.html#ga0e03e97c033ee833bf2572f9a4c488bf">DDR_isInitDone</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DDR_DRIVER_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructDDR__Params_html_ab80f81650d611d1af4085739a4ce0e66"><div class="ttname"><a href="structDDR__Params.html#ab80f81650d611d1af4085739a4ce0e66">DDR_Params::ddrssCtlRegCount</a></div><div class="ttdeci">uint16_t ddrssCtlRegCount</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:121</div></div>
<div class="ttc" id="astructDDR__ECCErrorInfo_html_afaf8df4a1c60063206ce6da8380a9c17"><div class="ttname"><a href="structDDR__ECCErrorInfo.html#afaf8df4a1c60063206ce6da8380a9c17">DDR_ECCErrorInfo::doublebitErrorAddress</a></div><div class="ttdeci">uintptr_t doublebitErrorAddress</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:142</div></div>
<div class="ttc" id="astructDDR__ECCErrorInfo_html"><div class="ttname"><a href="structDDR__ECCErrorInfo.html">DDR_ECCErrorInfo</a></div><div class="ttdoc">Emif ECC Error Information structure.</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:140</div></div>
<div class="ttc" id="astructDDR__Params_html_a323c7ca39541e3a6f15e4f0810e0a33f"><div class="ttname"><a href="structDDR__Params.html#a323c7ca39541e3a6f15e4f0810e0a33f">DDR_Params::ddrssPhyRegNum</a></div><div class="ttdeci">uint16_t * ddrssPhyRegNum</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:119</div></div>
<div class="ttc" id="astructDDR__Params_html_a5d15affbe0245d7113fffd8a74ac7850"><div class="ttname"><a href="structDDR__Params.html#a5d15affbe0245d7113fffd8a74ac7850">DDR_Params::ddrssPhyReg</a></div><div class="ttdeci">uint32_t * ddrssPhyReg</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:115</div></div>
<div class="ttc" id="astructDDR__Params_html_ac85235a5ae4d31e5c4f360d2f4fb4d1e"><div class="ttname"><a href="structDDR__Params.html#ac85235a5ae4d31e5c4f360d2f4fb4d1e">DDR_Params::ddrssPhyRegCount</a></div><div class="ttdeci">uint16_t ddrssPhyRegCount</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:123</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_ga4d53224a8427e7e58794c54c112c054a"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#ga4d53224a8427e7e58794c54c112c054a">DDR_Params_init</a></div><div class="ttdeci">void DDR_Params_init(DDR_Params *prms)</div><div class="ttdoc">Set default values to DDR_Params.</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_gaba3981f57b765286780695197bdd86bf"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#gaba3981f57b765286780695197bdd86bf">DDR_enableInlineECC</a></div><div class="ttdeci">void DDR_enableInlineECC(uint8_t enableFlag)</div><div class="ttdoc">Enable/Disable DDR inline ECC.</div></div>
<div class="ttc" id="astructDDR__ECCErrorInfo_html_ac2992f33ae801e3ec88be0ed911a49b2"><div class="ttname"><a href="structDDR__ECCErrorInfo.html#ac2992f33ae801e3ec88be0ed911a49b2">DDR_ECCErrorInfo::singlebitErrorAddress</a></div><div class="ttdeci">uintptr_t singlebitErrorAddress</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:141</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_ae3c35d521bd1f28cc43aa9e7302554d3"><div class="ttname"><a href="structDDR__EccRegion.html#ae3c35d521bd1f28cc43aa9e7302554d3">DDR_EccRegion::ddrEccEnd1</a></div><div class="ttdeci">uint64_t ddrEccEnd1</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:92</div></div>
<div class="ttc" id="astructDDR__Params_html_a382004e237f8d425c088fec0e41e3081"><div class="ttname"><a href="structDDR__Params.html#a382004e237f8d425c088fec0e41e3081">DDR_Params::sdramIdx</a></div><div class="ttdeci">uint8_t sdramIdx</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:127</div></div>
<div class="ttc" id="astructDDR__EccRegion_html"><div class="ttname"><a href="structDDR__EccRegion.html">DDR_EccRegion</a></div><div class="ttdoc">DDR Inline ECC region The structure specifies the DDR inline ECC region start and End address.</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:86</div></div>
<div class="ttc" id="astructDDR__Params_html_a904ed569c6e49dd21a425201c4a2676f"><div class="ttname"><a href="structDDR__Params.html#a904ed569c6e49dd21a425201c4a2676f">DDR_Params::clk2Freq</a></div><div class="ttdeci">uint64_t clk2Freq</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:111</div></div>
<div class="ttc" id="astructDDR__Params_html_af3126c1cf9a8f23a412921a6ee17af46"><div class="ttname"><a href="structDDR__Params.html#af3126c1cf9a8f23a412921a6ee17af46">DDR_Params::ddrssPhyIndepReg</a></div><div class="ttdeci">uint32_t * ddrssPhyIndepReg</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:114</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_aa57d3ee13dc6d046ff9b560a2e670470"><div class="ttname"><a href="structDDR__EccRegion.html#aa57d3ee13dc6d046ff9b560a2e670470">DDR_EccRegion::ddrEccEnd0</a></div><div class="ttdeci">uint64_t ddrEccEnd0</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:88</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_a8d21799f4a410a36ac1c5d2dd238505a"><div class="ttname"><a href="structDDR__EccRegion.html#a8d21799f4a410a36ac1c5d2dd238505a">DDR_EccRegion::ddrEccPrimeEnd2</a></div><div class="ttdeci">uint64_t ddrEccPrimeEnd2</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:97</div></div>
<div class="ttc" id="astructDDR__Params_html_ad42faf07a15acd96e131efce3c2157d7"><div class="ttname"><a href="structDDR__Params.html#ad42faf07a15acd96e131efce3c2157d7">DDR_Params::enableEccFlag</a></div><div class="ttdeci">uint8_t enableEccFlag</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:129</div></div>
<div class="ttc" id="astructDDR__Params_html_a25ab4e1193d0fe6dc447369f6373a2ea"><div class="ttname"><a href="structDDR__Params.html#a25ab4e1193d0fe6dc447369f6373a2ea">DDR_Params::ddrssPhyIndepRegCount</a></div><div class="ttdeci">uint16_t ddrssPhyIndepRegCount</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:122</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_aaa37e52fa1ecdc3ef98fb5276866dc9c"><div class="ttname"><a href="structDDR__EccRegion.html#aaa37e52fa1ecdc3ef98fb5276866dc9c">DDR_EccRegion::ddrEccEnd2</a></div><div class="ttdeci">uint64_t ddrEccEnd2</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:96</div></div>
<div class="ttc" id="astructDDR__Params_html_a109fc3a8c1e3c2e12f1088bf9a1a1684"><div class="ttname"><a href="structDDR__Params.html#a109fc3a8c1e3c2e12f1088bf9a1a1684">DDR_Params::fshcount</a></div><div class="ttdeci">uint8_t fshcount</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:125</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_ga0ce3f0865e626c108d82eae621354750"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#ga0ce3f0865e626c108d82eae621354750">DDR_getECCErrorInfo</a></div><div class="ttdeci">int32_t DDR_getECCErrorInfo(DDR_ECCErrorInfo *ECCErrorInfo)</div><div class="ttdoc">Get ECC error status.</div></div>
<div class="ttc" id="astructDDR__Params_html_ae77540998d46a2d31aa58daa2e531180"><div class="ttname"><a href="structDDR__Params.html#ae77540998d46a2d31aa58daa2e531180">DDR_Params::ddrssPhyIndepRegNum</a></div><div class="ttdeci">uint16_t * ddrssPhyIndepRegNum</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:118</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_a3710bb213641c8aca50190aedc4a227d"><div class="ttname"><a href="structDDR__EccRegion.html#a3710bb213641c8aca50190aedc4a227d">DDR_EccRegion::ddrEccPrimeEnd1</a></div><div class="ttdeci">uint64_t ddrEccPrimeEnd1</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:93</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_ga1b192fbae14acd8873d6a066b69780ed"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#ga1b192fbae14acd8873d6a066b69780ed">DDR_clearECCError</a></div><div class="ttdeci">int32_t DDR_clearECCError(uint8_t errorType)</div><div class="ttdoc">Clear ECC errors for DDR.</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_a0e4e8e245044cae9afebccf1dad84cc8"><div class="ttname"><a href="structDDR__EccRegion.html#a0e4e8e245044cae9afebccf1dad84cc8">DDR_EccRegion::ddrEccPrimeEnd0</a></div><div class="ttdeci">uint64_t ddrEccPrimeEnd0</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:89</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_gab0fc0ed95040409681fb38d621cc03ca"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#gab0fc0ed95040409681fb38d621cc03ca">DDR_init</a></div><div class="ttdeci">int32_t DDR_init(DDR_Params *prms)</div><div class="ttdoc">DDR4 Initialization function.</div></div>
<div class="ttc" id="astructDDR__Params_html_ae9d48cf2a568021b6c596d69f07a0817"><div class="ttname"><a href="structDDR__Params.html#ae9d48cf2a568021b6c596d69f07a0817">DDR_Params::clk1Freq</a></div><div class="ttdeci">uint64_t clk1Freq</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:110</div></div>
<div class="ttc" id="astructDDR__Params_html"><div class="ttname"><a href="structDDR__Params.html">DDR_Params</a></div><div class="ttdoc">DDR config structure.</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:109</div></div>
<div class="ttc" id="astructDDR__Params_html_a3f9b816efab82d047814719cd4497821"><div class="ttname"><a href="structDDR__Params.html#a3f9b816efab82d047814719cd4497821">DDR_Params::ddrssCtlRegNum</a></div><div class="ttdeci">uint16_t * ddrssCtlRegNum</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:117</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_a5bd16a7f14f82823d5185860cf740677"><div class="ttname"><a href="structDDR__EccRegion.html#a5bd16a7f14f82823d5185860cf740677">DDR_EccRegion::ddrEccStart1</a></div><div class="ttdeci">uint64_t ddrEccStart1</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:91</div></div>
<div class="ttc" id="astructDDR__Params_html_a2a225b46dac8e83eedb796e3c7d6b056"><div class="ttname"><a href="structDDR__Params.html#a2a225b46dac8e83eedb796e3c7d6b056">DDR_Params::eccRegion</a></div><div class="ttdeci">DDR_EccRegion * eccRegion</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:130</div></div>
<div class="ttc" id="astructDDR__ECCErrorInfo_html_a05a9d2150f81460b396b974757a0657d"><div class="ttname"><a href="structDDR__ECCErrorInfo.html#a05a9d2150f81460b396b974757a0657d">DDR_ECCErrorInfo::singlebitErrorCount</a></div><div class="ttdeci">uint32_t singlebitErrorCount</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:143</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_aef4e64cda018d6bc195d9003fbdfb867"><div class="ttname"><a href="structDDR__EccRegion.html#aef4e64cda018d6bc195d9003fbdfb867">DDR_EccRegion::ddrEccStart2</a></div><div class="ttdeci">uint64_t ddrEccStart2</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:95</div></div>
<div class="ttc" id="astructDDR__EccRegion_html_aeff4003df8f0db7698ef29aaf304f5cd"><div class="ttname"><a href="structDDR__EccRegion.html#aeff4003df8f0db7698ef29aaf304f5cd">DDR_EccRegion::ddrEccStart0</a></div><div class="ttdeci">uint64_t ddrEccStart0</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:87</div></div>
<div class="ttc" id="astructDDR__Params_html_a725c09705f67e80245c93dd3c1cce9b0"><div class="ttname"><a href="structDDR__Params.html#a725c09705f67e80245c93dd3c1cce9b0">DDR_Params::ddrssCtlReg</a></div><div class="ttdeci">uint32_t * ddrssCtlReg</div><div class="ttdef"><b>Definition:</b> ddr/v0/ddr.h:113</div></div>
<div class="ttc" id="agroup__DRV__DDR__MODULE_html_ga0e03e97c033ee833bf2572f9a4c488bf"><div class="ttname"><a href="group__DRV__DDR__MODULE.html#ga0e03e97c033ee833bf2572f9a4c488bf">DDR_isInitDone</a></div><div class="ttdeci">uint8_t DDR_isInitDone(void)</div><div class="ttdoc">Check if DDR init is done.</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_10cfded117dcb76fd5962d4c261f0f91.html">ddr</a></li><li class="navelem"><a class="el" href="dir_ab419671d8e7f5e3b6aa5dc682269132.html">v0</a></li><li class="navelem"><a class="el" href="ddr_2v0_2ddr_8h.html">ddr.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
