# do mux81f.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:25 on Feb 11,2022
# vlog -work work mux81f.vo 
# -- Compiling module mux81f
# 
# Top level modules:
# 	mux81f
# End time: 16:57:25 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:25 on Feb 11,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mux81f_vlg_vec_tst
# 
# Top level modules:
# 	mux81f_vlg_vec_tst
# End time: 16:57:25 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mux81f_vlg_vec_tst 
# Start time: 16:57:26 on Feb 11,2022
# Loading work.mux81f_vlg_vec_tst
# Loading work.mux81f
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /mux81f_vlg_vec_tst
# End time: 16:57:26 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
