// Seed: 931853372
module module_0 ();
endmodule
`default_nettype wire
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_11 = 32'd0,
    parameter id_18 = 32'd46,
    parameter id_4  = 32'd88
) (
    output id_1,
    output logic id_2,
    inout id_3,
    input _id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8
);
  logic id_9, _id_10;
  logic _id_11, id_12;
  assign id_2 = id_2[id_10[id_4] : id_11];
  assign id_6 = id_12;
  logic id_13;
  assign id_6 = id_2;
  logic id_14, id_15;
  logic id_16;
  logic id_17, _id_18 = 1'b0;
  assign id_12[id_18][1 : 1] = 1;
  type_0 id_19 (
      1,
      id_2,
      0,
      1'b0
  );
  assign id_13 = id_9;
  logic   id_20;
  type_31 id_21;
  type_32(
      .id_0(id_10)
  );
  assign id_18 = id_18 !== 1;
  always @(posedge 1 == 1) begin
    id_17 = 1;
  end
  assign id_21 = id_19;
endmodule
