{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 17:47:14 2012 " "Info: Processing started: Tue Sep 04 17:47:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB_LED -c USB_LED " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USB_LED -c USB_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slavefifo_rd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slavefifo_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_LED-Behavioral " "Info: Found design unit 1: USB_LED-Behavioral" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_LED " "Info: Found entity 1: USB_LED" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/PLL.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "USB_LED " "Info: Elaborating entity \"USB_LED\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SLWR slavefifo_rd.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at slavefifo_rd.vhd(40): used implicit default value for signal \"SLWR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_b slavefifo_rd.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at slavefifo_rd.vhd(49): object \"flag_b\" assigned a value but never read" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "empty slavefifo_rd.vhd(57) " "Warning (10541): VHDL Signal Declaration warning at slavefifo_rd.vhd(57): used implicit default value for signal \"empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_finish slavefifo_rd.vhd(58) " "Warning (10036): Verilog HDL or VHDL warning at slavefifo_rd.vhd(58): object \"read_finish\" assigned a value but never read" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_r slavefifo_rd.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at slavefifo_rd.vhd(59): object \"empty_r\" assigned a value but never read" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_flag slavefifo_rd.vhd(62) " "Warning (10036): Verilog HDL or VHDL warning at slavefifo_rd.vhd(62): object \"start_flag\" assigned a value but never read" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst slavefifo_rd.vhd(211) " "Warning (10492): VHDL Process Statement warning at slavefifo_rd.vhd(211): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledctrl\[0\] slavefifo_rd.vhd(204) " "Info (10041): Inferred latch for \"ledctrl\[0\]\" at slavefifo_rd.vhd(204)" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledctrl\[1\] slavefifo_rd.vhd(204) " "Info (10041): Inferred latch for \"ledctrl\[1\]\" at slavefifo_rd.vhd(204)" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledctrl\[2\] slavefifo_rd.vhd(204) " "Info (10041): Inferred latch for \"ledctrl\[2\]\" at slavefifo_rd.vhd(204)" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledctrl\[3\] slavefifo_rd.vhd(204) " "Info (10041): Inferred latch for \"ledctrl\[3\]\" at slavefifo_rd.vhd(204)" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u14 " "Info: Found entity 1: altsyncram_6u14" {  } { { "db/altsyncram_6u14.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/altsyncram_6u14.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Info: Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/mux_rsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Info: Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cntr_vei.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Info: Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cntr_g9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Info: Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cntr_egi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[4\] " "Warning: Bidir \"FIFODATA\[4\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[5\] " "Warning: Bidir \"FIFODATA\[5\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[6\] " "Warning: Bidir \"FIFODATA\[6\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[7\] " "Warning: Bidir \"FIFODATA\[7\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[8\] " "Warning: Bidir \"FIFODATA\[8\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[9\] " "Warning: Bidir \"FIFODATA\[9\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[10\] " "Warning: Bidir \"FIFODATA\[10\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[11\] " "Warning: Bidir \"FIFODATA\[11\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[12\] " "Warning: Bidir \"FIFODATA\[12\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[13\] " "Warning: Bidir \"FIFODATA\[13\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[14\] " "Warning: Bidir \"FIFODATA\[14\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[15\] " "Warning: Bidir \"FIFODATA\[15\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[0\] " "Warning: Bidir \"FIFODATA\[0\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[1\] " "Warning: Bidir \"FIFODATA\[1\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[2\] " "Warning: Bidir \"FIFODATA\[2\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FIFODATA\[3\] " "Warning: Bidir \"FIFODATA\[3\]\" has no driver" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 41 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 137 -1 0 } } { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 223 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[0\] GND " "Warning (13410): Pin \"FIFOADR\[0\]\" is stuck at GND" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[1\] GND " "Warning (13410): Pin \"FIFOADR\[1\]\" is stuck at GND" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SLWR GND " "Warning (13410): Pin \"SLWR\" is stuck at GND" {  } { { "slavefifo_rd.vhd" "" { Text "E:/Program/EP4CE6/vhdl/USB/FPGA_USB/slavefifo_rd.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_cnt\[24\] " "Info: Register \"led_cnt\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_cnt\[25\] " "Info: Register \"led_cnt\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 17 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "700 " "Info: Implemented 700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "657 " "Info: Implemented 657 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 17:47:19 2012 " "Info: Processing ended: Tue Sep 04 17:47:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
