// Seed: 3701376658
module module_0 (
    input  wor  id_0,
    output wor  module_0,
    input  wor  id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  tri  id_5,
    input  tri1 id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3
    , id_17,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    output logic id_12,
    output tri1 id_13,
    output wor id_14,
    output tri id_15
);
  wire id_18;
  initial begin : LABEL_0
    id_12 = new;
    id_17 <= -1;
    return id_5;
  end
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_2,
      id_2,
      id_3,
      id_4
  );
endmodule
