{"vcs1":{"timestamp_begin":1727639317.674146325, "rt":1.71, "ut":0.42, "st":0.26}}
{"vcselab":{"timestamp_begin":1727639319.467683570, "rt":1.00, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1727639320.543515051, "rt":0.41, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639317.072531071}
{"VCS_COMP_START_TIME": 1727639317.072531071}
{"VCS_COMP_END_TIME": 1727639322.334551978}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_5 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
