

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_2'
================================================================
* Date:           Sun Feb  5 16:51:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.388 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  60.180 us|  60.180 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1001|     1001|         2|          1|          1|  1000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      30|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       24|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       24|      66|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_fu_69_p2        |         +|   0|  0|  17|          10|           1|
    |exitcond131_fu_75_p2  |      icmp|   0|  0|  11|          10|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_load  |   9|          2|   10|         20|
    |loop_index_i_fu_26                  |   9|          2|   10|         20|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   22|         44|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |loop_index_i_cast_reg_98          |  10|   0|   64|         54|
    |loop_index_i_fu_26                |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  24|   0|   78|         54|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_2|  return value|
|match_val_address0  |  out|   10|   ap_memory|                   match_val|         array|
|match_val_ce0       |  out|    1|   ap_memory|                   match_val|         array|
|match_val_we0       |  out|    1|   ap_memory|                   match_val|         array|
|match_val_d0        |  out|    9|   ap_memory|                   match_val|         array|
|tmpArray_address0   |  out|   19|   ap_memory|                    tmpArray|         array|
|tmpArray_ce0        |  out|    1|   ap_memory|                    tmpArray|         array|
|tmpArray_q0         |   in|    1|   ap_memory|                    tmpArray|         array|
+--------------------+-----+-----+------------+----------------------------+--------------+

