4e0d68fde80c1fece8221916bd63888118351bfb
axi_dmac: Configure AXI address width according to the mapped address space
diff --git a/library/axi_dmac/address_generator.v b/library/axi_dmac/address_generator.v
index c92b2f67..58b12491 100644
--- a/library/axi_dmac/address_generator.v
+++ b/library/axi_dmac/address_generator.v
@@ -41,7 +41,7 @@ module dmac_address_generator (
 
   input                        req_valid,
   output reg                   req_ready,
-  input [31:BYTES_PER_BEAT_WIDTH] req_address,
+  input [DMA_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH] req_address,
   input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
 
   output reg [ID_WIDTH-1:0]  id,
@@ -56,7 +56,7 @@ module dmac_address_generator (
 
   input                        addr_ready,
   output reg                   addr_valid,
-  output     [31:0]            addr,
+  output     [DMA_ADDR_WIDTH-1:0] addr,
   output     [LENGTH_WIDTH-1:0] len,
   output     [ 2:0]            size,
   output     [ 1:0]            burst,
@@ -67,6 +67,7 @@ module dmac_address_generator (
 
 parameter ID_WIDTH = 3;
 parameter DMA_DATA_WIDTH = 64;
+parameter DMA_ADDR_WIDTH = 32;
 parameter BEATS_PER_BURST_WIDTH = 4;
 parameter BYTES_PER_BEAT_WIDTH = $clog2(DMA_DATA_WIDTH/8);
 parameter LENGTH_WIDTH = 8;
@@ -82,7 +83,7 @@ assign len = length;
 assign size = $clog2(DMA_DATA_WIDTH/8);
 
 reg [LENGTH_WIDTH-1:0] length = 'h0;
-reg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;
+reg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;
 reg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;
 assign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};
 