

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sq_sum_loop'
================================================================
* Date:           Sat Jun 24 07:23:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.633 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    200|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|       0|    127|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     178|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|     178|    363|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |mul_86s_86s_172_1_1_U24  |mul_86s_86s_172_1_1  |        0|  15|  0|  113|    0|
    |mux_32_86_1_1_U23        |mux_32_86_1_1        |        0|   0|  0|   14|    0|
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |Total                    |                     |        0|  15|  0|  127|    0|
    +-------------------------+---------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_90_p2          |         +|   0|  0|   10|           2|           1|
    |squared_sum_V_1_fu_122_p2  |         +|   0|  0|  180|         173|         173|
    |icmp_ln67_fu_84_p2         |      icmp|   0|  0|    8|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  200|         178|         178|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_1_fu_42                |   9|          2|    2|          4|
    |squared_sum_V_fu_38      |   9|          2|  173|        346|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  177|        354|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_42                |    2|   0|    2|          0|
    |squared_sum_V_fu_38      |  173|   0|  173|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  178|   0|  178|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|r_in_V_0_01_reload        |   in|   86|     ap_none|            r_in_V_0_01_reload|        scalar|
|r_in_V_1_02_reload        |   in|   86|     ap_none|            r_in_V_1_02_reload|        scalar|
|r_in_V_2_03_reload        |   in|   86|     ap_none|            r_in_V_2_03_reload|        scalar|
|squared_sum_V_out         |  out|  173|      ap_vld|             squared_sum_V_out|       pointer|
|squared_sum_V_out_ap_vld  |  out|    1|      ap_vld|             squared_sum_V_out|       pointer|
+--------------------------+-----+-----+------------+------------------------------+--------------+

