vsim -gui work.router_sync_tb
# vsim -gui work.router_sync_tb 
# Start time: 22:25:38 on Oct 25,2023
# Loading work.router_sync_tb
# Loading work.router_sync
add wave -position insertpoint sim:/router_sync_tb/*
run -all
#                    0clock=0,resetn=0,data_in=xx,detect_add=x,full_0=x,full_1=x,full_2=x,empty_0=x,empty_1=x,empty_2=x,write_enb_reg=x,read_enb_0=x,read_enb_1=x,read_enb_2=x,write_enb=xxx,fifo_full=x,vld_out_0=x,vld_out_1=x,vld_out_2=x,soft_reset_0=x,soft_reset_1=x,soft_reset_2=x
#                    5clock=1,resetn=0,data_in=xx,detect_add=x,full_0=x,full_1=x,full_2=x,empty_0=x,empty_1=x,empty_2=x,write_enb_reg=x,read_enb_0=x,read_enb_1=x,read_enb_2=x,write_enb=xxx,fifo_full=x,vld_out_0=x,vld_out_1=x,vld_out_2=x,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   10clock=0,resetn=1,data_in=01,detect_add=1,full_0=x,full_1=x,full_2=x,empty_0=x,empty_1=x,empty_2=x,write_enb_reg=1,read_enb_0=x,read_enb_1=x,read_enb_2=x,write_enb=000,fifo_full=x,vld_out_0=x,vld_out_1=x,vld_out_2=x,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   15clock=1,resetn=1,data_in=01,detect_add=1,full_0=x,full_1=x,full_2=x,empty_0=x,empty_1=x,empty_2=x,write_enb_reg=1,read_enb_0=x,read_enb_1=x,read_enb_2=x,write_enb=010,fifo_full=x,vld_out_0=x,vld_out_1=x,vld_out_2=x,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   20clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   25clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   30clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   35clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   40clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   45clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   50clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   55clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   60clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   65clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   70clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   75clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   80clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   85clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   90clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                   95clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  100clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  105clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  110clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  115clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  120clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  125clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  130clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  135clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  140clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  145clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  150clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  155clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  160clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  165clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  170clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  175clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  180clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  185clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  190clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  195clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  200clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  205clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  210clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  215clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  220clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  225clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  230clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  235clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  240clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  245clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  250clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  255clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  260clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  265clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  270clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  275clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  280clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  285clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  290clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  295clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  300clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  305clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  310clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  315clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=1,soft_reset_1=0,soft_reset_2=0
#                  320clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=1,soft_reset_1=0,soft_reset_2=0
#                  325clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  330clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  335clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  340clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  345clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  350clock=0,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  355clock=1,resetn=1,data_in=01,detect_add=0,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=0,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  360clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  365clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  370clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  375clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  380clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  385clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  390clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  395clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  400clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  405clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  410clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  415clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  420clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  425clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  430clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  435clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  440clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  445clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  450clock=0,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
#                  455clock=1,resetn=1,data_in=01,detect_add=1,full_0=1,full_1=1,full_2=0,empty_0=0,empty_1=0,empty_2=1,write_enb_reg=1,read_enb_0=1,read_enb_1=1,read_enb_2=1,write_enb=010,fifo_full=1,vld_out_0=1,vld_out_1=1,vld_out_2=0,soft_reset_0=0,soft_reset_1=0,soft_reset_2=0
# ** Note: $finish    : D:/Classes/526/project/kumar/SYNC/router_sync-tb.v(32)
#    Time: 460 ps  Iteration: 0  Instance: /router_sync_tb
# 1
# Break in Module router_sync_tb at D:/Classes/526/project/kumar/SYNC/router_sync-tb.v line 32
# Error opening D:/Classes/526/project/kumar/SYNC/router_sync-tb.v
# Path name 'D:/Classes/526/project/kumar/SYNC/router_sync-tb.v' doesn't exist.
# Printing not supported.
quit -sim
# End time: 22:28:59 on Oct 25,2023, Elapsed time: 0:03:21
# Errors: 0, Warnings: 1
