// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Thu Oct 10 14:38:28 2019
// Host        : DESKTOP-3TNSMFC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/ip/brd_EVRawStreamToXYTSStr_0_0/brd_EVRawStreamToXYTSStr_0_0_sim_netlist.v
// Design      : brd_EVRawStreamToXYTSStr_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "brd_EVRawStreamToXYTSStr_0_0,EVRawStreamToXYTSStream,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "EVRawStreamToXYTSStream,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module brd_EVRawStreamToXYTSStr_0_0
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    eventFIFOIn_V_dout,
    eventFIFOIn_V_empty_n,
    eventFIFOIn_V_read,
    xStreamOut_V_V_TVALID,
    xStreamOut_V_V_TREADY,
    xStreamOut_V_V_TDATA,
    yStreamOut_V_V_TVALID,
    yStreamOut_V_V_TREADY,
    yStreamOut_V_V_TDATA,
    tsStreamOut_V_V_TVALID,
    tsStreamOut_V_V_TREADY,
    tsStreamOut_V_V_TDATA);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF xStreamOut_V_V:yStreamOut_V_V:tsStreamOut_V_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN brd_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_start;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* x_interface_info = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 eventFIFOIn_V RD_DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME eventFIFOIn_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input [15:0]eventFIFOIn_V_dout;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 eventFIFOIn_V EMPTY_N" *) input eventFIFOIn_V_empty_n;
  (* x_interface_info = "xilinx.com:interface:acc_fifo_read:1.0 eventFIFOIn_V RD_EN" *) output eventFIFOIn_V_read;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 xStreamOut_V_V TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME xStreamOut_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 16}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN brd_processing_system7_0_0_FCLK_CLK0" *) output xStreamOut_V_V_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 xStreamOut_V_V TREADY" *) input xStreamOut_V_V_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 xStreamOut_V_V TDATA" *) output [15:0]xStreamOut_V_V_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 yStreamOut_V_V TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME yStreamOut_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 16}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN brd_processing_system7_0_0_FCLK_CLK0" *) output yStreamOut_V_V_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 yStreamOut_V_V TREADY" *) input yStreamOut_V_V_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 yStreamOut_V_V TDATA" *) output [15:0]yStreamOut_V_V_TDATA;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 tsStreamOut_V_V TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME tsStreamOut_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 16}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN brd_processing_system7_0_0_FCLK_CLK0" *) output tsStreamOut_V_V_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 tsStreamOut_V_V TREADY" *) input tsStreamOut_V_V_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 tsStreamOut_V_V TDATA" *) output [15:0]tsStreamOut_V_V_TDATA;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [15:0]eventFIFOIn_V_dout;
  wire eventFIFOIn_V_empty_n;
  wire eventFIFOIn_V_read;
  wire [15:0]tsStreamOut_V_V_TDATA;
  wire tsStreamOut_V_V_TREADY;
  wire tsStreamOut_V_V_TVALID;
  wire [15:0]xStreamOut_V_V_TDATA;
  wire xStreamOut_V_V_TREADY;
  wire xStreamOut_V_V_TVALID;
  wire [15:0]yStreamOut_V_V_TDATA;
  wire yStreamOut_V_V_TREADY;
  wire yStreamOut_V_V_TVALID;

  brd_EVRawStreamToXYTSStr_0_0_EVRawStreamToXYTSStream U0
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .eventFIFOIn_V_dout(eventFIFOIn_V_dout),
        .eventFIFOIn_V_empty_n(eventFIFOIn_V_empty_n),
        .eventFIFOIn_V_read(eventFIFOIn_V_read),
        .tsStreamOut_V_V_TDATA(tsStreamOut_V_V_TDATA),
        .tsStreamOut_V_V_TREADY(tsStreamOut_V_V_TREADY),
        .tsStreamOut_V_V_TVALID(tsStreamOut_V_V_TVALID),
        .xStreamOut_V_V_TDATA(xStreamOut_V_V_TDATA),
        .xStreamOut_V_V_TREADY(xStreamOut_V_V_TREADY),
        .xStreamOut_V_V_TVALID(xStreamOut_V_V_TVALID),
        .yStreamOut_V_V_TDATA(yStreamOut_V_V_TDATA),
        .yStreamOut_V_V_TREADY(yStreamOut_V_V_TREADY),
        .yStreamOut_V_V_TVALID(yStreamOut_V_V_TVALID));
endmodule

(* ORIG_REF_NAME = "EVRawStreamToXYTSStream" *) 
module brd_EVRawStreamToXYTSStr_0_0_EVRawStreamToXYTSStream
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    eventFIFOIn_V_dout,
    eventFIFOIn_V_empty_n,
    eventFIFOIn_V_read,
    xStreamOut_V_V_TREADY,
    yStreamOut_V_V_TREADY,
    tsStreamOut_V_V_TREADY,
    xStreamOut_V_V_TDATA,
    xStreamOut_V_V_TVALID,
    yStreamOut_V_V_TDATA,
    yStreamOut_V_V_TVALID,
    tsStreamOut_V_V_TDATA,
    tsStreamOut_V_V_TVALID);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [15:0]eventFIFOIn_V_dout;
  input eventFIFOIn_V_empty_n;
  output eventFIFOIn_V_read;
  input xStreamOut_V_V_TREADY;
  input yStreamOut_V_V_TREADY;
  input tsStreamOut_V_V_TREADY;
  output [15:0]xStreamOut_V_V_TDATA;
  output xStreamOut_V_V_TVALID;
  output [15:0]yStreamOut_V_V_TDATA;
  output yStreamOut_V_V_TVALID;
  output [15:0]tsStreamOut_V_V_TDATA;
  output tsStreamOut_V_V_TVALID;

  wire \<const0> ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \data_V_reg_161_reg_n_0_[12] ;
  wire \data_V_reg_161_reg_n_0_[13] ;
  wire \data_V_reg_161_reg_n_0_[14] ;
  wire [15:0]eventFIFOIn_V_dout;
  wire eventFIFOIn_V_empty_n;
  wire eventFIFOIn_V_read_INST_0_i_1_n_0;
  wire eventFIFOIn_V_read_INST_0_i_2_n_0;
  wire icmp_fu_131_p2;
  wire icmp_reg_176;
  wire \icmp_reg_176[0]_i_1_n_0 ;
  wire \icmp_reg_176[0]_i_3_n_0 ;
  wire [11:0]p_1_in;
  wire tmp_2_fu_109_p2;
  wire tmp_2_reg_172;
  wire \tmp_2_reg_172[0]_i_1_n_0 ;
  wire \tmp_2_reg_172[0]_i_3_n_0 ;
  wire \tmp_2_reg_172[0]_i_4_n_0 ;
  wire tmp_reg_168;
  wire tsStreamOut_V_V_1_ack_in;
  wire tsStreamOut_V_V_1_load_A;
  wire tsStreamOut_V_V_1_load_B;
  wire [14:0]tsStreamOut_V_V_1_payload_A;
  wire [14:0]tsStreamOut_V_V_1_payload_B;
  wire tsStreamOut_V_V_1_sel;
  wire tsStreamOut_V_V_1_sel_rd_i_1_n_0;
  wire tsStreamOut_V_V_1_sel_wr;
  wire tsStreamOut_V_V_1_sel_wr_i_1_n_0;
  wire [1:1]tsStreamOut_V_V_1_state;
  wire \tsStreamOut_V_V_1_state[0]_i_1_n_0 ;
  wire \tsStreamOut_V_V_1_state[0]_i_2_n_0 ;
  wire \tsStreamOut_V_V_1_state[0]_i_3_n_0 ;
  wire \tsStreamOut_V_V_1_state[1]_i_2_n_0 ;
  wire [14:0]\^tsStreamOut_V_V_TDATA ;
  wire tsStreamOut_V_V_TREADY;
  wire tsStreamOut_V_V_TVALID;
  wire xStreamOut_V_V_1_ack_in;
  wire xStreamOut_V_V_1_load_A;
  wire xStreamOut_V_V_1_load_B;
  wire [11:0]xStreamOut_V_V_1_payload_A;
  wire [11:0]xStreamOut_V_V_1_payload_B;
  wire xStreamOut_V_V_1_sel;
  wire xStreamOut_V_V_1_sel_rd_i_1_n_0;
  wire xStreamOut_V_V_1_sel_wr;
  wire xStreamOut_V_V_1_sel_wr_i_1_n_0;
  wire [1:1]xStreamOut_V_V_1_state;
  wire \xStreamOut_V_V_1_state[0]_i_1_n_0 ;
  wire \xStreamOut_V_V_1_state[0]_i_2_n_0 ;
  wire \xStreamOut_V_V_1_state[0]_i_3_n_0 ;
  wire \xStreamOut_V_V_1_state[1]_i_2_n_0 ;
  wire \xStreamOut_V_V_1_state[1]_i_3_n_0 ;
  wire [11:0]\^xStreamOut_V_V_TDATA ;
  wire xStreamOut_V_V_TREADY;
  wire xStreamOut_V_V_TVALID;
  wire yStreamOut_V_V_1_ack_in;
  wire yStreamOut_V_V_1_load_A;
  wire yStreamOut_V_V_1_load_B;
  wire [11:0]yStreamOut_V_V_1_payload_A;
  wire [11:0]yStreamOut_V_V_1_payload_B;
  wire yStreamOut_V_V_1_sel;
  wire yStreamOut_V_V_1_sel_rd_i_1_n_0;
  wire yStreamOut_V_V_1_sel_wr;
  wire yStreamOut_V_V_1_sel_wr_i_1_n_0;
  wire [1:1]yStreamOut_V_V_1_state;
  wire \yStreamOut_V_V_1_state[0]_i_1_n_0 ;
  wire \yStreamOut_V_V_1_state[0]_i_2_n_0 ;
  wire \yStreamOut_V_V_1_state[1]_i_3_n_0 ;
  wire \yStreamOut_V_V_1_state[1]_i_4_n_0 ;
  wire [11:0]\^yStreamOut_V_V_TDATA ;
  wire yStreamOut_V_V_TREADY;
  wire yStreamOut_V_V_TVALID;

  assign eventFIFOIn_V_read = ap_ready;
  assign tsStreamOut_V_V_TDATA[15] = \<const0> ;
  assign tsStreamOut_V_V_TDATA[14:0] = \^tsStreamOut_V_V_TDATA [14:0];
  assign xStreamOut_V_V_TDATA[15] = \<const0> ;
  assign xStreamOut_V_V_TDATA[14] = \<const0> ;
  assign xStreamOut_V_V_TDATA[13] = \<const0> ;
  assign xStreamOut_V_V_TDATA[12] = \<const0> ;
  assign xStreamOut_V_V_TDATA[11:0] = \^xStreamOut_V_V_TDATA [11:0];
  assign yStreamOut_V_V_TDATA[15] = \<const0> ;
  assign yStreamOut_V_V_TDATA[14] = \<const0> ;
  assign yStreamOut_V_V_TDATA[13] = \<const0> ;
  assign yStreamOut_V_V_TDATA[12] = \<const0> ;
  assign yStreamOut_V_V_TDATA[11:0] = \^yStreamOut_V_V_TDATA [11:0];
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    ap_done_INST_0
       (.I0(tsStreamOut_V_V_1_ack_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(xStreamOut_V_V_1_ack_in),
        .I3(yStreamOut_V_V_1_ack_in),
        .I4(eventFIFOIn_V_empty_n),
        .I5(ap_start),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hFFBFAAAA00A000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(eventFIFOIn_V_empty_n),
        .I5(ap_start),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAACACCCCAACAAACA)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(eventFIFOIn_V_empty_n),
        .I5(ap_start),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_idle_INST_0
       (.I0(ap_start),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_idle));
  FDRE \data_V_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[12]),
        .Q(\data_V_reg_161_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[13]),
        .Q(\data_V_reg_161_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[14]),
        .Q(\data_V_reg_161_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \data_V_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF1F000000000000)) 
    eventFIFOIn_V_read_INST_0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(eventFIFOIn_V_empty_n),
        .I5(ap_start),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFFFEFEE)) 
    eventFIFOIn_V_read_INST_0_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tmp_reg_168),
        .I2(yStreamOut_V_V_1_ack_in),
        .I3(tmp_2_reg_172),
        .I4(icmp_reg_176),
        .I5(xStreamOut_V_V_1_ack_in),
        .O(eventFIFOIn_V_read_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hCC404040)) 
    eventFIFOIn_V_read_INST_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(tsStreamOut_V_V_1_ack_in),
        .I2(tmp_reg_168),
        .I3(xStreamOut_V_V_1_ack_in),
        .I4(yStreamOut_V_V_1_ack_in),
        .O(eventFIFOIn_V_read_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AA2A)) 
    \icmp_reg_176[0]_i_1 
       (.I0(icmp_fu_131_p2),
        .I1(\tmp_2_reg_172[0]_i_3_n_0 ),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(\icmp_reg_176[0]_i_3_n_0 ),
        .I5(icmp_reg_176),
        .O(\icmp_reg_176[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_176[0]_i_2 
       (.I0(eventFIFOIn_V_dout[13]),
        .I1(eventFIFOIn_V_dout[14]),
        .O(icmp_fu_131_p2));
  LUT6 #(
    .INIT(64'hF2F2F2FFF2F2F2F2)) 
    \icmp_reg_176[0]_i_3 
       (.I0(ap_start),
        .I1(eventFIFOIn_V_empty_n),
        .I2(eventFIFOIn_V_dout[15]),
        .I3(eventFIFOIn_V_dout[14]),
        .I4(eventFIFOIn_V_dout[13]),
        .I5(eventFIFOIn_V_dout[12]),
        .O(\icmp_reg_176[0]_i_3_n_0 ));
  FDRE \icmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_176[0]_i_1_n_0 ),
        .Q(icmp_reg_176),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AA2A)) 
    \tmp_2_reg_172[0]_i_1 
       (.I0(tmp_2_fu_109_p2),
        .I1(\tmp_2_reg_172[0]_i_3_n_0 ),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(\tmp_2_reg_172[0]_i_4_n_0 ),
        .I5(tmp_2_reg_172),
        .O(\tmp_2_reg_172[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_2_reg_172[0]_i_2 
       (.I0(eventFIFOIn_V_dout[12]),
        .I1(eventFIFOIn_V_dout[13]),
        .I2(eventFIFOIn_V_dout[14]),
        .O(tmp_2_fu_109_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_2_reg_172[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\tmp_2_reg_172[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \tmp_2_reg_172[0]_i_4 
       (.I0(eventFIFOIn_V_dout[15]),
        .I1(eventFIFOIn_V_empty_n),
        .I2(ap_start),
        .O(\tmp_2_reg_172[0]_i_4_n_0 ));
  FDRE \tmp_2_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_reg_172[0]_i_1_n_0 ),
        .Q(tmp_2_reg_172),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF1F0000FF1FFF1F)) 
    \tmp_reg_168[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(eventFIFOIn_V_read_INST_0_i_1_n_0),
        .I3(eventFIFOIn_V_read_INST_0_i_2_n_0),
        .I4(eventFIFOIn_V_empty_n),
        .I5(ap_start),
        .O(ap_block_pp0_stage0_11001));
  FDRE \tmp_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_11001),
        .D(eventFIFOIn_V_dout[15]),
        .Q(tmp_reg_168),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \tsStreamOut_V_V_1_payload_A[14]_i_1 
       (.I0(tsStreamOut_V_V_1_sel_wr),
        .I1(tsStreamOut_V_V_1_ack_in),
        .I2(tsStreamOut_V_V_TVALID),
        .O(tsStreamOut_V_V_1_load_A));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[0]),
        .Q(tsStreamOut_V_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[10]),
        .Q(tsStreamOut_V_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[11]),
        .Q(tsStreamOut_V_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(\data_V_reg_161_reg_n_0_[12] ),
        .Q(tsStreamOut_V_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(\data_V_reg_161_reg_n_0_[13] ),
        .Q(tsStreamOut_V_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(\data_V_reg_161_reg_n_0_[14] ),
        .Q(tsStreamOut_V_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[1]),
        .Q(tsStreamOut_V_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[2]),
        .Q(tsStreamOut_V_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[3]),
        .Q(tsStreamOut_V_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[4]),
        .Q(tsStreamOut_V_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[5]),
        .Q(tsStreamOut_V_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[6]),
        .Q(tsStreamOut_V_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[7]),
        .Q(tsStreamOut_V_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[8]),
        .Q(tsStreamOut_V_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_A),
        .D(p_1_in[9]),
        .Q(tsStreamOut_V_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \tsStreamOut_V_V_1_payload_B[14]_i_1 
       (.I0(tsStreamOut_V_V_1_sel_wr),
        .I1(tsStreamOut_V_V_1_ack_in),
        .I2(tsStreamOut_V_V_TVALID),
        .O(tsStreamOut_V_V_1_load_B));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[0]),
        .Q(tsStreamOut_V_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[10]),
        .Q(tsStreamOut_V_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[11]),
        .Q(tsStreamOut_V_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(\data_V_reg_161_reg_n_0_[12] ),
        .Q(tsStreamOut_V_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(\data_V_reg_161_reg_n_0_[13] ),
        .Q(tsStreamOut_V_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(\data_V_reg_161_reg_n_0_[14] ),
        .Q(tsStreamOut_V_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[1]),
        .Q(tsStreamOut_V_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[2]),
        .Q(tsStreamOut_V_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[3]),
        .Q(tsStreamOut_V_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[4]),
        .Q(tsStreamOut_V_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[5]),
        .Q(tsStreamOut_V_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[6]),
        .Q(tsStreamOut_V_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[7]),
        .Q(tsStreamOut_V_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[8]),
        .Q(tsStreamOut_V_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \tsStreamOut_V_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(tsStreamOut_V_V_1_load_B),
        .D(p_1_in[9]),
        .Q(tsStreamOut_V_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    tsStreamOut_V_V_1_sel_rd_i_1
       (.I0(tsStreamOut_V_V_TVALID),
        .I1(tsStreamOut_V_V_TREADY),
        .I2(tsStreamOut_V_V_1_sel),
        .O(tsStreamOut_V_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tsStreamOut_V_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tsStreamOut_V_V_1_sel_rd_i_1_n_0),
        .Q(tsStreamOut_V_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFFFBBBB40004444)) 
    tsStreamOut_V_V_1_sel_wr_i_1
       (.I0(\tsStreamOut_V_V_1_state[0]_i_3_n_0 ),
        .I1(tsStreamOut_V_V_1_ack_in),
        .I2(xStreamOut_V_V_1_ack_in),
        .I3(yStreamOut_V_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(tsStreamOut_V_V_1_sel_wr),
        .O(tsStreamOut_V_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    tsStreamOut_V_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tsStreamOut_V_V_1_sel_wr_i_1_n_0),
        .Q(tsStreamOut_V_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h08AAAAAA08080808)) 
    \tsStreamOut_V_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\tsStreamOut_V_V_1_state[0]_i_2_n_0 ),
        .I2(\tsStreamOut_V_V_1_state[0]_i_3_n_0 ),
        .I3(tsStreamOut_V_V_TREADY),
        .I4(tsStreamOut_V_V_1_ack_in),
        .I5(tsStreamOut_V_V_TVALID),
        .O(\tsStreamOut_V_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tsStreamOut_V_V_1_state[0]_i_2 
       (.I0(tsStreamOut_V_V_1_ack_in),
        .I1(xStreamOut_V_V_1_ack_in),
        .I2(yStreamOut_V_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\tsStreamOut_V_V_1_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    \tsStreamOut_V_V_1_state[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_start),
        .I2(eventFIFOIn_V_empty_n),
        .I3(tmp_reg_168),
        .O(\tsStreamOut_V_V_1_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDDDDD)) 
    \tsStreamOut_V_V_1_state[1]_i_1 
       (.I0(tsStreamOut_V_V_TVALID),
        .I1(tsStreamOut_V_V_TREADY),
        .I2(\tsStreamOut_V_V_1_state[1]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\tsStreamOut_V_V_1_state[0]_i_3_n_0 ),
        .I5(tsStreamOut_V_V_1_ack_in),
        .O(tsStreamOut_V_V_1_state));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tsStreamOut_V_V_1_state[1]_i_2 
       (.I0(xStreamOut_V_V_1_ack_in),
        .I1(yStreamOut_V_V_1_ack_in),
        .O(\tsStreamOut_V_V_1_state[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tsStreamOut_V_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tsStreamOut_V_V_1_state[0]_i_1_n_0 ),
        .Q(tsStreamOut_V_V_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tsStreamOut_V_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tsStreamOut_V_V_1_state),
        .Q(tsStreamOut_V_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[0]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[0]),
        .I1(tsStreamOut_V_V_1_payload_A[0]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[10]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[10]),
        .I1(tsStreamOut_V_V_1_payload_A[10]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[11]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[11]),
        .I1(tsStreamOut_V_V_1_payload_A[11]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[12]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[12]),
        .I1(tsStreamOut_V_V_1_payload_A[12]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[13]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[13]),
        .I1(tsStreamOut_V_V_1_payload_A[13]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[14]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[14]),
        .I1(tsStreamOut_V_V_1_payload_A[14]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[1]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[1]),
        .I1(tsStreamOut_V_V_1_payload_A[1]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[2]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[2]),
        .I1(tsStreamOut_V_V_1_payload_A[2]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[3]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[3]),
        .I1(tsStreamOut_V_V_1_payload_A[3]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[4]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[4]),
        .I1(tsStreamOut_V_V_1_payload_A[4]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[5]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[5]),
        .I1(tsStreamOut_V_V_1_payload_A[5]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[6]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[6]),
        .I1(tsStreamOut_V_V_1_payload_A[6]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[7]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[7]),
        .I1(tsStreamOut_V_V_1_payload_A[7]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[8]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[8]),
        .I1(tsStreamOut_V_V_1_payload_A[8]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tsStreamOut_V_V_TDATA[9]_INST_0 
       (.I0(tsStreamOut_V_V_1_payload_B[9]),
        .I1(tsStreamOut_V_V_1_payload_A[9]),
        .I2(tsStreamOut_V_V_1_sel),
        .O(\^tsStreamOut_V_V_TDATA [9]));
  LUT3 #(
    .INIT(8'h45)) 
    \xStreamOut_V_V_1_payload_A[11]_i_1 
       (.I0(xStreamOut_V_V_1_sel_wr),
        .I1(xStreamOut_V_V_1_ack_in),
        .I2(xStreamOut_V_V_TVALID),
        .O(xStreamOut_V_V_1_load_A));
  FDRE \xStreamOut_V_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[0]),
        .Q(xStreamOut_V_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[10]),
        .Q(xStreamOut_V_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[11]),
        .Q(xStreamOut_V_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[1]),
        .Q(xStreamOut_V_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[2]),
        .Q(xStreamOut_V_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[3]),
        .Q(xStreamOut_V_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[4]),
        .Q(xStreamOut_V_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[5]),
        .Q(xStreamOut_V_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[6]),
        .Q(xStreamOut_V_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[7]),
        .Q(xStreamOut_V_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[8]),
        .Q(xStreamOut_V_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_A),
        .D(p_1_in[9]),
        .Q(xStreamOut_V_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \xStreamOut_V_V_1_payload_B[11]_i_1 
       (.I0(xStreamOut_V_V_1_sel_wr),
        .I1(xStreamOut_V_V_1_ack_in),
        .I2(xStreamOut_V_V_TVALID),
        .O(xStreamOut_V_V_1_load_B));
  FDRE \xStreamOut_V_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[0]),
        .Q(xStreamOut_V_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[10]),
        .Q(xStreamOut_V_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[11]),
        .Q(xStreamOut_V_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[1]),
        .Q(xStreamOut_V_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[2]),
        .Q(xStreamOut_V_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[3]),
        .Q(xStreamOut_V_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[4]),
        .Q(xStreamOut_V_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[5]),
        .Q(xStreamOut_V_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[6]),
        .Q(xStreamOut_V_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[7]),
        .Q(xStreamOut_V_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[8]),
        .Q(xStreamOut_V_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \xStreamOut_V_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(xStreamOut_V_V_1_load_B),
        .D(p_1_in[9]),
        .Q(xStreamOut_V_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    xStreamOut_V_V_1_sel_rd_i_1
       (.I0(xStreamOut_V_V_TVALID),
        .I1(xStreamOut_V_V_TREADY),
        .I2(xStreamOut_V_V_1_sel),
        .O(xStreamOut_V_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    xStreamOut_V_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(xStreamOut_V_V_1_sel_rd_i_1_n_0),
        .Q(xStreamOut_V_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFEFFFEF10100010)) 
    xStreamOut_V_V_1_sel_wr_i_1
       (.I0(\xStreamOut_V_V_1_state[0]_i_3_n_0 ),
        .I1(tmp_reg_168),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_start),
        .I4(eventFIFOIn_V_empty_n),
        .I5(xStreamOut_V_V_1_sel_wr),
        .O(xStreamOut_V_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    xStreamOut_V_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(xStreamOut_V_V_1_sel_wr_i_1_n_0),
        .Q(xStreamOut_V_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \xStreamOut_V_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\xStreamOut_V_V_1_state[0]_i_2_n_0 ),
        .I2(\xStreamOut_V_V_1_state[0]_i_3_n_0 ),
        .I3(xStreamOut_V_V_TREADY),
        .I4(xStreamOut_V_V_1_ack_in),
        .I5(xStreamOut_V_V_TVALID),
        .O(\xStreamOut_V_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \xStreamOut_V_V_1_state[0]_i_2 
       (.I0(tmp_reg_168),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_start),
        .I3(eventFIFOIn_V_empty_n),
        .O(\xStreamOut_V_V_1_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF70FFFFFFFFFF)) 
    \xStreamOut_V_V_1_state[0]_i_3 
       (.I0(tsStreamOut_V_V_1_ack_in),
        .I1(yStreamOut_V_V_1_ack_in),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(xStreamOut_V_V_1_ack_in),
        .I4(tmp_2_reg_172),
        .I5(icmp_reg_176),
        .O(\xStreamOut_V_V_1_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \xStreamOut_V_V_1_state[1]_i_1 
       (.I0(\xStreamOut_V_V_1_state[1]_i_2_n_0 ),
        .I1(\yStreamOut_V_V_1_state[1]_i_4_n_0 ),
        .I2(\xStreamOut_V_V_1_state[1]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(yStreamOut_V_V_1_ack_in),
        .I5(xStreamOut_V_V_1_ack_in),
        .O(xStreamOut_V_V_1_state));
  LUT2 #(
    .INIT(4'hB)) 
    \xStreamOut_V_V_1_state[1]_i_2 
       (.I0(xStreamOut_V_V_TREADY),
        .I1(xStreamOut_V_V_TVALID),
        .O(\xStreamOut_V_V_1_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \xStreamOut_V_V_1_state[1]_i_3 
       (.I0(tmp_2_reg_172),
        .I1(icmp_reg_176),
        .O(\xStreamOut_V_V_1_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xStreamOut_V_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xStreamOut_V_V_1_state[0]_i_1_n_0 ),
        .Q(xStreamOut_V_V_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xStreamOut_V_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xStreamOut_V_V_1_state),
        .Q(xStreamOut_V_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[0]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[0]),
        .I1(xStreamOut_V_V_1_payload_A[0]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[10]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[10]),
        .I1(xStreamOut_V_V_1_payload_A[10]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[11]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[11]),
        .I1(xStreamOut_V_V_1_payload_A[11]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [11]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[1]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[1]),
        .I1(xStreamOut_V_V_1_payload_A[1]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[2]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[2]),
        .I1(xStreamOut_V_V_1_payload_A[2]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[3]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[3]),
        .I1(xStreamOut_V_V_1_payload_A[3]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[4]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[4]),
        .I1(xStreamOut_V_V_1_payload_A[4]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[5]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[5]),
        .I1(xStreamOut_V_V_1_payload_A[5]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[6]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[6]),
        .I1(xStreamOut_V_V_1_payload_A[6]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[7]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[7]),
        .I1(xStreamOut_V_V_1_payload_A[7]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[8]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[8]),
        .I1(xStreamOut_V_V_1_payload_A[8]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \xStreamOut_V_V_TDATA[9]_INST_0 
       (.I0(xStreamOut_V_V_1_payload_B[9]),
        .I1(xStreamOut_V_V_1_payload_A[9]),
        .I2(xStreamOut_V_V_1_sel),
        .O(\^xStreamOut_V_V_TDATA [9]));
  LUT3 #(
    .INIT(8'h45)) 
    \yStreamOut_V_V_1_payload_A[11]_i_1 
       (.I0(yStreamOut_V_V_1_sel_wr),
        .I1(yStreamOut_V_V_1_ack_in),
        .I2(yStreamOut_V_V_TVALID),
        .O(yStreamOut_V_V_1_load_A));
  FDRE \yStreamOut_V_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[0]),
        .Q(yStreamOut_V_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[10]),
        .Q(yStreamOut_V_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[11]),
        .Q(yStreamOut_V_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[1]),
        .Q(yStreamOut_V_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[2]),
        .Q(yStreamOut_V_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[3]),
        .Q(yStreamOut_V_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[4]),
        .Q(yStreamOut_V_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[5]),
        .Q(yStreamOut_V_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[6]),
        .Q(yStreamOut_V_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[7]),
        .Q(yStreamOut_V_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[8]),
        .Q(yStreamOut_V_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_A),
        .D(p_1_in[9]),
        .Q(yStreamOut_V_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \yStreamOut_V_V_1_payload_B[11]_i_1 
       (.I0(yStreamOut_V_V_1_sel_wr),
        .I1(yStreamOut_V_V_1_ack_in),
        .I2(yStreamOut_V_V_TVALID),
        .O(yStreamOut_V_V_1_load_B));
  FDRE \yStreamOut_V_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[0]),
        .Q(yStreamOut_V_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[10]),
        .Q(yStreamOut_V_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[11]),
        .Q(yStreamOut_V_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[1]),
        .Q(yStreamOut_V_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[2]),
        .Q(yStreamOut_V_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[3]),
        .Q(yStreamOut_V_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[4]),
        .Q(yStreamOut_V_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[5]),
        .Q(yStreamOut_V_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[6]),
        .Q(yStreamOut_V_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[7]),
        .Q(yStreamOut_V_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[8]),
        .Q(yStreamOut_V_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \yStreamOut_V_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(yStreamOut_V_V_1_load_B),
        .D(p_1_in[9]),
        .Q(yStreamOut_V_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    yStreamOut_V_V_1_sel_rd_i_1
       (.I0(yStreamOut_V_V_TREADY),
        .I1(yStreamOut_V_V_TVALID),
        .I2(yStreamOut_V_V_1_sel),
        .O(yStreamOut_V_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    yStreamOut_V_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(yStreamOut_V_V_1_sel_rd_i_1_n_0),
        .Q(yStreamOut_V_V_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFEFFFEF10100010)) 
    yStreamOut_V_V_1_sel_wr_i_1
       (.I0(\yStreamOut_V_V_1_state[0]_i_2_n_0 ),
        .I1(tmp_reg_168),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_start),
        .I4(eventFIFOIn_V_empty_n),
        .I5(yStreamOut_V_V_1_sel_wr),
        .O(yStreamOut_V_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    yStreamOut_V_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(yStreamOut_V_V_1_sel_wr_i_1_n_0),
        .Q(yStreamOut_V_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h02AAAAAA02020202)) 
    \yStreamOut_V_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\xStreamOut_V_V_1_state[0]_i_2_n_0 ),
        .I2(\yStreamOut_V_V_1_state[0]_i_2_n_0 ),
        .I3(yStreamOut_V_V_TREADY),
        .I4(yStreamOut_V_V_1_ack_in),
        .I5(yStreamOut_V_V_TVALID),
        .O(\yStreamOut_V_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF7777)) 
    \yStreamOut_V_V_1_state[0]_i_2 
       (.I0(yStreamOut_V_V_1_ack_in),
        .I1(tmp_2_reg_172),
        .I2(tsStreamOut_V_V_1_ack_in),
        .I3(xStreamOut_V_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\yStreamOut_V_V_1_state[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yStreamOut_V_V_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \yStreamOut_V_V_1_state[1]_i_2 
       (.I0(\yStreamOut_V_V_1_state[1]_i_3_n_0 ),
        .I1(\yStreamOut_V_V_1_state[1]_i_4_n_0 ),
        .I2(xStreamOut_V_V_1_ack_in),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(tmp_2_reg_172),
        .I5(yStreamOut_V_V_1_ack_in),
        .O(yStreamOut_V_V_1_state));
  LUT2 #(
    .INIT(4'hB)) 
    \yStreamOut_V_V_1_state[1]_i_3 
       (.I0(yStreamOut_V_V_TREADY),
        .I1(yStreamOut_V_V_TVALID),
        .O(\yStreamOut_V_V_1_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2A200A2)) 
    \yStreamOut_V_V_1_state[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_start),
        .I2(eventFIFOIn_V_empty_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(tsStreamOut_V_V_1_ack_in),
        .I5(tmp_reg_168),
        .O(\yStreamOut_V_V_1_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \yStreamOut_V_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yStreamOut_V_V_1_state[0]_i_1_n_0 ),
        .Q(yStreamOut_V_V_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \yStreamOut_V_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(yStreamOut_V_V_1_state),
        .Q(yStreamOut_V_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[0]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[0]),
        .I1(yStreamOut_V_V_1_payload_A[0]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[10]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[10]),
        .I1(yStreamOut_V_V_1_payload_A[10]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[11]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[11]),
        .I1(yStreamOut_V_V_1_payload_A[11]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[1]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[1]),
        .I1(yStreamOut_V_V_1_payload_A[1]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[2]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[2]),
        .I1(yStreamOut_V_V_1_payload_A[2]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[3]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[3]),
        .I1(yStreamOut_V_V_1_payload_A[3]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[4]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[4]),
        .I1(yStreamOut_V_V_1_payload_A[4]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[5]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[5]),
        .I1(yStreamOut_V_V_1_payload_A[5]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[6]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[6]),
        .I1(yStreamOut_V_V_1_payload_A[6]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[7]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[7]),
        .I1(yStreamOut_V_V_1_payload_A[7]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[8]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[8]),
        .I1(yStreamOut_V_V_1_payload_A[8]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \yStreamOut_V_V_TDATA[9]_INST_0 
       (.I0(yStreamOut_V_V_1_payload_B[9]),
        .I1(yStreamOut_V_V_1_payload_A[9]),
        .I2(yStreamOut_V_V_1_sel),
        .O(\^yStreamOut_V_V_TDATA [9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
