#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 16:26:19 2022
# Process ID: 17176
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7960 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_level.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_level_Intellight_Accelerat_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1586.254 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:user:Intellight_Accelerator:1.0 - Intellight_Accelerat_0
Successfully read diagram <top_level> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1586.254 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'L_WIDTH' from '0' to '4' has been ignored for IP 'top_level_Intellight_Accelerat_0_0'
INFO: [IP_Flow 19-3422] Upgraded top_level_Intellight_Accelerat_0_0 (Intellight_Accelerator_v1.0 1.0) from revision 39 to revision 40
WARNING: [IP_Flow 19-4706] Upgraded port 'D_new' width 16 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road0' width 16 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road1' width 16 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road2' width 16 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road3' width 16 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram0' width 2 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram1' width 2 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram2' width 2 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram3' width 2 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'top_level_Intellight_Accelerat_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.254 ; gain = 0.000
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/wea'(8) to pin '/Q_Matrix_PS/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/wea'(8) to pin '/Q_Matrix_PS/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/wea'(8) to pin '/Q_Matrix_PS/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/wea'(8) to pin '/Q_Matrix_PS/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(16) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(16) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(16) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(16) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/wea'(8) to pin '/Q_Matrix_PS/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/wea'(8) to pin '/Q_Matrix_PS/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/wea'(8) to pin '/Q_Matrix_PS/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/wea'(8) to pin '/Q_Matrix_PS/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(16) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(16) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(16) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(16) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_us_0/top_level_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_1/top_level_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1657.219 ; gain = 70.965
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
[Wed Nov 23 16:28:26 2022] Launched top_level_Intellight_Accelerat_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd'
INFO: [IP_Flow 19-3422] Upgraded top_level_Intellight_Accelerat_0_0 (Intellight_Accelerator_v1.0 1.0) from revision 40 to revision 41
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/wea'(8) to pin '/Q_Matrix_PS/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/wea'(8) to pin '/Q_Matrix_PS/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/wea'(8) to pin '/Q_Matrix_PS/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/wea'(8) to pin '/Q_Matrix_PS/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(16) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(16) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(16) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(16) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/dina'(64) to pin '/Q_Matrix_PS/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_0/wea'(8) to pin '/Q_Matrix_PS/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_1/wea'(8) to pin '/Q_Matrix_PS/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_2/wea'(8) to pin '/Q_Matrix_PS/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_PS/action_ram_3/wea'(8) to pin '/Q_Matrix_PS/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(2) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(16) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(16) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(16) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(16) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_us_0/top_level_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_1/top_level_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.188 ; gain = 0.465
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
[Wed Nov 23 16:41:03 2022] Launched top_level_Intellight_Accelerat_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value '0' on parameter 'L_WIDTH' due to the following failure - 
Value '0' is out of the range for parameter 'L_WIDTH(L_WIDTH)' for BD Cell 'top_level_Intellight_Accelerat_0_0' . Valid values are - 2, 4, 6
. Restoring to an old valid value of '4'
WARNING: [IP_Flow 19-4316] Parameter 'N_LEVEL' is no longer present on the upgraded IP 'top_level_Intellight_Accelerat_0_0', and cannot be set to '4'
INFO: [IP_Flow 19-3422] Upgraded top_level_Intellight_Accelerat_0_0 (Intellight_Accelerator_v1.0 1.0) from revision 41 to revision 42
WARNING: [IP_Flow 19-4706] Upgraded port 'D_new' width 64 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road0' width 64 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road1' width 64 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road2' width 64 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'D_road3' width 64 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram0' width 8 differs from original width 2
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram1' width 8 differs from original width 2
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram2' width 8 differs from original width 2
WARNING: [IP_Flow 19-4706] Upgraded port 'wen_bram3' width 8 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'top_level_Intellight_Accelerat_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_us_0/top_level_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_1/top_level_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.621 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 89.695 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 89.695 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
[Wed Nov 23 16:44:31 2022] Launched top_level_Intellight_Accelerat_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.R_WIDTH {32} CONFIG.Q_WIDTH {32}] [get_bd_cells Intellight_Accelerat_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells Q_Matrix_PS]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
INFO: [Coretcl 2-12] '/axi_intc_0/s_axi' selected.
INFO: [Coretcl 2-12] '/axi_intc_0/s_axi' selected.
INFO: [Coretcl 2-12] '/axi_intc_0/s_axi' selected.
INFO: [Coretcl 2-12] '/Intellight_Accelerat_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Intellight_Accelerat_0/S00_AXI' selected.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/top_level/top_level/top_level.srcs/utils_1/imports/synth_1/top_level_wrapper.dcp with file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/top_level_wrapper.dcp
reset_run top_level_xbar_0_synth_1
reset_run top_level_Intellight_Accelerat_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_b3c18c5a.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(128) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(128) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(128) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(128) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/dina'(64) to pin '/Q_Matrix_0/D_new'(128) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_0/wea'(8) to pin '/Q_Matrix_0/wea0'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_1/wea'(8) to pin '/Q_Matrix_0/wea1'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_2/wea'(8) to pin '/Q_Matrix_0/wea2'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Q_Matrix_0/action_ram_3/wea'(8) to pin '/Q_Matrix_0/wea3'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road0'(128) to pin '/Q_Matrix_0/D_road0'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road1'(128) to pin '/Q_Matrix_0/D_road1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road2'(128) to pin '/Q_Matrix_0/D_road2'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Intellight_Accelerat_0/D_road3'(128) to pin '/Q_Matrix_0/D_road3'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_b3c18c5a.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 91.860 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_xbar_0, cache-ID = 6c9d1ee01f7e5de3; cache size = 91.860 MB.
[Wed Nov 23 17:24:43 2022] Launched top_level_Intellight_Accelerat_0_0_synth_1, synth_1...
Run output will be captured here:
top_level_Intellight_Accelerat_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
[Wed Nov 23 17:24:44 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.547 ; gain = 9.730
reset_run synth_1
reset_run top_level_Intellight_Accelerat_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1

startgroup
set_property -dict [list CONFIG.R_WIDTH {16} CONFIG.Q_WIDTH {16}] [get_bd_cells Intellight_Accelerat_0]
endgroup
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_b3c18c5a.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 17:48:12 2022...
