
ProyectoFinal_Microcontroladores.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003024  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080031ac  080031ac  000131ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031e4  080031e4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080031e4  080031e4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031e4  080031e4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031e4  080031e4  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031e8  080031e8  000131e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080031ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000000c  080031f8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  080031f8  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1f5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001781  00000000  00000000  0002a231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0002b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000680  00000000  00000000  0002c0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a020  00000000  00000000  0002c740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097aa  00000000  00000000  00046760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009852b  00000000  00000000  0004ff0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e8435  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b64  00000000  00000000  000e8488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003194 	.word	0x08003194

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003194 	.word	0x08003194

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fa16 	bl	80005fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f826 	bl	8000220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f89a 	bl	800030c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f868 	bl	80002ac <MX_USART2_UART_Init>



       //aqui uso el UART3 el 1 me da problemas de conexion con mi nextion con el 3 no da problemas.
       //activa el uart 3 en el IOC y colocar 9600 baudios y todo funcionara correctamente en tu nextion.
 	  HAL_UART_Receive(&huart2, rxdata, 4, 1000);
 80001dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001e0:	2204      	movs	r2, #4
 80001e2:	490c      	ldr	r1, [pc, #48]	; (8000214 <main+0x4c>)
 80001e4:	480c      	ldr	r0, [pc, #48]	; (8000218 <main+0x50>)
 80001e6:	f002 f843 	bl	8002270 <HAL_UART_Receive>



 	  if(rxdata[2] == 0x05){// si llega el id del boton fresa 0x05 jugo 1 enciende
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <main+0x4c>)
 80001ec:	789b      	ldrb	r3, [r3, #2]
 80001ee:	2b05      	cmp	r3, #5
 80001f0:	d105      	bne.n	80001fe <main+0x36>

 		  HAL_GPIO_WritePin(Jugo_1_GPIO_Port, Jugo_1_Pin, 1);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2140      	movs	r1, #64	; 0x40
 80001f6:	4809      	ldr	r0, [pc, #36]	; (800021c <main+0x54>)
 80001f8:	f000 fd60 	bl	8000cbc <HAL_GPIO_WritePin>
 80001fc:	e7ee      	b.n	80001dc <main+0x14>
 	  }
 	  else if((rxdata[2] == 0x02)){
 80001fe:	4b05      	ldr	r3, [pc, #20]	; (8000214 <main+0x4c>)
 8000200:	789b      	ldrb	r3, [r3, #2]
 8000202:	2b02      	cmp	r3, #2
 8000204:	d1ea      	bne.n	80001dc <main+0x14>

 		  HAL_GPIO_WritePin(Jugo_2_GPIO_Port, Jugo_2_Pin, 1);
 8000206:	2201      	movs	r2, #1
 8000208:	2180      	movs	r1, #128	; 0x80
 800020a:	4804      	ldr	r0, [pc, #16]	; (800021c <main+0x54>)
 800020c:	f000 fd56 	bl	8000cbc <HAL_GPIO_WritePin>
 	  HAL_UART_Receive(&huart2, rxdata, 4, 1000);
 8000210:	e7e4      	b.n	80001dc <main+0x14>
 8000212:	bf00      	nop
 8000214:	200000b0 	.word	0x200000b0
 8000218:	20000028 	.word	0x20000028
 800021c:	48000800 	.word	0x48000800

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b090      	sub	sp, #64	; 0x40
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	2228      	movs	r2, #40	; 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f002 ffa8 	bl	8003184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000242:	2301      	movs	r3, #1
 8000244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000246:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800024a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000250:	2301      	movs	r3, #1
 8000252:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000254:	2302      	movs	r3, #2
 8000256:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000258:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800025c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800025e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000262:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000264:	f107 0318 	add.w	r3, r7, #24
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fd3f 	bl	8000cec <HAL_RCC_OscConfig>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000274:	f000 f8de 	bl	8000434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000278:	230f      	movs	r3, #15
 800027a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800027c:	2302      	movs	r3, #2
 800027e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000280:	2300      	movs	r3, #0
 8000282:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000284:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	2102      	movs	r1, #2
 8000292:	4618      	mov	r0, r3
 8000294:	f001 fd68 	bl	8001d68 <HAL_RCC_ClockConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800029e:	f000 f8c9 	bl	8000434 <Error_Handler>
  }
}
 80002a2:	bf00      	nop
 80002a4:	3740      	adds	r7, #64	; 0x40
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002b0:	4b14      	ldr	r3, [pc, #80]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002b2:	4a15      	ldr	r2, [pc, #84]	; (8000308 <MX_USART2_UART_Init+0x5c>)
 80002b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80002b6:	4b13      	ldr	r3, [pc, #76]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002be:	4b11      	ldr	r3, [pc, #68]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002c4:	4b0f      	ldr	r3, [pc, #60]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002ca:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002d2:	220c      	movs	r2, #12
 80002d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002d6:	4b0b      	ldr	r3, [pc, #44]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002d8:	2200      	movs	r2, #0
 80002da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002dc:	4b09      	ldr	r3, [pc, #36]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002de:	2200      	movs	r2, #0
 80002e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002e2:	4b08      	ldr	r3, [pc, #32]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002ee:	4805      	ldr	r0, [pc, #20]	; (8000304 <MX_USART2_UART_Init+0x58>)
 80002f0:	f001 ff70 	bl	80021d4 <HAL_UART_Init>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002fa:	f000 f89b 	bl	8000434 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002fe:	bf00      	nop
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	20000028 	.word	0x20000028
 8000308:	40004400 	.word	0x40004400

0800030c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	; 0x28
 8000310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000312:	f107 0314 	add.w	r3, r7, #20
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
 800031a:	605a      	str	r2, [r3, #4]
 800031c:	609a      	str	r2, [r3, #8]
 800031e:	60da      	str	r2, [r3, #12]
 8000320:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000322:	4b41      	ldr	r3, [pc, #260]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000324:	695b      	ldr	r3, [r3, #20]
 8000326:	4a40      	ldr	r2, [pc, #256]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000328:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800032c:	6153      	str	r3, [r2, #20]
 800032e:	4b3e      	ldr	r3, [pc, #248]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000336:	613b      	str	r3, [r7, #16]
 8000338:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800033a:	4b3b      	ldr	r3, [pc, #236]	; (8000428 <MX_GPIO_Init+0x11c>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	4a3a      	ldr	r2, [pc, #232]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000340:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000344:	6153      	str	r3, [r2, #20]
 8000346:	4b38      	ldr	r3, [pc, #224]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800034e:	60fb      	str	r3, [r7, #12]
 8000350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000352:	4b35      	ldr	r3, [pc, #212]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000354:	695b      	ldr	r3, [r3, #20]
 8000356:	4a34      	ldr	r2, [pc, #208]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	6153      	str	r3, [r2, #20]
 800035e:	4b32      	ldr	r3, [pc, #200]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000366:	60bb      	str	r3, [r7, #8]
 8000368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800036a:	4b2f      	ldr	r3, [pc, #188]	; (8000428 <MX_GPIO_Init+0x11c>)
 800036c:	695b      	ldr	r3, [r3, #20]
 800036e:	4a2e      	ldr	r2, [pc, #184]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000374:	6153      	str	r3, [r2, #20]
 8000376:	4b2c      	ldr	r3, [pc, #176]	; (8000428 <MX_GPIO_Init+0x11c>)
 8000378:	695b      	ldr	r3, [r3, #20]
 800037a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000388:	4828      	ldr	r0, [pc, #160]	; (800042c <MX_GPIO_Init+0x120>)
 800038a:	f000 fc97 	bl	8000cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Jugo_1_Pin|Jugo_2_Pin|Jugo_3_Pin|Jugo_4_Pin, GPIO_PIN_RESET);
 800038e:	2200      	movs	r2, #0
 8000390:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000394:	4826      	ldr	r0, [pc, #152]	; (8000430 <MX_GPIO_Init+0x124>)
 8000396:	f000 fc91 	bl	8000cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800039a:	2200      	movs	r2, #0
 800039c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80003a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a4:	f000 fc8a 	bl	8000cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80003b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	2300      	movs	r3, #0
 80003b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003b8:	f107 0314 	add.w	r3, r7, #20
 80003bc:	4619      	mov	r1, r3
 80003be:	481c      	ldr	r0, [pc, #112]	; (8000430 <MX_GPIO_Init+0x124>)
 80003c0:	f000 fb0a 	bl	80009d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80003c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ca:	2301      	movs	r3, #1
 80003cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ce:	2300      	movs	r3, #0
 80003d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d2:	2300      	movs	r3, #0
 80003d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80003d6:	f107 0314 	add.w	r3, r7, #20
 80003da:	4619      	mov	r1, r3
 80003dc:	4813      	ldr	r0, [pc, #76]	; (800042c <MX_GPIO_Init+0x120>)
 80003de:	f000 fafb 	bl	80009d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Jugo_1_Pin Jugo_2_Pin Jugo_3_Pin Jugo_4_Pin */
  GPIO_InitStruct.Pin = Jugo_1_Pin|Jugo_2_Pin|Jugo_3_Pin|Jugo_4_Pin;
 80003e2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80003e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e8:	2301      	movs	r3, #1
 80003ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ec:	2300      	movs	r3, #0
 80003ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f0:	2300      	movs	r3, #0
 80003f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003f4:	f107 0314 	add.w	r3, r7, #20
 80003f8:	4619      	mov	r1, r3
 80003fa:	480d      	ldr	r0, [pc, #52]	; (8000430 <MX_GPIO_Init+0x124>)
 80003fc:	f000 faec 	bl	80009d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000400:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000406:	2301      	movs	r3, #1
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2300      	movs	r3, #0
 800040c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040e:	2300      	movs	r3, #0
 8000410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000412:	f107 0314 	add.w	r3, r7, #20
 8000416:	4619      	mov	r1, r3
 8000418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800041c:	f000 fadc 	bl	80009d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	; 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000
 800042c:	48000400 	.word	0x48000400
 8000430:	48000800 	.word	0x48000800

08000434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000438:	b672      	cpsid	i
}
 800043a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800043c:	e7fe      	b.n	800043c <Error_Handler+0x8>
	...

08000440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <HAL_MspInit+0x44>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <HAL_MspInit+0x44>)
 800044c:	f043 0301 	orr.w	r3, r3, #1
 8000450:	6193      	str	r3, [r2, #24]
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <HAL_MspInit+0x44>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	f003 0301 	and.w	r3, r3, #1
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045e:	4b09      	ldr	r3, [pc, #36]	; (8000484 <HAL_MspInit+0x44>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	4a08      	ldr	r2, [pc, #32]	; (8000484 <HAL_MspInit+0x44>)
 8000464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000468:	61d3      	str	r3, [r2, #28]
 800046a:	4b06      	ldr	r3, [pc, #24]	; (8000484 <HAL_MspInit+0x44>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000472:	603b      	str	r3, [r7, #0]
 8000474:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000476:	2007      	movs	r0, #7
 8000478:	f000 f9f6 	bl	8000868 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000

08000488 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b08a      	sub	sp, #40	; 0x28
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000490:	f107 0314 	add.w	r3, r7, #20
 8000494:	2200      	movs	r2, #0
 8000496:	601a      	str	r2, [r3, #0]
 8000498:	605a      	str	r2, [r3, #4]
 800049a:	609a      	str	r2, [r3, #8]
 800049c:	60da      	str	r2, [r3, #12]
 800049e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a1b      	ldr	r2, [pc, #108]	; (8000514 <HAL_UART_MspInit+0x8c>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d130      	bne.n	800050c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004aa:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a1a      	ldr	r2, [pc, #104]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b18      	ldr	r3, [pc, #96]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004be:	613b      	str	r3, [r7, #16]
 80004c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c2:	4b15      	ldr	r3, [pc, #84]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	4a14      	ldr	r2, [pc, #80]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004cc:	6153      	str	r3, [r2, #20]
 80004ce:	4b12      	ldr	r3, [pc, #72]	; (8000518 <HAL_UART_MspInit+0x90>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004da:	230c      	movs	r3, #12
 80004dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004de:	2302      	movs	r3, #2
 80004e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e2:	2300      	movs	r3, #0
 80004e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e6:	2300      	movs	r3, #0
 80004e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80004ea:	2307      	movs	r3, #7
 80004ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ee:	f107 0314 	add.w	r3, r7, #20
 80004f2:	4619      	mov	r1, r3
 80004f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004f8:	f000 fa6e 	bl	80009d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2100      	movs	r1, #0
 8000500:	2026      	movs	r0, #38	; 0x26
 8000502:	f000 f9bc 	bl	800087e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000506:	2026      	movs	r0, #38	; 0x26
 8000508:	f000 f9d5 	bl	80008b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800050c:	bf00      	nop
 800050e:	3728      	adds	r7, #40	; 0x28
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40004400 	.word	0x40004400
 8000518:	40021000 	.word	0x40021000

0800051c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000520:	e7fe      	b.n	8000520 <NMI_Handler+0x4>

08000522 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000522:	b480      	push	{r7}
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000526:	e7fe      	b.n	8000526 <HardFault_Handler+0x4>

08000528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800052c:	e7fe      	b.n	800052c <MemManage_Handler+0x4>

0800052e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800052e:	b480      	push	{r7}
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000532:	e7fe      	b.n	8000532 <BusFault_Handler+0x4>

08000534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000538:	e7fe      	b.n	8000538 <UsageFault_Handler+0x4>

0800053a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800053a:	b480      	push	{r7}
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800053e:	bf00      	nop
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000556:	b480      	push	{r7}
 8000558:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800055a:	bf00      	nop
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr

08000564 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000568:	f000 f88e 	bl	8000688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800056c:	bf00      	nop
 800056e:	bd80      	pop	{r7, pc}

08000570 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000574:	4802      	ldr	r0, [pc, #8]	; (8000580 <USART2_IRQHandler+0x10>)
 8000576:	f001 ff45 	bl	8002404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800057a:	bf00      	nop
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	20000028 	.word	0x20000028

08000584 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000588:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <SystemInit+0x20>)
 800058a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800058e:	4a05      	ldr	r2, [pc, #20]	; (80005a4 <SystemInit+0x20>)
 8000590:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000594:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	e000ed00 	.word	0xe000ed00

080005a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80005ac:	f7ff ffea 	bl	8000584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005b0:	480c      	ldr	r0, [pc, #48]	; (80005e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80005b2:	490d      	ldr	r1, [pc, #52]	; (80005e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005b4:	4a0d      	ldr	r2, [pc, #52]	; (80005ec <LoopForever+0xe>)
  movs r3, #0
 80005b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b8:	e002      	b.n	80005c0 <LoopCopyDataInit>

080005ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005be:	3304      	adds	r3, #4

080005c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c4:	d3f9      	bcc.n	80005ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c6:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005c8:	4c0a      	ldr	r4, [pc, #40]	; (80005f4 <LoopForever+0x16>)
  movs r3, #0
 80005ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005cc:	e001      	b.n	80005d2 <LoopFillZerobss>

080005ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005d0:	3204      	adds	r2, #4

080005d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d4:	d3fb      	bcc.n	80005ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005d6:	f002 fdb1 	bl	800313c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005da:	f7ff fdf5 	bl	80001c8 <main>

080005de <LoopForever>:

LoopForever:
    b LoopForever
 80005de:	e7fe      	b.n	80005de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005e0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80005e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005ec:	080031ec 	.word	0x080031ec
  ldr r2, =_sbss
 80005f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005f4:	200000b8 	.word	0x200000b8

080005f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005f8:	e7fe      	b.n	80005f8 <ADC1_IRQHandler>
	...

080005fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000600:	4b08      	ldr	r3, [pc, #32]	; (8000624 <HAL_Init+0x28>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a07      	ldr	r2, [pc, #28]	; (8000624 <HAL_Init+0x28>)
 8000606:	f043 0310 	orr.w	r3, r3, #16
 800060a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800060c:	2003      	movs	r0, #3
 800060e:	f000 f92b 	bl	8000868 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000612:	2000      	movs	r0, #0
 8000614:	f000 f808 	bl	8000628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000618:	f7ff ff12 	bl	8000440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800061c:	2300      	movs	r3, #0
}
 800061e:	4618      	mov	r0, r3
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40022000 	.word	0x40022000

08000628 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_InitTick+0x54>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <HAL_InitTick+0x58>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000642:	fbb2 f3f3 	udiv	r3, r2, r3
 8000646:	4618      	mov	r0, r3
 8000648:	f000 f943 	bl	80008d2 <HAL_SYSTICK_Config>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000652:	2301      	movs	r3, #1
 8000654:	e00e      	b.n	8000674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2b0f      	cmp	r3, #15
 800065a:	d80a      	bhi.n	8000672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800065c:	2200      	movs	r2, #0
 800065e:	6879      	ldr	r1, [r7, #4]
 8000660:	f04f 30ff 	mov.w	r0, #4294967295
 8000664:	f000 f90b 	bl	800087e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000668:	4a06      	ldr	r2, [pc, #24]	; (8000684 <HAL_InitTick+0x5c>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800066e:	2300      	movs	r3, #0
 8000670:	e000      	b.n	8000674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000672:	2301      	movs	r3, #1
}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000000 	.word	0x20000000
 8000680:	20000008 	.word	0x20000008
 8000684:	20000004 	.word	0x20000004

08000688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_IncTick+0x20>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	461a      	mov	r2, r3
 8000692:	4b06      	ldr	r3, [pc, #24]	; (80006ac <HAL_IncTick+0x24>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4413      	add	r3, r2
 8000698:	4a04      	ldr	r2, [pc, #16]	; (80006ac <HAL_IncTick+0x24>)
 800069a:	6013      	str	r3, [r2, #0]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	20000008 	.word	0x20000008
 80006ac:	200000b4 	.word	0x200000b4

080006b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80006b4:	4b03      	ldr	r3, [pc, #12]	; (80006c4 <HAL_GetTick+0x14>)
 80006b6:	681b      	ldr	r3, [r3, #0]
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	200000b4 	.word	0x200000b4

080006c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <__NVIC_SetPriorityGrouping+0x44>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006de:	68ba      	ldr	r2, [r7, #8]
 80006e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006e4:	4013      	ands	r3, r2
 80006e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006fa:	4a04      	ldr	r2, [pc, #16]	; (800070c <__NVIC_SetPriorityGrouping+0x44>)
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	60d3      	str	r3, [r2, #12]
}
 8000700:	bf00      	nop
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000714:	4b04      	ldr	r3, [pc, #16]	; (8000728 <__NVIC_GetPriorityGrouping+0x18>)
 8000716:	68db      	ldr	r3, [r3, #12]
 8000718:	0a1b      	lsrs	r3, r3, #8
 800071a:	f003 0307 	and.w	r3, r3, #7
}
 800071e:	4618      	mov	r0, r3
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	2b00      	cmp	r3, #0
 800073c:	db0b      	blt.n	8000756 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	f003 021f 	and.w	r2, r3, #31
 8000744:	4907      	ldr	r1, [pc, #28]	; (8000764 <__NVIC_EnableIRQ+0x38>)
 8000746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074a:	095b      	lsrs	r3, r3, #5
 800074c:	2001      	movs	r0, #1
 800074e:	fa00 f202 	lsl.w	r2, r0, r2
 8000752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000e100 	.word	0xe000e100

08000768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000778:	2b00      	cmp	r3, #0
 800077a:	db0a      	blt.n	8000792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	b2da      	uxtb	r2, r3
 8000780:	490c      	ldr	r1, [pc, #48]	; (80007b4 <__NVIC_SetPriority+0x4c>)
 8000782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000786:	0112      	lsls	r2, r2, #4
 8000788:	b2d2      	uxtb	r2, r2
 800078a:	440b      	add	r3, r1
 800078c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000790:	e00a      	b.n	80007a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4908      	ldr	r1, [pc, #32]	; (80007b8 <__NVIC_SetPriority+0x50>)
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	f003 030f 	and.w	r3, r3, #15
 800079e:	3b04      	subs	r3, #4
 80007a0:	0112      	lsls	r2, r2, #4
 80007a2:	b2d2      	uxtb	r2, r2
 80007a4:	440b      	add	r3, r1
 80007a6:	761a      	strb	r2, [r3, #24]
}
 80007a8:	bf00      	nop
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	e000e100 	.word	0xe000e100
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007bc:	b480      	push	{r7}
 80007be:	b089      	sub	sp, #36	; 0x24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f003 0307 	and.w	r3, r3, #7
 80007ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	f1c3 0307 	rsb	r3, r3, #7
 80007d6:	2b04      	cmp	r3, #4
 80007d8:	bf28      	it	cs
 80007da:	2304      	movcs	r3, #4
 80007dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	3304      	adds	r3, #4
 80007e2:	2b06      	cmp	r3, #6
 80007e4:	d902      	bls.n	80007ec <NVIC_EncodePriority+0x30>
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	3b03      	subs	r3, #3
 80007ea:	e000      	b.n	80007ee <NVIC_EncodePriority+0x32>
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	f04f 32ff 	mov.w	r2, #4294967295
 80007f4:	69bb      	ldr	r3, [r7, #24]
 80007f6:	fa02 f303 	lsl.w	r3, r2, r3
 80007fa:	43da      	mvns	r2, r3
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	401a      	ands	r2, r3
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000804:	f04f 31ff 	mov.w	r1, #4294967295
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	fa01 f303 	lsl.w	r3, r1, r3
 800080e:	43d9      	mvns	r1, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000814:	4313      	orrs	r3, r2
         );
}
 8000816:	4618      	mov	r0, r3
 8000818:	3724      	adds	r7, #36	; 0x24
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
	...

08000824 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	3b01      	subs	r3, #1
 8000830:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000834:	d301      	bcc.n	800083a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000836:	2301      	movs	r3, #1
 8000838:	e00f      	b.n	800085a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800083a:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <SysTick_Config+0x40>)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3b01      	subs	r3, #1
 8000840:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000842:	210f      	movs	r1, #15
 8000844:	f04f 30ff 	mov.w	r0, #4294967295
 8000848:	f7ff ff8e 	bl	8000768 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <SysTick_Config+0x40>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000852:	4b04      	ldr	r3, [pc, #16]	; (8000864 <SysTick_Config+0x40>)
 8000854:	2207      	movs	r2, #7
 8000856:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000858:	2300      	movs	r3, #0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	e000e010 	.word	0xe000e010

08000868 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f7ff ff29 	bl	80006c8 <__NVIC_SetPriorityGrouping>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	b086      	sub	sp, #24
 8000882:	af00      	add	r7, sp, #0
 8000884:	4603      	mov	r3, r0
 8000886:	60b9      	str	r1, [r7, #8]
 8000888:	607a      	str	r2, [r7, #4]
 800088a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000890:	f7ff ff3e 	bl	8000710 <__NVIC_GetPriorityGrouping>
 8000894:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	68b9      	ldr	r1, [r7, #8]
 800089a:	6978      	ldr	r0, [r7, #20]
 800089c:	f7ff ff8e 	bl	80007bc <NVIC_EncodePriority>
 80008a0:	4602      	mov	r2, r0
 80008a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a6:	4611      	mov	r1, r2
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff ff5d 	bl	8000768 <__NVIC_SetPriority>
}
 80008ae:	bf00      	nop
 80008b0:	3718      	adds	r7, #24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b082      	sub	sp, #8
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff31 	bl	800072c <__NVIC_EnableIRQ>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff ffa2 	bl	8000824 <SysTick_Config>
 80008e0:	4603      	mov	r3, r0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80008f8:	2b02      	cmp	r3, #2
 80008fa:	d008      	beq.n	800090e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2204      	movs	r2, #4
 8000900:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2200      	movs	r2, #0
 8000906:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
 800090c:	e020      	b.n	8000950 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f022 020e 	bic.w	r2, r2, #14
 800091c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f022 0201 	bic.w	r2, r2, #1
 800092c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000936:	2101      	movs	r1, #1
 8000938:	fa01 f202 	lsl.w	r2, r1, r2
 800093c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2201      	movs	r2, #1
 8000942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2200      	movs	r2, #0
 800094a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr

0800095c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000964:	2300      	movs	r3, #0
 8000966:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800096e:	2b02      	cmp	r3, #2
 8000970:	d005      	beq.n	800097e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2204      	movs	r2, #4
 8000976:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000978:	2301      	movs	r3, #1
 800097a:	73fb      	strb	r3, [r7, #15]
 800097c:	e027      	b.n	80009ce <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f022 020e 	bic.w	r2, r2, #14
 800098c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f022 0201 	bic.w	r2, r2, #1
 800099c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009a6:	2101      	movs	r1, #1
 80009a8:	fa01 f202 	lsl.w	r2, r1, r2
 80009ac:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2201      	movs	r2, #1
 80009b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d003      	beq.n	80009ce <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	4798      	blx	r3
    } 
  }
  return status;
 80009ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d8:	b480      	push	{r7}
 80009da:	b087      	sub	sp, #28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009e6:	e14e      	b.n	8000c86 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	2101      	movs	r1, #1
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	fa01 f303 	lsl.w	r3, r1, r3
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 8140 	beq.w	8000c80 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f003 0303 	and.w	r3, r3, #3
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d005      	beq.n	8000a18 <HAL_GPIO_Init+0x40>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	f003 0303 	and.w	r3, r3, #3
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d130      	bne.n	8000a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	2203      	movs	r2, #3
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	693a      	ldr	r2, [r7, #16]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a4e:	2201      	movs	r2, #1
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	091b      	lsrs	r3, r3, #4
 8000a64:	f003 0201 	and.w	r2, r3, #1
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d017      	beq.n	8000ab6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f003 0303 	and.w	r3, r3, #3
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d123      	bne.n	8000b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	08da      	lsrs	r2, r3, #3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3208      	adds	r2, #8
 8000aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	f003 0307 	and.w	r3, r3, #7
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	220f      	movs	r2, #15
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	691a      	ldr	r2, [r3, #16]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	08da      	lsrs	r2, r3, #3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3208      	adds	r2, #8
 8000b04:	6939      	ldr	r1, [r7, #16]
 8000b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	2203      	movs	r2, #3
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	f003 0203 	and.w	r2, r3, #3
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 809a 	beq.w	8000c80 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4c:	4b55      	ldr	r3, [pc, #340]	; (8000ca4 <HAL_GPIO_Init+0x2cc>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a54      	ldr	r2, [pc, #336]	; (8000ca4 <HAL_GPIO_Init+0x2cc>)
 8000b52:	f043 0301 	orr.w	r3, r3, #1
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b52      	ldr	r3, [pc, #328]	; (8000ca4 <HAL_GPIO_Init+0x2cc>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b64:	4a50      	ldr	r2, [pc, #320]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	089b      	lsrs	r3, r3, #2
 8000b6a:	3302      	adds	r3, #2
 8000b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	f003 0303 	and.w	r3, r3, #3
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	220f      	movs	r2, #15
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4013      	ands	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b8e:	d013      	beq.n	8000bb8 <HAL_GPIO_Init+0x1e0>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a46      	ldr	r2, [pc, #280]	; (8000cac <HAL_GPIO_Init+0x2d4>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d00d      	beq.n	8000bb4 <HAL_GPIO_Init+0x1dc>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a45      	ldr	r2, [pc, #276]	; (8000cb0 <HAL_GPIO_Init+0x2d8>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d007      	beq.n	8000bb0 <HAL_GPIO_Init+0x1d8>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a44      	ldr	r2, [pc, #272]	; (8000cb4 <HAL_GPIO_Init+0x2dc>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d101      	bne.n	8000bac <HAL_GPIO_Init+0x1d4>
 8000ba8:	2303      	movs	r3, #3
 8000baa:	e006      	b.n	8000bba <HAL_GPIO_Init+0x1e2>
 8000bac:	2305      	movs	r3, #5
 8000bae:	e004      	b.n	8000bba <HAL_GPIO_Init+0x1e2>
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	e002      	b.n	8000bba <HAL_GPIO_Init+0x1e2>
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	e000      	b.n	8000bba <HAL_GPIO_Init+0x1e2>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	f002 0203 	and.w	r2, r2, #3
 8000bc0:	0092      	lsls	r2, r2, #2
 8000bc2:	4093      	lsls	r3, r2
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bca:	4937      	ldr	r1, [pc, #220]	; (8000ca8 <HAL_GPIO_Init+0x2d0>)
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	089b      	lsrs	r3, r3, #2
 8000bd0:	3302      	adds	r3, #2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bd8:	4b37      	ldr	r3, [pc, #220]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	43db      	mvns	r3, r3
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	4013      	ands	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d003      	beq.n	8000bfc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bfc:	4a2e      	ldr	r2, [pc, #184]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c02:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d003      	beq.n	8000c26 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c26:	4a24      	ldr	r2, [pc, #144]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c2c:	4b22      	ldr	r3, [pc, #136]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	43db      	mvns	r3, r3
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d003      	beq.n	8000c50 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c50:	4a19      	ldr	r2, [pc, #100]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c56:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	693a      	ldr	r2, [r7, #16]
 8000c62:	4013      	ands	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c7a:	4a0f      	ldr	r2, [pc, #60]	; (8000cb8 <HAL_GPIO_Init+0x2e0>)
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	3301      	adds	r3, #1
 8000c84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	f47f aea9 	bne.w	80009e8 <HAL_GPIO_Init+0x10>
  }
}
 8000c96:	bf00      	nop
 8000c98:	bf00      	nop
 8000c9a:	371c      	adds	r7, #28
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	40010000 	.word	0x40010000
 8000cac:	48000400 	.word	0x48000400
 8000cb0:	48000800 	.word	0x48000800
 8000cb4:	48000c00 	.word	0x48000c00
 8000cb8:	40010400 	.word	0x40010400

08000cbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	807b      	strh	r3, [r7, #2]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ccc:	787b      	ldrb	r3, [r7, #1]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d003      	beq.n	8000cda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cd2:	887a      	ldrh	r2, [r7, #2]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cd8:	e002      	b.n	8000ce0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cda:	887a      	ldrh	r2, [r7, #2]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cf8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000cfc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d102      	bne.n	8000d12 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	f001 b823 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f000 817d 	beq.w	8001022 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d28:	4bbc      	ldr	r3, [pc, #752]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f003 030c 	and.w	r3, r3, #12
 8000d30:	2b04      	cmp	r3, #4
 8000d32:	d00c      	beq.n	8000d4e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d34:	4bb9      	ldr	r3, [pc, #740]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f003 030c 	and.w	r3, r3, #12
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d15c      	bne.n	8000dfa <HAL_RCC_OscConfig+0x10e>
 8000d40:	4bb6      	ldr	r3, [pc, #728]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d4c:	d155      	bne.n	8000dfa <HAL_RCC_OscConfig+0x10e>
 8000d4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d52:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000d5a:	fa93 f3a3 	rbit	r3, r3
 8000d5e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d62:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d66:	fab3 f383 	clz	r3, r3
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	095b      	lsrs	r3, r3, #5
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d102      	bne.n	8000d80 <HAL_RCC_OscConfig+0x94>
 8000d7a:	4ba8      	ldr	r3, [pc, #672]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	e015      	b.n	8000dac <HAL_RCC_OscConfig+0xc0>
 8000d80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d84:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d88:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000d8c:	fa93 f3a3 	rbit	r3, r3
 8000d90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d98:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d9c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000da0:	fa93 f3a3 	rbit	r3, r3
 8000da4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000da8:	4b9c      	ldr	r3, [pc, #624]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000db0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000db4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000db8:	fa92 f2a2 	rbit	r2, r2
 8000dbc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000dc0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000dc4:	fab2 f282 	clz	r2, r2
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	f042 0220 	orr.w	r2, r2, #32
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	f002 021f 	and.w	r2, r2, #31
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dda:	4013      	ands	r3, r2
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f000 811f 	beq.w	8001020 <HAL_RCC_OscConfig+0x334>
 8000de2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000de6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f040 8116 	bne.w	8001020 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000df4:	2301      	movs	r3, #1
 8000df6:	f000 bfaf 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e0a:	d106      	bne.n	8000e1a <HAL_RCC_OscConfig+0x12e>
 8000e0c:	4b83      	ldr	r3, [pc, #524]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a82      	ldr	r2, [pc, #520]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	e036      	b.n	8000e88 <HAL_RCC_OscConfig+0x19c>
 8000e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d10c      	bne.n	8000e44 <HAL_RCC_OscConfig+0x158>
 8000e2a:	4b7c      	ldr	r3, [pc, #496]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a7b      	ldr	r2, [pc, #492]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	4b79      	ldr	r3, [pc, #484]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a78      	ldr	r2, [pc, #480]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	e021      	b.n	8000e88 <HAL_RCC_OscConfig+0x19c>
 8000e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x184>
 8000e56:	4b71      	ldr	r3, [pc, #452]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a70      	ldr	r2, [pc, #448]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	4b6e      	ldr	r3, [pc, #440]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a6d      	ldr	r2, [pc, #436]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	e00b      	b.n	8000e88 <HAL_RCC_OscConfig+0x19c>
 8000e70:	4b6a      	ldr	r3, [pc, #424]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a69      	ldr	r2, [pc, #420]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b67      	ldr	r3, [pc, #412]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a66      	ldr	r2, [pc, #408]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e86:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e88:	4b64      	ldr	r3, [pc, #400]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e8c:	f023 020f 	bic.w	r2, r3, #15
 8000e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	495f      	ldr	r1, [pc, #380]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ea6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d059      	beq.n	8000f66 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb2:	f7ff fbfd 	bl	80006b0 <HAL_GetTick>
 8000eb6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eba:	e00a      	b.n	8000ed2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ebc:	f7ff fbf8 	bl	80006b0 <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	2b64      	cmp	r3, #100	; 0x64
 8000eca:	d902      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	f000 bf43 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 8000ed2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ed6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000ede:	fa93 f3a3 	rbit	r3, r3
 8000ee2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000ee6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eea:	fab3 f383 	clz	r3, r3
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	095b      	lsrs	r3, r3, #5
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d102      	bne.n	8000f04 <HAL_RCC_OscConfig+0x218>
 8000efe:	4b47      	ldr	r3, [pc, #284]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	e015      	b.n	8000f30 <HAL_RCC_OscConfig+0x244>
 8000f04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f08:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f10:	fa93 f3a3 	rbit	r3, r3
 8000f14:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f1c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f20:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000f24:	fa93 f3a3 	rbit	r3, r3
 8000f28:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000f2c:	4b3b      	ldr	r3, [pc, #236]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f34:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000f38:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000f3c:	fa92 f2a2 	rbit	r2, r2
 8000f40:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000f44:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000f48:	fab2 f282 	clz	r2, r2
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	f042 0220 	orr.w	r2, r2, #32
 8000f52:	b2d2      	uxtb	r2, r2
 8000f54:	f002 021f 	and.w	r2, r2, #31
 8000f58:	2101      	movs	r1, #1
 8000f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f5e:	4013      	ands	r3, r2
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d0ab      	beq.n	8000ebc <HAL_RCC_OscConfig+0x1d0>
 8000f64:	e05d      	b.n	8001022 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f66:	f7ff fba3 	bl	80006b0 <HAL_GetTick>
 8000f6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f6e:	e00a      	b.n	8000f86 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f70:	f7ff fb9e 	bl	80006b0 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	2b64      	cmp	r3, #100	; 0x64
 8000f7e:	d902      	bls.n	8000f86 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	f000 bee9 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 8000f86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f8a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000f92:	fa93 f3a3 	rbit	r3, r3
 8000f96:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000f9a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f9e:	fab3 f383 	clz	r3, r3
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	095b      	lsrs	r3, r3, #5
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d102      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x2cc>
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	e015      	b.n	8000fe4 <HAL_RCC_OscConfig+0x2f8>
 8000fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fbc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000fc4:	fa93 f3a3 	rbit	r3, r3
 8000fc8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000fcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fd0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000fd4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000fd8:	fa93 f3a3 	rbit	r3, r3
 8000fdc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_RCC_OscConfig+0x330>)
 8000fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fe8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000fec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000ff0:	fa92 f2a2 	rbit	r2, r2
 8000ff4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000ff8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000ffc:	fab2 f282 	clz	r2, r2
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	f042 0220 	orr.w	r2, r2, #32
 8001006:	b2d2      	uxtb	r2, r2
 8001008:	f002 021f 	and.w	r2, r2, #31
 800100c:	2101      	movs	r1, #1
 800100e:	fa01 f202 	lsl.w	r2, r1, r2
 8001012:	4013      	ands	r3, r2
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1ab      	bne.n	8000f70 <HAL_RCC_OscConfig+0x284>
 8001018:	e003      	b.n	8001022 <HAL_RCC_OscConfig+0x336>
 800101a:	bf00      	nop
 800101c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001020:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001026:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 817d 	beq.w	8001332 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001038:	4ba6      	ldr	r3, [pc, #664]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 030c 	and.w	r3, r3, #12
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00b      	beq.n	800105c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001044:	4ba3      	ldr	r3, [pc, #652]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 030c 	and.w	r3, r3, #12
 800104c:	2b08      	cmp	r3, #8
 800104e:	d172      	bne.n	8001136 <HAL_RCC_OscConfig+0x44a>
 8001050:	4ba0      	ldr	r3, [pc, #640]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d16c      	bne.n	8001136 <HAL_RCC_OscConfig+0x44a>
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001062:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001066:	fa93 f3a3 	rbit	r3, r3
 800106a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800106e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001072:	fab3 f383 	clz	r3, r3
 8001076:	b2db      	uxtb	r3, r3
 8001078:	095b      	lsrs	r3, r3, #5
 800107a:	b2db      	uxtb	r3, r3
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b01      	cmp	r3, #1
 8001084:	d102      	bne.n	800108c <HAL_RCC_OscConfig+0x3a0>
 8001086:	4b93      	ldr	r3, [pc, #588]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	e013      	b.n	80010b4 <HAL_RCC_OscConfig+0x3c8>
 800108c:	2302      	movs	r3, #2
 800108e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001092:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001096:	fa93 f3a3 	rbit	r3, r3
 800109a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800109e:	2302      	movs	r3, #2
 80010a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80010a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80010a8:	fa93 f3a3 	rbit	r3, r3
 80010ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80010b0:	4b88      	ldr	r3, [pc, #544]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 80010b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b4:	2202      	movs	r2, #2
 80010b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80010ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80010be:	fa92 f2a2 	rbit	r2, r2
 80010c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80010c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80010ca:	fab2 f282 	clz	r2, r2
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	f042 0220 	orr.w	r2, r2, #32
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	f002 021f 	and.w	r2, r2, #31
 80010da:	2101      	movs	r1, #1
 80010dc:	fa01 f202 	lsl.w	r2, r1, r2
 80010e0:	4013      	ands	r3, r2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00a      	beq.n	80010fc <HAL_RCC_OscConfig+0x410>
 80010e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	691b      	ldr	r3, [r3, #16]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d002      	beq.n	80010fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f000 be2e 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fc:	4b75      	ldr	r3, [pc, #468]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001108:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	21f8      	movs	r1, #248	; 0xf8
 8001112:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800111a:	fa91 f1a1 	rbit	r1, r1
 800111e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001122:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001126:	fab1 f181 	clz	r1, r1
 800112a:	b2c9      	uxtb	r1, r1
 800112c:	408b      	lsls	r3, r1
 800112e:	4969      	ldr	r1, [pc, #420]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001130:	4313      	orrs	r3, r2
 8001132:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001134:	e0fd      	b.n	8001332 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800113a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8088 	beq.w	8001258 <HAL_RCC_OscConfig+0x56c>
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001152:	fa93 f3a3 	rbit	r3, r3
 8001156:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800115a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800115e:	fab3 f383 	clz	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001168:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	461a      	mov	r2, r3
 8001170:	2301      	movs	r3, #1
 8001172:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff fa9c 	bl	80006b0 <HAL_GetTick>
 8001178:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117e:	f7ff fa97 	bl	80006b0 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d902      	bls.n	8001194 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	f000 bde2 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 8001194:	2302      	movs	r3, #2
 8001196:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800119e:	fa93 f3a3 	rbit	r3, r3
 80011a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80011a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011aa:	fab3 f383 	clz	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	095b      	lsrs	r3, r3, #5
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d102      	bne.n	80011c4 <HAL_RCC_OscConfig+0x4d8>
 80011be:	4b45      	ldr	r3, [pc, #276]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	e013      	b.n	80011ec <HAL_RCC_OscConfig+0x500>
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80011d6:	2302      	movs	r3, #2
 80011d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80011dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80011e0:	fa93 f3a3 	rbit	r3, r3
 80011e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80011e8:	4b3a      	ldr	r3, [pc, #232]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	2202      	movs	r2, #2
 80011ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80011f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80011f6:	fa92 f2a2 	rbit	r2, r2
 80011fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80011fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001202:	fab2 f282 	clz	r2, r2
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	f042 0220 	orr.w	r2, r2, #32
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	f002 021f 	and.w	r2, r2, #31
 8001212:	2101      	movs	r1, #1
 8001214:	fa01 f202 	lsl.w	r2, r1, r2
 8001218:	4013      	ands	r3, r2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0af      	beq.n	800117e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121e:	4b2d      	ldr	r3, [pc, #180]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	21f8      	movs	r1, #248	; 0xf8
 8001234:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001238:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800123c:	fa91 f1a1 	rbit	r1, r1
 8001240:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001244:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001248:	fab1 f181 	clz	r1, r1
 800124c:	b2c9      	uxtb	r1, r1
 800124e:	408b      	lsls	r3, r1
 8001250:	4920      	ldr	r1, [pc, #128]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]
 8001256:	e06c      	b.n	8001332 <HAL_RCC_OscConfig+0x646>
 8001258:	2301      	movs	r3, #1
 800125a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001262:	fa93 f3a3 	rbit	r3, r3
 8001266:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800126a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800126e:	fab3 f383 	clz	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001278:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	461a      	mov	r2, r3
 8001280:	2300      	movs	r3, #0
 8001282:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001284:	f7ff fa14 	bl	80006b0 <HAL_GetTick>
 8001288:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128c:	e00a      	b.n	80012a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800128e:	f7ff fa0f 	bl	80006b0 <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d902      	bls.n	80012a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	f000 bd5a 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80012b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ba:	fab3 f383 	clz	r3, r3
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	095b      	lsrs	r3, r3, #5
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d104      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5ec>
 80012ce:	4b01      	ldr	r3, [pc, #4]	; (80012d4 <HAL_RCC_OscConfig+0x5e8>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	e015      	b.n	8001300 <HAL_RCC_OscConfig+0x614>
 80012d4:	40021000 	.word	0x40021000
 80012d8:	2302      	movs	r3, #2
 80012da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80012e2:	fa93 f3a3 	rbit	r3, r3
 80012e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012ea:	2302      	movs	r3, #2
 80012ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80012f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80012f4:	fa93 f3a3 	rbit	r3, r3
 80012f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80012fc:	4bc8      	ldr	r3, [pc, #800]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2202      	movs	r2, #2
 8001302:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001306:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800130a:	fa92 f2a2 	rbit	r2, r2
 800130e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001312:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001316:	fab2 f282 	clz	r2, r2
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	f042 0220 	orr.w	r2, r2, #32
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	f002 021f 	and.w	r2, r2, #31
 8001326:	2101      	movs	r1, #1
 8001328:	fa01 f202 	lsl.w	r2, r1, r2
 800132c:	4013      	ands	r3, r2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1ad      	bne.n	800128e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001336:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0308 	and.w	r3, r3, #8
 8001342:	2b00      	cmp	r3, #0
 8001344:	f000 8110 	beq.w	8001568 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800134c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d079      	beq.n	800144c <HAL_RCC_OscConfig+0x760>
 8001358:	2301      	movs	r3, #1
 800135a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001362:	fa93 f3a3 	rbit	r3, r3
 8001366:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800136a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	461a      	mov	r2, r3
 8001376:	4bab      	ldr	r3, [pc, #684]	; (8001624 <HAL_RCC_OscConfig+0x938>)
 8001378:	4413      	add	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	461a      	mov	r2, r3
 800137e:	2301      	movs	r3, #1
 8001380:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff f995 	bl	80006b0 <HAL_GetTick>
 8001386:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800138a:	e00a      	b.n	80013a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138c:	f7ff f990 	bl	80006b0 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d902      	bls.n	80013a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	f000 bcdb 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 80013a2:	2302      	movs	r3, #2
 80013a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80013ac:	fa93 f3a3 	rbit	r3, r3
 80013b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80013b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80013bc:	2202      	movs	r2, #2
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	fa93 f2a3 	rbit	r2, r3
 80013ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80013e0:	2202      	movs	r2, #2
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	fa93 f2a3 	rbit	r2, r3
 80013f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80013fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013fc:	4b88      	ldr	r3, [pc, #544]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 80013fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001404:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001408:	2102      	movs	r1, #2
 800140a:	6019      	str	r1, [r3, #0]
 800140c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001410:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	fa93 f1a3 	rbit	r1, r3
 800141a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800141e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001422:	6019      	str	r1, [r3, #0]
  return result;
 8001424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001428:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	fab3 f383 	clz	r3, r3
 8001432:	b2db      	uxtb	r3, r3
 8001434:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001438:	b2db      	uxtb	r3, r3
 800143a:	f003 031f 	and.w	r3, r3, #31
 800143e:	2101      	movs	r1, #1
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	4013      	ands	r3, r2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d0a0      	beq.n	800138c <HAL_RCC_OscConfig+0x6a0>
 800144a:	e08d      	b.n	8001568 <HAL_RCC_OscConfig+0x87c>
 800144c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001450:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	fa93 f2a3 	rbit	r2, r3
 8001466:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800146a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800146e:	601a      	str	r2, [r3, #0]
  return result;
 8001470:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001474:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001478:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800147a:	fab3 f383 	clz	r3, r3
 800147e:	b2db      	uxtb	r3, r3
 8001480:	461a      	mov	r2, r3
 8001482:	4b68      	ldr	r3, [pc, #416]	; (8001624 <HAL_RCC_OscConfig+0x938>)
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	461a      	mov	r2, r3
 800148a:	2300      	movs	r3, #0
 800148c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148e:	f7ff f90f 	bl	80006b0 <HAL_GetTick>
 8001492:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001496:	e00a      	b.n	80014ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001498:	f7ff f90a 	bl	80006b0 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d902      	bls.n	80014ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	f000 bc55 	b.w	8001d58 <HAL_RCC_OscConfig+0x106c>
 80014ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80014b6:	2202      	movs	r2, #2
 80014b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	fa93 f2a3 	rbit	r2, r3
 80014c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80014da:	2202      	movs	r2, #2
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	fa93 f2a3 	rbit	r2, r3
 80014ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80014fe:	2202      	movs	r2, #2
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001506:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	fa93 f2a3 	rbit	r2, r3
 8001510:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001514:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001518:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151a:	4b41      	ldr	r3, [pc, #260]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 800151c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800151e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001522:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001526:	2102      	movs	r1, #2
 8001528:	6019      	str	r1, [r3, #0]
 800152a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800152e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	fa93 f1a3 	rbit	r1, r3
 8001538:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800153c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001540:	6019      	str	r1, [r3, #0]
  return result;
 8001542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001546:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	fab3 f383 	clz	r3, r3
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001556:	b2db      	uxtb	r3, r3
 8001558:	f003 031f 	and.w	r3, r3, #31
 800155c:	2101      	movs	r1, #1
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	4013      	ands	r3, r2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d197      	bne.n	8001498 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0304 	and.w	r3, r3, #4
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 81a1 	beq.w	80018c0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001584:	4b26      	ldr	r3, [pc, #152]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 8001586:	69db      	ldr	r3, [r3, #28]
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d116      	bne.n	80015be <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001590:	4b23      	ldr	r3, [pc, #140]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 8001592:	69db      	ldr	r3, [r3, #28]
 8001594:	4a22      	ldr	r2, [pc, #136]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 8001596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800159a:	61d3      	str	r3, [r2, #28]
 800159c:	4b20      	ldr	r3, [pc, #128]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 800159e:	69db      	ldr	r3, [r3, #28]
 80015a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80015a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80015b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80015b8:	2301      	movs	r3, #1
 80015ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <HAL_RCC_OscConfig+0x93c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d11a      	bne.n	8001600 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ca:	4b17      	ldr	r3, [pc, #92]	; (8001628 <HAL_RCC_OscConfig+0x93c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a16      	ldr	r2, [pc, #88]	; (8001628 <HAL_RCC_OscConfig+0x93c>)
 80015d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015d6:	f7ff f86b 	bl	80006b0 <HAL_GetTick>
 80015da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015de:	e009      	b.n	80015f4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015e0:	f7ff f866 	bl	80006b0 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b64      	cmp	r3, #100	; 0x64
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e3b1      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <HAL_RCC_OscConfig+0x93c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ef      	beq.n	80015e0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001600:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001604:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d10d      	bne.n	800162c <HAL_RCC_OscConfig+0x940>
 8001610:	4b03      	ldr	r3, [pc, #12]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	4a02      	ldr	r2, [pc, #8]	; (8001620 <HAL_RCC_OscConfig+0x934>)
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	6213      	str	r3, [r2, #32]
 800161c:	e03c      	b.n	8001698 <HAL_RCC_OscConfig+0x9ac>
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000
 8001624:	10908120 	.word	0x10908120
 8001628:	40007000 	.word	0x40007000
 800162c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001630:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10c      	bne.n	8001656 <HAL_RCC_OscConfig+0x96a>
 800163c:	4bc1      	ldr	r3, [pc, #772]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	4ac0      	ldr	r2, [pc, #768]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001642:	f023 0301 	bic.w	r3, r3, #1
 8001646:	6213      	str	r3, [r2, #32]
 8001648:	4bbe      	ldr	r3, [pc, #760]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4abd      	ldr	r2, [pc, #756]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800164e:	f023 0304 	bic.w	r3, r3, #4
 8001652:	6213      	str	r3, [r2, #32]
 8001654:	e020      	b.n	8001698 <HAL_RCC_OscConfig+0x9ac>
 8001656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800165a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b05      	cmp	r3, #5
 8001664:	d10c      	bne.n	8001680 <HAL_RCC_OscConfig+0x994>
 8001666:	4bb7      	ldr	r3, [pc, #732]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	4ab6      	ldr	r2, [pc, #728]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6213      	str	r3, [r2, #32]
 8001672:	4bb4      	ldr	r3, [pc, #720]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001674:	6a1b      	ldr	r3, [r3, #32]
 8001676:	4ab3      	ldr	r2, [pc, #716]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6213      	str	r3, [r2, #32]
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0x9ac>
 8001680:	4bb0      	ldr	r3, [pc, #704]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	4aaf      	ldr	r2, [pc, #700]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	6213      	str	r3, [r2, #32]
 800168c:	4bad      	ldr	r3, [pc, #692]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	4aac      	ldr	r2, [pc, #688]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001692:	f023 0304 	bic.w	r3, r3, #4
 8001696:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 8081 	beq.w	80017ac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016aa:	f7ff f801 	bl	80006b0 <HAL_GetTick>
 80016ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b2:	e00b      	b.n	80016cc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b4:	f7fe fffc 	bl	80006b0 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e345      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
 80016cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80016d4:	2202      	movs	r2, #2
 80016d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	fa93 f2a3 	rbit	r2, r3
 80016e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80016f8:	2202      	movs	r2, #2
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001700:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	fa93 f2a3 	rbit	r2, r3
 800170a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800170e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001712:	601a      	str	r2, [r3, #0]
  return result;
 8001714:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001718:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800171c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171e:	fab3 f383 	clz	r3, r3
 8001722:	b2db      	uxtb	r3, r3
 8001724:	095b      	lsrs	r3, r3, #5
 8001726:	b2db      	uxtb	r3, r3
 8001728:	f043 0302 	orr.w	r3, r3, #2
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d102      	bne.n	8001738 <HAL_RCC_OscConfig+0xa4c>
 8001732:	4b84      	ldr	r3, [pc, #528]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	e013      	b.n	8001760 <HAL_RCC_OscConfig+0xa74>
 8001738:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001740:	2202      	movs	r2, #2
 8001742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001748:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	fa93 f2a3 	rbit	r2, r3
 8001752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001756:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	4b79      	ldr	r3, [pc, #484]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 800175e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001760:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001764:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001768:	2102      	movs	r1, #2
 800176a:	6011      	str	r1, [r2, #0]
 800176c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001770:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	fa92 f1a2 	rbit	r1, r2
 800177a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800177e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001782:	6011      	str	r1, [r2, #0]
  return result;
 8001784:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001788:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	fab2 f282 	clz	r2, r2
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	f002 021f 	and.w	r2, r2, #31
 800179e:	2101      	movs	r1, #1
 80017a0:	fa01 f202 	lsl.w	r2, r1, r2
 80017a4:	4013      	ands	r3, r2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d084      	beq.n	80016b4 <HAL_RCC_OscConfig+0x9c8>
 80017aa:	e07f      	b.n	80018ac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ac:	f7fe ff80 	bl	80006b0 <HAL_GetTick>
 80017b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b4:	e00b      	b.n	80017ce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b6:	f7fe ff7b 	bl	80006b0 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e2c4      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
 80017ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80017d6:	2202      	movs	r2, #2
 80017d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	fa93 f2a3 	rbit	r2, r3
 80017e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80017fa:	2202      	movs	r2, #2
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001802:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	fa93 f2a3 	rbit	r2, r3
 800180c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001810:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001814:	601a      	str	r2, [r3, #0]
  return result;
 8001816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800181a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800181e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	fab3 f383 	clz	r3, r3
 8001824:	b2db      	uxtb	r3, r3
 8001826:	095b      	lsrs	r3, r3, #5
 8001828:	b2db      	uxtb	r3, r3
 800182a:	f043 0302 	orr.w	r3, r3, #2
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d102      	bne.n	800183a <HAL_RCC_OscConfig+0xb4e>
 8001834:	4b43      	ldr	r3, [pc, #268]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	e013      	b.n	8001862 <HAL_RCC_OscConfig+0xb76>
 800183a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001842:	2202      	movs	r2, #2
 8001844:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	fa93 f2a3 	rbit	r2, r3
 8001854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001858:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	4b39      	ldr	r3, [pc, #228]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001866:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800186a:	2102      	movs	r1, #2
 800186c:	6011      	str	r1, [r2, #0]
 800186e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001872:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	fa92 f1a2 	rbit	r1, r2
 800187c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001880:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001884:	6011      	str	r1, [r2, #0]
  return result;
 8001886:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800188a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	fab2 f282 	clz	r2, r2
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	f002 021f 	and.w	r2, r2, #31
 80018a0:	2101      	movs	r1, #1
 80018a2:	fa01 f202 	lsl.w	r2, r1, r2
 80018a6:	4013      	ands	r3, r2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d184      	bne.n	80017b6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018ac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d105      	bne.n	80018c0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b4:	4b23      	ldr	r3, [pc, #140]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	4a22      	ldr	r2, [pc, #136]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 80018ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f000 8242 	beq.w	8001d56 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d2:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <HAL_RCC_OscConfig+0xc58>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	2b08      	cmp	r3, #8
 80018dc:	f000 8213 	beq.w	8001d06 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	69db      	ldr	r3, [r3, #28]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	f040 8162 	bne.w	8001bb6 <HAL_RCC_OscConfig+0xeca>
 80018f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80018fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001904:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	fa93 f2a3 	rbit	r2, r3
 800190e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001912:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001916:	601a      	str	r2, [r3, #0]
  return result;
 8001918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001920:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800192c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	461a      	mov	r2, r3
 8001934:	2300      	movs	r3, #0
 8001936:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7fe feba 	bl	80006b0 <HAL_GetTick>
 800193c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001940:	e00c      	b.n	800195c <HAL_RCC_OscConfig+0xc70>
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7fe feb2 	bl	80006b0 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e1fd      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
 800195c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001960:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001964:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001980:	601a      	str	r2, [r3, #0]
  return result;
 8001982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001986:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800198a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800198c:	fab3 f383 	clz	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	095b      	lsrs	r3, r3, #5
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b01      	cmp	r3, #1
 800199e:	d102      	bne.n	80019a6 <HAL_RCC_OscConfig+0xcba>
 80019a0:	4bb0      	ldr	r3, [pc, #704]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	e027      	b.n	80019f6 <HAL_RCC_OscConfig+0xd0a>
 80019a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019aa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80019ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	fa93 f2a3 	rbit	r2, r3
 80019c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80019d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019de:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	fa93 f2a3 	rbit	r2, r3
 80019e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80019f0:	601a      	str	r2, [r3, #0]
 80019f2:	4b9c      	ldr	r3, [pc, #624]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019fa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80019fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a02:	6011      	str	r1, [r2, #0]
 8001a04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a08:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	fa92 f1a2 	rbit	r1, r2
 8001a12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a16:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001a1a:	6011      	str	r1, [r2, #0]
  return result;
 8001a1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a20:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001a24:	6812      	ldr	r2, [r2, #0]
 8001a26:	fab2 f282 	clz	r2, r2
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	f042 0220 	orr.w	r2, r2, #32
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	f002 021f 	and.w	r2, r2, #31
 8001a36:	2101      	movs	r1, #1
 8001a38:	fa01 f202 	lsl.w	r2, r1, r2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d182      	bne.n	8001948 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a42:	4b88      	ldr	r3, [pc, #544]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	430b      	orrs	r3, r1
 8001a64:	497f      	ldr	r1, [pc, #508]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	604b      	str	r3, [r1, #4]
 8001a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001a72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a7c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	fa93 f2a3 	rbit	r2, r3
 8001a86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a8a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001a8e:	601a      	str	r2, [r3, #0]
  return result;
 8001a90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001a98:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a9a:	fab3 f383 	clz	r3, r3
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001aa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	461a      	mov	r2, r3
 8001aac:	2301      	movs	r3, #1
 8001aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7fe fdfe 	bl	80006b0 <HAL_GetTick>
 8001ab4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab8:	e009      	b.n	8001ace <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aba:	f7fe fdf9 	bl	80006b0 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e144      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
 8001ace:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001ad6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ada:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001adc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	fa93 f2a3 	rbit	r2, r3
 8001aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001af2:	601a      	str	r2, [r3, #0]
  return result;
 8001af4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001afc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001afe:	fab3 f383 	clz	r3, r3
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	095b      	lsrs	r3, r3, #5
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d102      	bne.n	8001b18 <HAL_RCC_OscConfig+0xe2c>
 8001b12:	4b54      	ldr	r3, [pc, #336]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	e027      	b.n	8001b68 <HAL_RCC_OscConfig+0xe7c>
 8001b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	fa93 f2a3 	rbit	r2, r3
 8001b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b38:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b42:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001b46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b50:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fa93 f2a3 	rbit	r2, r3
 8001b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	4b3f      	ldr	r3, [pc, #252]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b6c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001b70:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b74:	6011      	str	r1, [r2, #0]
 8001b76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b7a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	fa92 f1a2 	rbit	r1, r2
 8001b84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b88:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001b8c:	6011      	str	r1, [r2, #0]
  return result;
 8001b8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b92:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	fab2 f282 	clz	r2, r2
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	f042 0220 	orr.w	r2, r2, #32
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	f002 021f 	and.w	r2, r2, #31
 8001ba8:	2101      	movs	r1, #1
 8001baa:	fa01 f202 	lsl.w	r2, r1, r2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d082      	beq.n	8001aba <HAL_RCC_OscConfig+0xdce>
 8001bb4:	e0cf      	b.n	8001d56 <HAL_RCC_OscConfig+0x106a>
 8001bb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001bbe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001bc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	fa93 f2a3 	rbit	r2, r3
 8001bd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001bda:	601a      	str	r2, [r3, #0]
  return result;
 8001bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001be4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bf0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe fd58 	bl	80006b0 <HAL_GetTick>
 8001c00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c04:	e009      	b.n	8001c1a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c06:	f7fe fd53 	bl	80006b0 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e09e      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
 8001c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001c22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c2c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	fa93 f2a3 	rbit	r2, r3
 8001c36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001c3e:	601a      	str	r2, [r3, #0]
  return result;
 8001c40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c44:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001c48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4a:	fab3 f383 	clz	r3, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	095b      	lsrs	r3, r3, #5
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d104      	bne.n	8001c68 <HAL_RCC_OscConfig+0xf7c>
 8001c5e:	4b01      	ldr	r3, [pc, #4]	; (8001c64 <HAL_RCC_OscConfig+0xf78>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	e029      	b.n	8001cb8 <HAL_RCC_OscConfig+0xfcc>
 8001c64:	40021000 	.word	0x40021000
 8001c68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001c70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c7a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	fa93 f2a3 	rbit	r2, r3
 8001c84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c88:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c92:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001c96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	fa93 f2a3 	rbit	r2, r3
 8001caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <HAL_RCC_OscConfig+0x1078>)
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cbc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001cc0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001cc4:	6011      	str	r1, [r2, #0]
 8001cc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001cce:	6812      	ldr	r2, [r2, #0]
 8001cd0:	fa92 f1a2 	rbit	r1, r2
 8001cd4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cd8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001cdc:	6011      	str	r1, [r2, #0]
  return result;
 8001cde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ce2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	fab2 f282 	clz	r2, r2
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	f042 0220 	orr.w	r2, r2, #32
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	f002 021f 	and.w	r2, r2, #31
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d180      	bne.n	8001c06 <HAL_RCC_OscConfig+0xf1a>
 8001d04:	e027      	b.n	8001d56 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e01e      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <HAL_RCC_OscConfig+0x1078>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d22:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001d26:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d10b      	bne.n	8001d52 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001d3a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001d3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d001      	beq.n	8001d56 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e000      	b.n	8001d58 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000

08001d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b09e      	sub	sp, #120	; 0x78
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e162      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d80:	4b90      	ldr	r3, [pc, #576]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d910      	bls.n	8001db0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4b8d      	ldr	r3, [pc, #564]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 0207 	bic.w	r2, r3, #7
 8001d96:	498b      	ldr	r1, [pc, #556]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b89      	ldr	r3, [pc, #548]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e14a      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dbc:	4b82      	ldr	r3, [pc, #520]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	497f      	ldr	r1, [pc, #508]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 80dc 	beq.w	8001f94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d13c      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xf6>
 8001de4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001de8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d102      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xa6>
 8001e08:	4b6f      	ldr	r3, [pc, #444]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	e00f      	b.n	8001e2e <HAL_RCC_ClockConfig+0xc6>
 8001e0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	667b      	str	r3, [r7, #100]	; 0x64
 8001e1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e20:	663b      	str	r3, [r7, #96]	; 0x60
 8001e22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e2a:	4b67      	ldr	r3, [pc, #412]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e32:	65ba      	str	r2, [r7, #88]	; 0x58
 8001e34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e36:	fa92 f2a2 	rbit	r2, r2
 8001e3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001e3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e3e:	fab2 f282 	clz	r2, r2
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	f042 0220 	orr.w	r2, r2, #32
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	f002 021f 	and.w	r2, r2, #31
 8001e4e:	2101      	movs	r1, #1
 8001e50:	fa01 f202 	lsl.w	r2, r1, r2
 8001e54:	4013      	ands	r3, r2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d17b      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e0f3      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d13c      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0x178>
 8001e66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e6e:	fa93 f3a3 	rbit	r3, r3
 8001e72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e76:	fab3 f383 	clz	r3, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	095b      	lsrs	r3, r3, #5
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d102      	bne.n	8001e90 <HAL_RCC_ClockConfig+0x128>
 8001e8a:	4b4f      	ldr	r3, [pc, #316]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	e00f      	b.n	8001eb0 <HAL_RCC_ClockConfig+0x148>
 8001e90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	647b      	str	r3, [r7, #68]	; 0x44
 8001e9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ea2:	643b      	str	r3, [r7, #64]	; 0x40
 8001ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ea6:	fa93 f3a3 	rbit	r3, r3
 8001eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001eac:	4b46      	ldr	r3, [pc, #280]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001eb4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001eb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001eb8:	fa92 f2a2 	rbit	r2, r2
 8001ebc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001ebe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ec0:	fab2 f282 	clz	r2, r2
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	f042 0220 	orr.w	r2, r2, #32
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	f002 021f 	and.w	r2, r2, #31
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d13a      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e0b2      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	095b      	lsrs	r3, r3, #5
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d102      	bne.n	8001f08 <HAL_RCC_ClockConfig+0x1a0>
 8001f02:	4b31      	ldr	r3, [pc, #196]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	e00d      	b.n	8001f24 <HAL_RCC_ClockConfig+0x1bc>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
 8001f14:	2302      	movs	r3, #2
 8001f16:	623b      	str	r3, [r7, #32]
 8001f18:	6a3b      	ldr	r3, [r7, #32]
 8001f1a:	fa93 f3a3 	rbit	r3, r3
 8001f1e:	61fb      	str	r3, [r7, #28]
 8001f20:	4b29      	ldr	r3, [pc, #164]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f24:	2202      	movs	r2, #2
 8001f26:	61ba      	str	r2, [r7, #24]
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	fa92 f2a2 	rbit	r2, r2
 8001f2e:	617a      	str	r2, [r7, #20]
  return result;
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	fab2 f282 	clz	r2, r2
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	f042 0220 	orr.w	r2, r2, #32
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	f002 021f 	and.w	r2, r2, #31
 8001f42:	2101      	movs	r1, #1
 8001f44:	fa01 f202 	lsl.w	r2, r1, r2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e079      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f52:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f023 0203 	bic.w	r2, r3, #3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	491a      	ldr	r1, [pc, #104]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f64:	f7fe fba4 	bl	80006b0 <HAL_GetTick>
 8001f68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6a:	e00a      	b.n	8001f82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f6c:	f7fe fba0 	bl	80006b0 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e061      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <HAL_RCC_ClockConfig+0x260>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 020c 	and.w	r2, r3, #12
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d1eb      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f94:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0307 	and.w	r3, r3, #7
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d214      	bcs.n	8001fcc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa2:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f023 0207 	bic.w	r2, r3, #7
 8001faa:	4906      	ldr	r1, [pc, #24]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fb2:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <HAL_RCC_ClockConfig+0x25c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e040      	b.n	8002046 <HAL_RCC_ClockConfig+0x2de>
 8001fc4:	40022000 	.word	0x40022000
 8001fc8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d008      	beq.n	8001fea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_RCC_ClockConfig+0x2e8>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	491a      	ldr	r1, [pc, #104]	; (8002050 <HAL_RCC_ClockConfig+0x2e8>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d009      	beq.n	800200a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ff6:	4b16      	ldr	r3, [pc, #88]	; (8002050 <HAL_RCC_ClockConfig+0x2e8>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4912      	ldr	r1, [pc, #72]	; (8002050 <HAL_RCC_ClockConfig+0x2e8>)
 8002006:	4313      	orrs	r3, r2
 8002008:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800200a:	f000 f829 	bl	8002060 <HAL_RCC_GetSysClockFreq>
 800200e:	4601      	mov	r1, r0
 8002010:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <HAL_RCC_ClockConfig+0x2e8>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002018:	22f0      	movs	r2, #240	; 0xf0
 800201a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	fa92 f2a2 	rbit	r2, r2
 8002022:	60fa      	str	r2, [r7, #12]
  return result;
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	fab2 f282 	clz	r2, r2
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	40d3      	lsrs	r3, r2
 800202e:	4a09      	ldr	r2, [pc, #36]	; (8002054 <HAL_RCC_ClockConfig+0x2ec>)
 8002030:	5cd3      	ldrb	r3, [r2, r3]
 8002032:	fa21 f303 	lsr.w	r3, r1, r3
 8002036:	4a08      	ldr	r2, [pc, #32]	; (8002058 <HAL_RCC_ClockConfig+0x2f0>)
 8002038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800203a:	4b08      	ldr	r3, [pc, #32]	; (800205c <HAL_RCC_ClockConfig+0x2f4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe faf2 	bl	8000628 <HAL_InitTick>
  
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3778      	adds	r7, #120	; 0x78
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	080031ac 	.word	0x080031ac
 8002058:	20000000 	.word	0x20000000
 800205c:	20000004 	.word	0x20000004

08002060 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002060:	b480      	push	{r7}
 8002062:	b08b      	sub	sp, #44	; 0x2c
 8002064:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800207a:	4b29      	ldr	r3, [pc, #164]	; (8002120 <HAL_RCC_GetSysClockFreq+0xc0>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	2b04      	cmp	r3, #4
 8002088:	d002      	beq.n	8002090 <HAL_RCC_GetSysClockFreq+0x30>
 800208a:	2b08      	cmp	r3, #8
 800208c:	d003      	beq.n	8002096 <HAL_RCC_GetSysClockFreq+0x36>
 800208e:	e03c      	b.n	800210a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002090:	4b24      	ldr	r3, [pc, #144]	; (8002124 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002092:	623b      	str	r3, [r7, #32]
      break;
 8002094:	e03c      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800209c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80020a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	fa92 f2a2 	rbit	r2, r2
 80020a8:	607a      	str	r2, [r7, #4]
  return result;
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	fab2 f282 	clz	r2, r2
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	40d3      	lsrs	r3, r2
 80020b4:	4a1c      	ldr	r2, [pc, #112]	; (8002128 <HAL_RCC_GetSysClockFreq+0xc8>)
 80020b6:	5cd3      	ldrb	r3, [r2, r3]
 80020b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80020ba:	4b19      	ldr	r3, [pc, #100]	; (8002120 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	220f      	movs	r2, #15
 80020c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	fa92 f2a2 	rbit	r2, r2
 80020cc:	60fa      	str	r2, [r7, #12]
  return result;
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	fab2 f282 	clz	r2, r2
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	40d3      	lsrs	r3, r2
 80020d8:	4a14      	ldr	r2, [pc, #80]	; (800212c <HAL_RCC_GetSysClockFreq+0xcc>)
 80020da:	5cd3      	ldrb	r3, [r2, r3]
 80020dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d008      	beq.n	80020fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020e8:	4a0e      	ldr	r2, [pc, #56]	; (8002124 <HAL_RCC_GetSysClockFreq+0xc4>)
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	fb02 f303 	mul.w	r3, r2, r3
 80020f6:	627b      	str	r3, [r7, #36]	; 0x24
 80020f8:	e004      	b.n	8002104 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <HAL_RCC_GetSysClockFreq+0xd0>)
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	623b      	str	r3, [r7, #32]
      break;
 8002108:	e002      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800210a:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_RCC_GetSysClockFreq+0xc4>)
 800210c:	623b      	str	r3, [r7, #32]
      break;
 800210e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002110:	6a3b      	ldr	r3, [r7, #32]
}
 8002112:	4618      	mov	r0, r3
 8002114:	372c      	adds	r7, #44	; 0x2c
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40021000 	.word	0x40021000
 8002124:	007a1200 	.word	0x007a1200
 8002128:	080031c4 	.word	0x080031c4
 800212c:	080031d4 	.word	0x080031d4
 8002130:	003d0900 	.word	0x003d0900

08002134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002138:	4b03      	ldr	r3, [pc, #12]	; (8002148 <HAL_RCC_GetHCLKFreq+0x14>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000000 	.word	0x20000000

0800214c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002152:	f7ff ffef 	bl	8002134 <HAL_RCC_GetHCLKFreq>
 8002156:	4601      	mov	r1, r0
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002160:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002164:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	fa92 f2a2 	rbit	r2, r2
 800216c:	603a      	str	r2, [r7, #0]
  return result;
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	fab2 f282 	clz	r2, r2
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	40d3      	lsrs	r3, r2
 8002178:	4a04      	ldr	r2, [pc, #16]	; (800218c <HAL_RCC_GetPCLK1Freq+0x40>)
 800217a:	5cd3      	ldrb	r3, [r2, r3]
 800217c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	080031bc 	.word	0x080031bc

08002190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002196:	f7ff ffcd 	bl	8002134 <HAL_RCC_GetHCLKFreq>
 800219a:	4601      	mov	r1, r0
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80021a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80021a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	fa92 f2a2 	rbit	r2, r2
 80021b0:	603a      	str	r2, [r7, #0]
  return result;
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	fab2 f282 	clz	r2, r2
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	40d3      	lsrs	r3, r2
 80021bc:	4a04      	ldr	r2, [pc, #16]	; (80021d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80021be:	5cd3      	ldrb	r3, [r2, r3]
 80021c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40021000 	.word	0x40021000
 80021d0:	080031bc 	.word	0x080031bc

080021d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e040      	b.n	8002268 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d106      	bne.n	80021fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe f946 	bl	8000488 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2224      	movs	r2, #36	; 0x24
 8002200:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0201 	bic.w	r2, r2, #1
 8002210:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 fbfc 	bl	8002a10 <UART_SetConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b01      	cmp	r3, #1
 800221c:	d101      	bne.n	8002222 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e022      	b.n	8002268 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fd26 	bl	8002c7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800223e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800224e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f042 0201 	orr.w	r2, r2, #1
 800225e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 fdad 	bl	8002dc0 <UART_CheckIdleState>
 8002266:	4603      	mov	r3, r0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08a      	sub	sp, #40	; 0x28
 8002274:	af02      	add	r7, sp, #8
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	603b      	str	r3, [r7, #0]
 800227c:	4613      	mov	r3, r2
 800227e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002286:	2b20      	cmp	r3, #32
 8002288:	f040 80b6 	bne.w	80023f8 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d002      	beq.n	8002298 <HAL_UART_Receive+0x28>
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0ae      	b.n	80023fa <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2200      	movs	r2, #0
 80022a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2222      	movs	r2, #34	; 0x22
 80022a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022b2:	f7fe f9fd 	bl	80006b0 <HAL_GetTick>
 80022b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	88fa      	ldrh	r2, [r7, #6]
 80022bc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	88fa      	ldrh	r2, [r7, #6]
 80022c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d0:	d10e      	bne.n	80022f0 <HAL_UART_Receive+0x80>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	691b      	ldr	r3, [r3, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d105      	bne.n	80022e6 <HAL_UART_Receive+0x76>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f240 12ff 	movw	r2, #511	; 0x1ff
 80022e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80022e4:	e02d      	b.n	8002342 <HAL_UART_Receive+0xd2>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	22ff      	movs	r2, #255	; 0xff
 80022ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80022ee:	e028      	b.n	8002342 <HAL_UART_Receive+0xd2>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10d      	bne.n	8002314 <HAL_UART_Receive+0xa4>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d104      	bne.n	800230a <HAL_UART_Receive+0x9a>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	22ff      	movs	r2, #255	; 0xff
 8002304:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002308:	e01b      	b.n	8002342 <HAL_UART_Receive+0xd2>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	227f      	movs	r2, #127	; 0x7f
 800230e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002312:	e016      	b.n	8002342 <HAL_UART_Receive+0xd2>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800231c:	d10d      	bne.n	800233a <HAL_UART_Receive+0xca>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d104      	bne.n	8002330 <HAL_UART_Receive+0xc0>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	227f      	movs	r2, #127	; 0x7f
 800232a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800232e:	e008      	b.n	8002342 <HAL_UART_Receive+0xd2>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	223f      	movs	r2, #63	; 0x3f
 8002334:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002338:	e003      	b.n	8002342 <HAL_UART_Receive+0xd2>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002348:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002352:	d108      	bne.n	8002366 <HAL_UART_Receive+0xf6>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d104      	bne.n	8002366 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800235c:	2300      	movs	r3, #0
 800235e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	61bb      	str	r3, [r7, #24]
 8002364:	e003      	b.n	800236e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800236a:	2300      	movs	r3, #0
 800236c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800236e:	e037      	b.n	80023e0 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	2200      	movs	r2, #0
 8002378:	2120      	movs	r1, #32
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 fdc8 	bl	8002f10 <UART_WaitOnFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2220      	movs	r2, #32
 800238a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e033      	b.n	80023fa <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10c      	bne.n	80023b2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800239e:	b29a      	uxth	r2, r3
 80023a0:	8a7b      	ldrh	r3, [r7, #18]
 80023a2:	4013      	ands	r3, r2
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	3302      	adds	r3, #2
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	e00d      	b.n	80023ce <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	8a7b      	ldrh	r3, [r7, #18]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	4013      	ands	r3, r2
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	3301      	adds	r3, #1
 80023cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	3b01      	subs	r3, #1
 80023d8:	b29a      	uxth	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1c1      	bne.n	8002370 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e000      	b.n	80023fa <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80023f8:	2302      	movs	r3, #2
  }
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3720      	adds	r7, #32
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b0ba      	sub	sp, #232	; 0xe8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800242a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800242e:	f640 030f 	movw	r3, #2063	; 0x80f
 8002432:	4013      	ands	r3, r2
 8002434:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002438:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800243c:	2b00      	cmp	r3, #0
 800243e:	d115      	bne.n	800246c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002444:	f003 0320 	and.w	r3, r3, #32
 8002448:	2b00      	cmp	r3, #0
 800244a:	d00f      	beq.n	800246c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800244c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002450:	f003 0320 	and.w	r3, r3, #32
 8002454:	2b00      	cmp	r3, #0
 8002456:	d009      	beq.n	800246c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 82ab 	beq.w	80029b8 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	4798      	blx	r3
      }
      return;
 800246a:	e2a5      	b.n	80029b8 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800246c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 8117 	beq.w	80026a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002482:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002486:	4b85      	ldr	r3, [pc, #532]	; (800269c <HAL_UART_IRQHandler+0x298>)
 8002488:	4013      	ands	r3, r2
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 810a 	beq.w	80026a4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d011      	beq.n	80024c0 <HAL_UART_IRQHandler+0xbc>
 800249c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00b      	beq.n	80024c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2201      	movs	r2, #1
 80024ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024b6:	f043 0201 	orr.w	r2, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80024c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d011      	beq.n	80024f0 <HAL_UART_IRQHandler+0xec>
 80024cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00b      	beq.n	80024f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2202      	movs	r2, #2
 80024de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024e6:	f043 0204 	orr.w	r2, r3, #4
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80024f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d011      	beq.n	8002520 <HAL_UART_IRQHandler+0x11c>
 80024fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00b      	beq.n	8002520 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2204      	movs	r2, #4
 800250e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002516:	f043 0202 	orr.w	r2, r3, #2
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002524:	f003 0308 	and.w	r3, r3, #8
 8002528:	2b00      	cmp	r3, #0
 800252a:	d017      	beq.n	800255c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800252c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002530:	f003 0320 	and.w	r3, r3, #32
 8002534:	2b00      	cmp	r3, #0
 8002536:	d105      	bne.n	8002544 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002538:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800253c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00b      	beq.n	800255c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2208      	movs	r2, #8
 800254a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002552:	f043 0208 	orr.w	r2, r3, #8
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800255c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002560:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002564:	2b00      	cmp	r3, #0
 8002566:	d012      	beq.n	800258e <HAL_UART_IRQHandler+0x18a>
 8002568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800256c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00c      	beq.n	800258e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800257c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002584:	f043 0220 	orr.w	r2, r3, #32
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 8211 	beq.w	80029bc <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800259a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800259e:	f003 0320 	and.w	r3, r3, #32
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00d      	beq.n	80025c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80025a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025aa:	f003 0320 	and.w	r3, r3, #32
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d6:	2b40      	cmp	r3, #64	; 0x40
 80025d8:	d005      	beq.n	80025e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80025da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80025de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d04f      	beq.n	8002686 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fcf9 	bl	8002fde <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f6:	2b40      	cmp	r3, #64	; 0x40
 80025f8:	d141      	bne.n	800267e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3308      	adds	r3, #8
 8002600:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002604:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002608:	e853 3f00 	ldrex	r3, [r3]
 800260c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002610:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002614:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002618:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	3308      	adds	r3, #8
 8002622:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002626:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800262a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002632:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002636:	e841 2300 	strex	r3, r2, [r1]
 800263a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800263e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1d9      	bne.n	80025fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800264a:	2b00      	cmp	r3, #0
 800264c:	d013      	beq.n	8002676 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002652:	4a13      	ldr	r2, [pc, #76]	; (80026a0 <HAL_UART_IRQHandler+0x29c>)
 8002654:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe f97e 	bl	800095c <HAL_DMA_Abort_IT>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d017      	beq.n	8002696 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002670:	4610      	mov	r0, r2
 8002672:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002674:	e00f      	b.n	8002696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f9b4 	bl	80029e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800267c:	e00b      	b.n	8002696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f9b0 	bl	80029e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002684:	e007      	b.n	8002696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f9ac 	bl	80029e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002694:	e192      	b.n	80029bc <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002696:	bf00      	nop
    return;
 8002698:	e190      	b.n	80029bc <HAL_UART_IRQHandler+0x5b8>
 800269a:	bf00      	nop
 800269c:	04000120 	.word	0x04000120
 80026a0:	080030a7 	.word	0x080030a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	f040 814b 	bne.w	8002944 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80026ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8144 	beq.w	8002944 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80026bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026c0:	f003 0310 	and.w	r3, r3, #16
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 813d 	beq.w	8002944 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2210      	movs	r2, #16
 80026d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	f040 80b5 	bne.w	800284c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80026ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 8164 	beq.w	80029c0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80026fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002702:	429a      	cmp	r2, r3
 8002704:	f080 815c 	bcs.w	80029c0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800270e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	2b20      	cmp	r3, #32
 800271a:	f000 8086 	beq.w	800282a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002726:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800272a:	e853 3f00 	ldrex	r3, [r3]
 800272e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002732:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002736:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800273a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002748:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800274c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002750:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002754:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002758:	e841 2300 	strex	r3, r2, [r1]
 800275c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002760:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1da      	bne.n	800271e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3308      	adds	r3, #8
 800276e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002778:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3308      	adds	r3, #8
 8002788:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800278c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002790:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002792:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002794:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002798:	e841 2300 	strex	r3, r2, [r1]
 800279c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800279e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e1      	bne.n	8002768 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	3308      	adds	r3, #8
 80027aa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027ae:	e853 3f00 	ldrex	r3, [r3]
 80027b2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80027b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3308      	adds	r3, #8
 80027c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80027c8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80027ca:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027cc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80027ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80027d0:	e841 2300 	strex	r3, r2, [r1]
 80027d4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80027d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1e3      	bne.n	80027a4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027f2:	e853 3f00 	ldrex	r3, [r3]
 80027f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80027f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027fa:	f023 0310 	bic.w	r3, r3, #16
 80027fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800280c:	65bb      	str	r3, [r7, #88]	; 0x58
 800280e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002810:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002812:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002814:	e841 2300 	strex	r3, r2, [r1]
 8002818:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800281a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1e4      	bne.n	80027ea <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe f860 	bl	80008ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2202      	movs	r2, #2
 800282e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800283c:	b29b      	uxth	r3, r3
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	b29b      	uxth	r3, r3
 8002842:	4619      	mov	r1, r3
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f8d7 	bl	80029f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800284a:	e0b9      	b.n	80029c0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002858:	b29b      	uxth	r3, r3
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002866:	b29b      	uxth	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 80ab 	beq.w	80029c4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800286e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 80a6 	beq.w	80029c4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002880:	e853 3f00 	ldrex	r3, [r3]
 8002884:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002888:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800288c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	461a      	mov	r2, r3
 8002896:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800289a:	647b      	str	r3, [r7, #68]	; 0x44
 800289c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800289e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80028a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80028a2:	e841 2300 	strex	r3, r2, [r1]
 80028a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80028a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1e4      	bne.n	8002878 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	3308      	adds	r3, #8
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	e853 3f00 	ldrex	r3, [r3]
 80028bc:	623b      	str	r3, [r7, #32]
   return(result);
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3308      	adds	r3, #8
 80028ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80028d2:	633a      	str	r2, [r7, #48]	; 0x30
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80028d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028da:	e841 2300 	strex	r3, r2, [r1]
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80028e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1e3      	bne.n	80028ae <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2220      	movs	r2, #32
 80028ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	e853 3f00 	ldrex	r3, [r3]
 8002906:	60fb      	str	r3, [r7, #12]
   return(result);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f023 0310 	bic.w	r3, r3, #16
 800290e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	461a      	mov	r2, r3
 8002918:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800291c:	61fb      	str	r3, [r7, #28]
 800291e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002920:	69b9      	ldr	r1, [r7, #24]
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	e841 2300 	strex	r3, r2, [r1]
 8002928:	617b      	str	r3, [r7, #20]
   return(result);
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1e4      	bne.n	80028fa <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002936:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800293a:	4619      	mov	r1, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f85b 	bl	80029f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002942:	e03f      	b.n	80029c4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002948:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00e      	beq.n	800296e <HAL_UART_IRQHandler+0x56a>
 8002950:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002954:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002964:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 fbdd 	bl	8003126 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800296c:	e02d      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800296e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00e      	beq.n	8002998 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800297a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800297e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d008      	beq.n	8002998 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800298a:	2b00      	cmp	r3, #0
 800298c:	d01c      	beq.n	80029c8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	4798      	blx	r3
    }
    return;
 8002996:	e017      	b.n	80029c8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800299c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d012      	beq.n	80029ca <HAL_UART_IRQHandler+0x5c6>
 80029a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00c      	beq.n	80029ca <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 fb8e 	bl	80030d2 <UART_EndTransmit_IT>
    return;
 80029b6:	e008      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
      return;
 80029b8:	bf00      	nop
 80029ba:	e006      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
    return;
 80029bc:	bf00      	nop
 80029be:	e004      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
      return;
 80029c0:	bf00      	nop
 80029c2:	e002      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
      return;
 80029c4:	bf00      	nop
 80029c6:	e000      	b.n	80029ca <HAL_UART_IRQHandler+0x5c6>
    return;
 80029c8:	bf00      	nop
  }

}
 80029ca:	37e8      	adds	r7, #232	; 0xe8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	431a      	orrs	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	4b8a      	ldr	r3, [pc, #552]	; (8002c64 <UART_SetConfig+0x254>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6812      	ldr	r2, [r2, #0]
 8002a42:	6979      	ldr	r1, [r7, #20]
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a78      	ldr	r2, [pc, #480]	; (8002c68 <UART_SetConfig+0x258>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d120      	bne.n	8002ace <UART_SetConfig+0xbe>
 8002a8c:	4b77      	ldr	r3, [pc, #476]	; (8002c6c <UART_SetConfig+0x25c>)
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d817      	bhi.n	8002ac8 <UART_SetConfig+0xb8>
 8002a98:	a201      	add	r2, pc, #4	; (adr r2, 8002aa0 <UART_SetConfig+0x90>)
 8002a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9e:	bf00      	nop
 8002aa0:	08002ab1 	.word	0x08002ab1
 8002aa4:	08002abd 	.word	0x08002abd
 8002aa8:	08002ac3 	.word	0x08002ac3
 8002aac:	08002ab7 	.word	0x08002ab7
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	77fb      	strb	r3, [r7, #31]
 8002ab4:	e01d      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	77fb      	strb	r3, [r7, #31]
 8002aba:	e01a      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002abc:	2304      	movs	r3, #4
 8002abe:	77fb      	strb	r3, [r7, #31]
 8002ac0:	e017      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	77fb      	strb	r3, [r7, #31]
 8002ac6:	e014      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002ac8:	2310      	movs	r3, #16
 8002aca:	77fb      	strb	r3, [r7, #31]
 8002acc:	e011      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a67      	ldr	r2, [pc, #412]	; (8002c70 <UART_SetConfig+0x260>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d102      	bne.n	8002ade <UART_SetConfig+0xce>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	77fb      	strb	r3, [r7, #31]
 8002adc:	e009      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a64      	ldr	r2, [pc, #400]	; (8002c74 <UART_SetConfig+0x264>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d102      	bne.n	8002aee <UART_SetConfig+0xde>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	77fb      	strb	r3, [r7, #31]
 8002aec:	e001      	b.n	8002af2 <UART_SetConfig+0xe2>
 8002aee:	2310      	movs	r3, #16
 8002af0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002afa:	d15a      	bne.n	8002bb2 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002afc:	7ffb      	ldrb	r3, [r7, #31]
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d827      	bhi.n	8002b52 <UART_SetConfig+0x142>
 8002b02:	a201      	add	r2, pc, #4	; (adr r2, 8002b08 <UART_SetConfig+0xf8>)
 8002b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b08:	08002b2d 	.word	0x08002b2d
 8002b0c:	08002b35 	.word	0x08002b35
 8002b10:	08002b3d 	.word	0x08002b3d
 8002b14:	08002b53 	.word	0x08002b53
 8002b18:	08002b43 	.word	0x08002b43
 8002b1c:	08002b53 	.word	0x08002b53
 8002b20:	08002b53 	.word	0x08002b53
 8002b24:	08002b53 	.word	0x08002b53
 8002b28:	08002b4b 	.word	0x08002b4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b2c:	f7ff fb0e 	bl	800214c <HAL_RCC_GetPCLK1Freq>
 8002b30:	61b8      	str	r0, [r7, #24]
        break;
 8002b32:	e013      	b.n	8002b5c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b34:	f7ff fb2c 	bl	8002190 <HAL_RCC_GetPCLK2Freq>
 8002b38:	61b8      	str	r0, [r7, #24]
        break;
 8002b3a:	e00f      	b.n	8002b5c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b3c:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <UART_SetConfig+0x268>)
 8002b3e:	61bb      	str	r3, [r7, #24]
        break;
 8002b40:	e00c      	b.n	8002b5c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b42:	f7ff fa8d 	bl	8002060 <HAL_RCC_GetSysClockFreq>
 8002b46:	61b8      	str	r0, [r7, #24]
        break;
 8002b48:	e008      	b.n	8002b5c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b4e:	61bb      	str	r3, [r7, #24]
        break;
 8002b50:	e004      	b.n	8002b5c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	77bb      	strb	r3, [r7, #30]
        break;
 8002b5a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d074      	beq.n	8002c4c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	005a      	lsls	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	085b      	lsrs	r3, r3, #1
 8002b6c:	441a      	add	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	2b0f      	cmp	r3, #15
 8002b7c:	d916      	bls.n	8002bac <UART_SetConfig+0x19c>
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b84:	d212      	bcs.n	8002bac <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	f023 030f 	bic.w	r3, r3, #15
 8002b8e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	89fb      	ldrh	r3, [r7, #14]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	89fa      	ldrh	r2, [r7, #14]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	e04f      	b.n	8002c4c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	77bb      	strb	r3, [r7, #30]
 8002bb0:	e04c      	b.n	8002c4c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002bb2:	7ffb      	ldrb	r3, [r7, #31]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d828      	bhi.n	8002c0a <UART_SetConfig+0x1fa>
 8002bb8:	a201      	add	r2, pc, #4	; (adr r2, 8002bc0 <UART_SetConfig+0x1b0>)
 8002bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bbe:	bf00      	nop
 8002bc0:	08002be5 	.word	0x08002be5
 8002bc4:	08002bed 	.word	0x08002bed
 8002bc8:	08002bf5 	.word	0x08002bf5
 8002bcc:	08002c0b 	.word	0x08002c0b
 8002bd0:	08002bfb 	.word	0x08002bfb
 8002bd4:	08002c0b 	.word	0x08002c0b
 8002bd8:	08002c0b 	.word	0x08002c0b
 8002bdc:	08002c0b 	.word	0x08002c0b
 8002be0:	08002c03 	.word	0x08002c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002be4:	f7ff fab2 	bl	800214c <HAL_RCC_GetPCLK1Freq>
 8002be8:	61b8      	str	r0, [r7, #24]
        break;
 8002bea:	e013      	b.n	8002c14 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002bec:	f7ff fad0 	bl	8002190 <HAL_RCC_GetPCLK2Freq>
 8002bf0:	61b8      	str	r0, [r7, #24]
        break;
 8002bf2:	e00f      	b.n	8002c14 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002bf4:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <UART_SetConfig+0x268>)
 8002bf6:	61bb      	str	r3, [r7, #24]
        break;
 8002bf8:	e00c      	b.n	8002c14 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bfa:	f7ff fa31 	bl	8002060 <HAL_RCC_GetSysClockFreq>
 8002bfe:	61b8      	str	r0, [r7, #24]
        break;
 8002c00:	e008      	b.n	8002c14 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c06:	61bb      	str	r3, [r7, #24]
        break;
 8002c08:	e004      	b.n	8002c14 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	77bb      	strb	r3, [r7, #30]
        break;
 8002c12:	bf00      	nop
    }

    if (pclk != 0U)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d018      	beq.n	8002c4c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	085a      	lsrs	r2, r3, #1
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	441a      	add	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	2b0f      	cmp	r3, #15
 8002c32:	d909      	bls.n	8002c48 <UART_SetConfig+0x238>
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c3a:	d205      	bcs.n	8002c48 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	60da      	str	r2, [r3, #12]
 8002c46:	e001      	b.n	8002c4c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002c58:	7fbb      	ldrb	r3, [r7, #30]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	efff69f3 	.word	0xefff69f3
 8002c68:	40013800 	.word	0x40013800
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40004400 	.word	0x40004400
 8002c74:	40004800 	.word	0x40004800
 8002c78:	007a1200 	.word	0x007a1200

08002c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00a      	beq.n	8002ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00a      	beq.n	8002d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d10:	f003 0310 	and.w	r3, r3, #16
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00a      	beq.n	8002d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f003 0320 	and.w	r3, r3, #32
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00a      	beq.n	8002d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01a      	beq.n	8002d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d7a:	d10a      	bne.n	8002d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00a      	beq.n	8002db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	605a      	str	r2, [r3, #4]
  }
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b098      	sub	sp, #96	; 0x60
 8002dc4:	af02      	add	r7, sp, #8
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002dd0:	f7fd fc6e 	bl	80006b0 <HAL_GetTick>
 8002dd4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0308 	and.w	r3, r3, #8
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d12e      	bne.n	8002e42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002de4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dec:	2200      	movs	r2, #0
 8002dee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f88c 	bl	8002f10 <UART_WaitOnFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d021      	beq.n	8002e42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e06:	e853 3f00 	ldrex	r3, [r3]
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e12:	653b      	str	r3, [r7, #80]	; 0x50
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e1c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e1e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e20:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002e22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e24:	e841 2300 	strex	r3, r2, [r1]
 8002e28:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1e6      	bne.n	8002dfe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2220      	movs	r2, #32
 8002e34:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e062      	b.n	8002f08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d149      	bne.n	8002ee4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f856 	bl	8002f10 <UART_WaitOnFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d03c      	beq.n	8002ee4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	e853 3f00 	ldrex	r3, [r3]
 8002e76:	623b      	str	r3, [r7, #32]
   return(result);
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e88:	633b      	str	r3, [r7, #48]	; 0x30
 8002e8a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002e8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e90:	e841 2300 	strex	r3, r2, [r1]
 8002e94:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1e6      	bne.n	8002e6a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	3308      	adds	r3, #8
 8002ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	e853 3f00 	ldrex	r3, [r3]
 8002eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f023 0301 	bic.w	r3, r3, #1
 8002eb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3308      	adds	r3, #8
 8002eba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ebc:	61fa      	str	r2, [r7, #28]
 8002ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec0:	69b9      	ldr	r1, [r7, #24]
 8002ec2:	69fa      	ldr	r2, [r7, #28]
 8002ec4:	e841 2300 	strex	r3, r2, [r1]
 8002ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1e5      	bne.n	8002e9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e011      	b.n	8002f08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3758      	adds	r7, #88	; 0x58
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f20:	e049      	b.n	8002fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f28:	d045      	beq.n	8002fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f2a:	f7fd fbc1 	bl	80006b0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d302      	bcc.n	8002f40 <UART_WaitOnFlagUntilTimeout+0x30>
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e048      	b.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d031      	beq.n	8002fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	d110      	bne.n	8002f82 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2208      	movs	r2, #8
 8002f66:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 f838 	bl	8002fde <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2208      	movs	r2, #8
 8002f72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e029      	b.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f90:	d111      	bne.n	8002fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f81e 	bl	8002fde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e00f      	b.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	69da      	ldr	r2, [r3, #28]
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	bf0c      	ite	eq
 8002fc6:	2301      	moveq	r3, #1
 8002fc8:	2300      	movne	r3, #0
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d0a6      	beq.n	8002f22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b095      	sub	sp, #84	; 0x54
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fee:	e853 3f00 	ldrex	r3, [r3]
 8002ff2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	461a      	mov	r2, r3
 8003002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003004:	643b      	str	r3, [r7, #64]	; 0x40
 8003006:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003008:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800300a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800300c:	e841 2300 	strex	r3, r2, [r1]
 8003010:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1e6      	bne.n	8002fe6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3308      	adds	r3, #8
 800301e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	e853 3f00 	ldrex	r3, [r3]
 8003026:	61fb      	str	r3, [r7, #28]
   return(result);
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f023 0301 	bic.w	r3, r3, #1
 800302e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	3308      	adds	r3, #8
 8003036:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003038:	62fa      	str	r2, [r7, #44]	; 0x2c
 800303a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800303e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003040:	e841 2300 	strex	r3, r2, [r1]
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1e5      	bne.n	8003018 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003050:	2b01      	cmp	r3, #1
 8003052:	d118      	bne.n	8003086 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	e853 3f00 	ldrex	r3, [r3]
 8003060:	60bb      	str	r3, [r7, #8]
   return(result);
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f023 0310 	bic.w	r3, r3, #16
 8003068:	647b      	str	r3, [r7, #68]	; 0x44
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003076:	6979      	ldr	r1, [r7, #20]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	e841 2300 	strex	r3, r2, [r1]
 800307e:	613b      	str	r3, [r7, #16]
   return(result);
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1e6      	bne.n	8003054 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2220      	movs	r2, #32
 800308a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	669a      	str	r2, [r3, #104]	; 0x68
}
 800309a:	bf00      	nop
 800309c:	3754      	adds	r7, #84	; 0x54
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b084      	sub	sp, #16
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f7ff fc8d 	bl	80029e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030ca:	bf00      	nop
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b088      	sub	sp, #32
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030ee:	61fb      	str	r3, [r7, #28]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fc:	6979      	ldr	r1, [r7, #20]
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	e841 2300 	strex	r3, r2, [r1]
 8003104:	613b      	str	r3, [r7, #16]
   return(result);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e6      	bne.n	80030da <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f7ff fc59 	bl	80029d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800311e:	bf00      	nop
 8003120:	3720      	adds	r7, #32
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <__libc_init_array>:
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	4d0d      	ldr	r5, [pc, #52]	; (8003174 <__libc_init_array+0x38>)
 8003140:	4c0d      	ldr	r4, [pc, #52]	; (8003178 <__libc_init_array+0x3c>)
 8003142:	1b64      	subs	r4, r4, r5
 8003144:	10a4      	asrs	r4, r4, #2
 8003146:	2600      	movs	r6, #0
 8003148:	42a6      	cmp	r6, r4
 800314a:	d109      	bne.n	8003160 <__libc_init_array+0x24>
 800314c:	4d0b      	ldr	r5, [pc, #44]	; (800317c <__libc_init_array+0x40>)
 800314e:	4c0c      	ldr	r4, [pc, #48]	; (8003180 <__libc_init_array+0x44>)
 8003150:	f000 f820 	bl	8003194 <_init>
 8003154:	1b64      	subs	r4, r4, r5
 8003156:	10a4      	asrs	r4, r4, #2
 8003158:	2600      	movs	r6, #0
 800315a:	42a6      	cmp	r6, r4
 800315c:	d105      	bne.n	800316a <__libc_init_array+0x2e>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	f855 3b04 	ldr.w	r3, [r5], #4
 8003164:	4798      	blx	r3
 8003166:	3601      	adds	r6, #1
 8003168:	e7ee      	b.n	8003148 <__libc_init_array+0xc>
 800316a:	f855 3b04 	ldr.w	r3, [r5], #4
 800316e:	4798      	blx	r3
 8003170:	3601      	adds	r6, #1
 8003172:	e7f2      	b.n	800315a <__libc_init_array+0x1e>
 8003174:	080031e4 	.word	0x080031e4
 8003178:	080031e4 	.word	0x080031e4
 800317c:	080031e4 	.word	0x080031e4
 8003180:	080031e8 	.word	0x080031e8

08003184 <memset>:
 8003184:	4402      	add	r2, r0
 8003186:	4603      	mov	r3, r0
 8003188:	4293      	cmp	r3, r2
 800318a:	d100      	bne.n	800318e <memset+0xa>
 800318c:	4770      	bx	lr
 800318e:	f803 1b01 	strb.w	r1, [r3], #1
 8003192:	e7f9      	b.n	8003188 <memset+0x4>

08003194 <_init>:
 8003194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003196:	bf00      	nop
 8003198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319a:	bc08      	pop	{r3}
 800319c:	469e      	mov	lr, r3
 800319e:	4770      	bx	lr

080031a0 <_fini>:
 80031a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a2:	bf00      	nop
 80031a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a6:	bc08      	pop	{r3}
 80031a8:	469e      	mov	lr, r3
 80031aa:	4770      	bx	lr
