sim_seconds                                  0.153690                       # Number of seconds simulated
sim_ticks                                153689508500                       # Number of ticks simulated
final_tick                               4664149872500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6076113                       # Simulator instruction rate (inst/s)
host_op_rate                                  6438683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              429807957                       # Simulator tick rate (ticks/s)
host_mem_usage                                1555104                       # Number of bytes of host memory used
host_seconds                                   357.58                       # Real time elapsed on the host
sim_insts                                  2172679030                       # Number of instructions simulated
sim_ops                                    2302326030                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total           3072                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks           12                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total                12                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu2.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu3.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu7.inst         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total                 6663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::system.cpu7.inst         1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_inst_read::total            1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks          19988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total               19988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks          19988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu2.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu3.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu7.inst         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total               26651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                        12                       # Number of write requests accepted
system.mem_ctrls6.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                      96                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys                3072                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::11              16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::15               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2               15                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5               24                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6                1                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::11               8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                 153703654000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                  96                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples           20                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   204.800000                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   164.446100                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    89.551867                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63            4     20.00%     20.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255            4     20.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287           12     60.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total           20                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean            10                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev           12                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::0                2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::16               1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::24               1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     33.09                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                 9606478375.00                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE  150340535600                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT        6780100                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0           1087430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           1189036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           1107993.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3           1036022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::4           1043884.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::5           991267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::6           932601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::7           1189641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0           733584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1                 802128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2                 747456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3           698904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::4                 704208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::5                 668712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::6                 629136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::7                 802536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0          4246195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1               4650048                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2               4455360                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          4123891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::4          3963148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::5          3826867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::6          3509875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::7          4471833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         1904394.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         2086871.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2              1824768                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         1722332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::4         1844674.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::5         1731870.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::6         1599160.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::7         2083553.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       2173631780.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       2175020464.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       2173697498.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       2172374095.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::4       2175640223.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::5       2173151174.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::6       2170726804.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::7       2180542587.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0       102136097904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1       102134879760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2       102136040256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3       102137201136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::4       102134336112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::5       102136519488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::6       102138646128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::7       102130035792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         111706890937.919998                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         111707817958.080002                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         111707062982.400009                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         111706346031.359985                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::4         111706721901.119995                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::5         111706079029.440002                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::6         111705233355.840012                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::7         111708315594.239990                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           64.419777                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           64.420311                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           64.419876                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           64.419462                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::4           64.419679                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::5           64.419308                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::6           64.418821                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::7           64.420598                       # Core power per rank (mW)
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu4.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           3584                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                14                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::system.cpu1.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu4.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu7.inst         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 6663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::system.cpu7.inst         1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks          23320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               23320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks          23320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu1.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu4.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu7.inst         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               29983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        14                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   3840                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                3584                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 153694379000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                 112                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           24                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   202.666667                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   161.441269                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    90.345552                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::32-63            5     20.83%     20.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::224-255            5     20.83%     41.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287           14     58.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           24                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean             8                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev            8                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               2     40.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     35.19                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    100                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.29                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                 8538576611.11                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   88.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE  150339022450                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT        8293250                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0           1142467.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1           1222905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           1192060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3           1151539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::4           1106179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::5                 910224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::6           1039651.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::7           1057190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0                 770712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                 824976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2                 804168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                 776832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::4                 746232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::5                 614040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::6                 701352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::7           713184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0          4403443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1          4873190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2               4812288                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          4662028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::4               4228224                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::5          3474931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::6          3981619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::7               4070976                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         2040422.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         2007244.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         1931351.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         1884487.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::4         1960796.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::5         1605795.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::6         1794908.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::7         1828085.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       2175860306.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       2177502563.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2       2175453408.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       2173968691.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::4       2174441581.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::5       2170247074.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::6       2174065709.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::7       2174783581.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0       102134143056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1       102132702480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2       102134499984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3       102135802368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::4       102135387552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::5       102139066944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::6       102135717264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::7       102135087552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         111707550057.600006                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         111708323010.240005                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         111707882910.720001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         111707435596.800018                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::4         111707060214.720001                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::5         111705108659.520004                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::6         111706490154.239990                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::7         111706730219.520004                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           64.420157                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           64.420603                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           64.420349                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           64.420091                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::4           64.419874                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::5           64.418749                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::6           64.419546                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::7           64.419684                       # Core power per rank (mW)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_read::system.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu4.data          768                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total              2560                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total          768                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks         5120                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total           5120                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::system.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu4.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                 10                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks           20                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                20                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::system.cpu3.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu4.data         4997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu5.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.inst         4997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu7.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total                16657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu7.inst         4997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total            4997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks          33314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total               33314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks          33314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu3.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu4.data         4997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu5.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.inst         4997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu7.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total               49971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                         10                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                        20                       # Number of write requests accepted
system.mem_ctrls3.readBursts                       80                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                     160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                  2560                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                   5376                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                   2560                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                5120                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2               15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4               32                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               8                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                 153690880000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                   80                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                 160                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples           38                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   208.842105                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   170.293690                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    86.037869                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63            7     18.42%     18.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255            7     18.42%     36.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287           24     63.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total           38                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     11.428571                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    12.094863                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0                3     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::8                1     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24               3     42.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                     1996000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                3352000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                    256000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     33.18                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                      70                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                    140                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               87.50                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                 5123029333.33                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   87.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE  150331226650                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT       16089050                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0           1167868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1           1183593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2           1163030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           1047513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::4           1096502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::5           920505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::6           917481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::7           978566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0                 787848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1                 798456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2           784584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3                 706656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::4           739704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::5                 620976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::6                 618936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::7           660144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0          4595635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1          4643059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          4701465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3          4241702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::4          4222732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::5          3534835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::6          3482419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::7          3680601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0         2000609.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         2010562.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         1901076.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         1709061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::4              1907712                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::5         1612431.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::6         1615749.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::7         1721917.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       2173593640.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       2176048105.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       2173160914.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       2173413119.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::4       2175622657.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::5       2171666073.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::6       2171090309.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::7       2174212687.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0       102136131360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1       102133978320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2       102136510944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3       102136289712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::4       102134351520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::5       102137822208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::6       102138327264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::7       102135588336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         111707466611.520004                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         111707851747.199997                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         111707411664.959991                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         111706597414.079987                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::4         111707130479.039993                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::5         111705366679.680023                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::6         111705241809.599991                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::7         111706031903.039993                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           64.420109                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           64.420331                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           64.420077                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           64.419607                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::4           64.419915                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::5           64.418898                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::6           64.418826                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::7           64.419281                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.bytes_read::system.pim_sys0.cpu.data     13224700                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_read::total     13224700                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_written::system.pim_sys0.cpu.data        24820                       # Number of bytes written to this memory
system.pim_vault_ctrls0.bytes_written::total        24820                       # Number of bytes written to this memory
system.pim_vault_ctrls0.num_reads::system.pim_sys0.cpu.data      3306175                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_reads::total      3306175                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_writes::system.pim_sys0.cpu.data         6205                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.num_writes::total         6205                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.bw_read::system.pim_sys0.cpu.data     86048164                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_read::total       86048164                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::system.pim_sys0.cpu.data       161494                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::total        161494                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::system.pim_sys0.cpu.data     86209658                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::total      86209658                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.readReqs              3306175                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                6205                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts            3306175                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts              6205                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM       105731520                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ            66080                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten           116736                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys         13224700                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys         24820                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ            2065                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts           2550                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0       147462                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1       190310                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2       219668                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3       165062                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4       276062                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5       213890                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6       181820                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7       149665                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::8       128903                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::9       152610                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::10       151525                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::11       291755                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::12       252214                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::13       140427                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::14       215845                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::15       426892                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0          217                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1          230                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2          259                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3          221                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4          212                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5          208                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6          239                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7          251                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::8          221                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::9          235                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::10          240                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::11          240                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::12          210                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::13          229                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::14          222                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::15          214                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap           171424449000                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2        3306175                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2          6205                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0          3304110                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15              54                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16              55                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17             175                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20             222                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24             226                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25             239                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26             241                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27             226                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28             225                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29             222                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30             222                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32             221                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               1                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.bytesPerActivate::samples      1103425                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::mean    95.927005                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::gmean    84.248208                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::stdev    57.371533                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::0-63        63560      5.76%      5.76% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::64-127       726302     65.82%     71.58% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::128-191       207192     18.78%     90.36% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::192-255        66803      6.05%     96.41% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::256-319        25059      2.27%     98.69% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::320-383         8201      0.74%     99.43% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::384-447         2949      0.27%     99.70% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::448-511         2460      0.22%     99.92% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::512-575          899      0.08%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::total      1103425                       # Bytes accessed per row activation
system.pim_vault_ctrls0.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::mean 14913.330317                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::gmean 13779.201427                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::stdev  5609.734925                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::2048-3071            1      0.45%      0.45% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3072-4095            3      1.36%      1.81% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::4096-5119            1      0.45%      2.26% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::5120-6143            5      2.26%      4.52% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::6144-7167            3      1.36%      5.88% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::7168-8191            8      3.62%      9.50% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::8192-9215           10      4.52%     14.03% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::9216-10239           19      8.60%     22.62% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::10240-11263           14      6.33%     28.96% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::11264-12287           15      6.79%     35.75% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::12288-13311           14      6.33%     42.08% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::13312-14335           15      6.79%     48.87% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::14336-15359           16      7.24%     56.11% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::15360-16383           15      6.79%     62.90% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::16384-17407           10      4.52%     67.42% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::17408-18431            9      4.07%     71.49% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::18432-19455           16      7.24%     78.73% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::19456-20479           10      4.52%     83.26% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::20480-21503            8      3.62%     86.88% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::21504-22527            6      2.71%     89.59% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::22528-23551            5      2.26%     91.86% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::23552-24575            7      3.17%     95.02% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::24576-25599            3      1.36%     96.38% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::25600-26623            4      1.81%     98.19% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::26624-27647            1      0.45%     98.64% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::27648-28671            2      0.90%     99.55% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::34816-35839            1      0.45%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::total          221                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::mean    16.506787                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::gmean    16.483174                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::stdev     0.907644                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::16          166     75.11%     75.11% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::17            1      0.45%     75.57% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::18           53     23.98%     99.55% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::21            1      0.45%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::total          221                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.totQLat           26531419300                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat      82536083800                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat         10573152000                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat               8029.82                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat         24979.82                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                687.96                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  0.76                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys              86.05                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               0.16                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  6.89                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              6.88                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.01                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               25.11                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits           2203777                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits              556                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate          66.70                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate         15.21                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap               51752.65                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate             66.64                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE     57286850                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT 150290028850                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0     449703878.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1        422994096                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2     530346700.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     427063190.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::4        405893376                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::5     468553075.200000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::6     543605126.400000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::7     676980460.800000                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0        303371664                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1        285353160                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2     357773568.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3        288098184                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::4        273816960                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::5        316087392                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::6        366717744                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::7     456693168.000000                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0    937285939.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1    950013542.400000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    1144028121.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3    877223193.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::4    866257267.200000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::5    1086645580.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::6    1247687001.600000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::7    1856297164.800000                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   41725808.640000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   41855201.280000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   41794237.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   41736591.360000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::4   41812070.400000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::5   41838612.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::6   41762718.720000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::7   41838197.760000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 46716448803.840004                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 45157447604.160004                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 49575448638.720009                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 44155088012.160004                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::4 43420183473.599998                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::5 48442669289.279999                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::6 51117627651.840004                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::7 55939683683.520004                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0  63063451392                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1 64430996304.000008                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2  60555556800                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3 65310259104.000008                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::4  65954912208                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::5  61549222896                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::6  59202768192                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::7  54972894480                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   118901177136                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   118677849557.760010                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   119594137716.479996                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   118488657925.440002                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::4   118352065005.120010                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::5   119294206495.679993                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::6   119909358084.479996                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::7   121333576804.800003                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     68.568619                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     68.439829                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     68.968240                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     68.330725                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::4     68.251954                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::5     68.795274                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::6     69.150023                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::7     69.971350                       # Core power per rank (mW)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu4.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         3840                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           3840                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           15                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                15                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu4.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu5.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.inst         6663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                14991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::system.cpu7.inst         6663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            6663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks          24985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               24985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks          24985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu4.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu5.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.inst         6663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               39977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          9                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        15                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       72                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                  2304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   3840                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   2304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                3840                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs           33                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               9                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 153694718000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                   72                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                 120                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           29                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   211.862069                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   174.797889                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    84.410445                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63            5     17.24%     17.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255            5     17.24%     34.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287           19     65.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           29                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     12.800000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.386560                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               2     40.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32               1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                     2024400                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                3244800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                    230400                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28116.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45066.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     31.07                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                      63                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    100                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               83.33                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 6403946583.33                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   84.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE  150331842200                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT       15487250                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0           1336003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1           1142467.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2           1311206.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           1111017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::4           1183593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::5                 949536                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::6           1103155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::7           1189641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0                 901272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1                 770712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2           884544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                 749496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::4                 798456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::5                 640560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::6                 744192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::7                 802536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0          5267059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1          4483814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2          5303500.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          4379980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::4          4514764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::5          3602726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::6               4190784                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::7          4528243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         2299207.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         1934254.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         2173132.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         1867898.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::4         2053693.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::5         1672151.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::6         1954160.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::7         2050790.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       2179894265.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       2174741884.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       2177390934.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       2175350207.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::4       2178058409.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::5       2173713094.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::6       2176895007.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::7       2177995426.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0       102130605312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1       102135124944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2       102132801216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3       102134591328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::4       102132215712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::5       102136027392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::6       102133236240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::7       102132270960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         111709492769.279999                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         111707387726.400009                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2         111709054184.639999                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         111707239578.240005                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::4         111708014279.039993                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::5         111705795109.440002                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::6         111707313189.119995                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::7         111708027247.679993                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           64.421277                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           64.420063                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           64.421024                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           64.419977                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::4           64.420424                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::5           64.419144                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::6           64.420020                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::7           64.420431                       # Core power per rank (mW)
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::7     64.413164                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::7     64.413164                       # Core power per rank (mW)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total               768                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total           3584                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total                  3                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total                14                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu4.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu5.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::system.cpu7.inst         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total                 4997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::system.cpu7.inst         1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_inst_read::total            1666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks          23320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total               23320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks          23320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu4.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu5.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu7.inst         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total               28317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                          3                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                        14                       # Number of write requests accepted
system.mem_ctrls7.readBursts                       24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                     112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                   768                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                   3840                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                    768                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys                3584                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs           36                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5               15                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::15              16                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                 153679486000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                   24                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                 112                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                     5                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean   200.347826                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   158.237390                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    91.642888                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63            5     21.74%     21.74% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255            5     21.74%     43.48% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287           13     56.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::mean      4.800000                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::stdev     7.155418                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0                3     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::8                1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::16               1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24               5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                      598800                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat                1005600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                     76800                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     36.01                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                      21                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                    100                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate               89.29                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                 9039969764.71                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   88.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE  150339156950                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT        8158750                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           1107993.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           1223510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2           1181174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3           1074729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::4                1022112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::5                 955584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::6           890265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::7           1179964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0                 747456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1           825384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2           796824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                 725016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::4                 689520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::5                 644640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::6                 600576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::7                 796008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0          4346035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1               4854720                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2          4810790.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3          4338547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::4          3855820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::5          3635174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::6          3387571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::7               4522752                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         1914347.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         2070696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         1874534.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         1771683.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::4         1818132.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::5         1702010.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::6         1546076.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::7         2033786.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       2173621000.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       2175059424.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2       2174044697.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       2171545142.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::4         2173724640                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::5       2170816326.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::6       2170688719.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::7       2179141536.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0       102136107360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       102134845584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2       102135735696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3       102137928288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::4       102136016448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::5       102138567600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::6       102138679536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::7       102131264784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         111707033842.560013                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         111708068970.240005                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         111707633366.399994                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         111706573056.960007                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::4         111706316323.200012                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::5         111705510985.919998                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::6         111704982394.559998                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::7         111708128482.560013                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           64.419859                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           64.420456                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           64.420205                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           64.419593                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::4           64.419445                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::5           64.418981                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::6           64.418676                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::7           64.420490                       # Core power per rank (mW)
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu2.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu3.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu4.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total              2560                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total                 10                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks           21                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total                21                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu1.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu2.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu3.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu4.data         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu7.inst         3331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total                16657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::system.cpu7.inst         3331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_inst_read::total            3331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks          34980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total               34980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks          34980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu1.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu2.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu3.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu4.data         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu7.inst         3331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total               51637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                         10                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                        21                       # Number of write requests accepted
system.mem_ctrls5.readBursts                       80                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                     168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                  2560                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                   5376                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                   2560                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys                5376                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::11              16                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3               23                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::8               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::12               9                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::15              16                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                 153689868000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                   80                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                 168                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                     10                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                     7                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples           37                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   214.486486                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   178.808780                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    82.231929                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63            6     16.22%     16.22% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255            6     16.22%     32.43% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287           25     67.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total           37                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean     10.285714                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev    12.828540                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::0                3     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::8                2     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::24               1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::32               1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                     1996000                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat                3352000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                    256000                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     31.74                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                      70                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                    141                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate               83.93                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                 4957737677.42                       # Average gap between requests
system.mem_ctrls5.pageHitRate                   85.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE  150334421300                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT       12894400                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           1116460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           1261612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2           1090454.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3           1106179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::4           1009411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::5           986428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::6           1078963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::7           1132185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                 753168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1                 851088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2           735624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3                 746232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::4                 680952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::5                 665448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::6                 727872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::7                 763776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0          4474828.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1          4836249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2               4400448                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3          4454860.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::4          3890265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::5               3751488                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::6          4189286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::7          4331059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0         1894440.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         2183086.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         1771683.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         1851310.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::4         1791590.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::5         1745141.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::6         1818547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::7         1954160.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       2171332774.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       2177465299.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       2173486279.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3       2171224100.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::4       2172254149.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::5       2173126769.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::6       2176492213.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::7       2178890809.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0       102138114576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1       102132735168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2       102136225536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3       102138209904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::4       102137306352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::5       102136540896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::6       102133588752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::7       102131484720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         111706875898.559998                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         111708522153.600006                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         111706899675.839996                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         111706782236.160004                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::4         111706122370.559998                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::5         111706005821.759995                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::6         111707085284.160004                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::7         111707746361.279999                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           64.419768                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           64.420717                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           64.419782                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           64.419714                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::4           64.419333                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::5           64.419266                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::6           64.419889                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::7           64.420270                       # Core power per rank (mW)
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu4.data         1280                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total              2048                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total           2816                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu4.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total                  8                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total                11                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu2.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu3.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu4.data         8328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu5.data         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total                13326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks          18323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total               18323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks          18323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu2.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu3.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu4.data         8328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu5.data         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total               31648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                          8                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                        11                       # Number of write requests accepted
system.mem_ctrls4.readBursts                       64                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                      88                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                  2048                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                   2048                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys                2816                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs           36                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::11               7                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::15              16                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                 153678523000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                   64                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                  88                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                      8                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples           24                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    83.694406                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63            4     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255            4     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287           16     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total           24                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean            14                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev    13.662601                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::0                1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::8                1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::16               1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::32               1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                     1596800                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat                2681600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                    204800                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     28.33                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                      56                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate               90.91                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                 8088343315.79                       # Average gap between requests
system.mem_ctrls4.pageHitRate                   89.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE  150340808100                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT        6507600                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           1098316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1                1212624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2           1075939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3           1130371.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::4           1051747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::5           1018483.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::6           972518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::7                1124928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0                 740928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                 818040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                 725832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                 762552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::4                 709512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::5                 687072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::6           656064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::7                 758880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0               4200768                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1          4675507.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2               4278144                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3          4499788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::4          3944179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::5          3888268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::6          3776947.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::7               4280640                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         1937986.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         2103459.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         1788272.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3         1917665.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::4         1831403.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::5         1794908.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::6         1668833.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::7              1990656                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       2174036927.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       2177046910.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       2174999889.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3         2174156928                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::4       2177325708.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::5       2172646710.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::6       2171111048.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::7       2177477830.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0       102135742512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1       102133102176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2       102134897808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       102135637248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::4       102132857616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::5       102136962000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::6       102138309072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::7       102132724176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         111706947088.319992                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         111708148367.040009                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         111706955535.360016                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         111707294203.200012                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::4         111706909816.319992                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::5         111706187092.800003                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::6         111705684133.440002                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::7         111707546760                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           64.419809                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           64.420502                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           64.419814                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           64.420009                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::4           64.419788                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::5           64.419371                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::6           64.419081                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::7           64.420155                       # Core power per rank (mW)
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu4.data          768                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total              1792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total           2816                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu4.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                  7                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks           11                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                11                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu4.data         4997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.inst         6663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total                11660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst         6663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total            6663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks          18323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total               18323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks          18323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu4.data         4997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst         6663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total               29983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          7                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                        11                       # Number of write requests accepted
system.mem_ctrls2.readBursts                       56                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                      88                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                  1792                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                   1792                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                2816                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs           38                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                 153708907000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                   56                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                  88                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples           23                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   211.478261                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   174.218906                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    85.069421                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63            4     17.39%     17.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255            4     17.39%     34.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287           15     65.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total           23                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            18                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0                1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24               3     75.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            4                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            4                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                     1397200                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                2346400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                    179200                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     30.42                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                      49                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     80                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               90.91                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                 8539383722.22                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   89.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE  150336256600                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF     3340261800                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT       11190600                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           1139443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1           1186617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2                1103760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3           1163030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::4                1134000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::5           992476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::6           1028764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::7                1025136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                 768672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1                 800496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2                 744600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3           784584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::4                 765000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::5                 669528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::6                 694008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::7                 691560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0          4446873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1          4731916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2          4352025.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3          4741900.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::4          4333555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::5          3835353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::6               3911232                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::7          3816883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         2000609.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         2003927.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2         1874534.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3         1845089.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::4         1987338.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::5         1755095.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::6         1751777.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::7         1801543.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::4       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::5       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::6       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::7       7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       2173516485.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1       2174185218.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       2175455269.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       2174440705.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::4       2176804062.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::5       2170318046.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::6       2176455222.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::7       2178007793.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0       102136199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1       102135612432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2       102134498352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3       102135388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::4       102133315200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::5       102139004688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::6       102133621200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::7       102132259296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         111707260773.119995                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         111707710257.600006                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         111707218191.360001                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         111707553280.319992                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::4         111707528806.080002                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::5         111705764837.760010                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::6         111706651854.720001                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::7         111706791862.080002                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           64.419990                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           64.420249                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           64.419965                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           64.420159                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::4           64.420145                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::5           64.419127                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::6           64.419639                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::7           64.419720                       # Core power per rank (mW)
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst    179281240                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data     73583908                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data      1604194                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu1.data      1604534                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu2.data      1603961                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu3.data      1604301                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu4.data      1604460                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu5.data      1604533                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total    262491131                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst    179281240                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total    179281240                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data     16806374                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data        42247                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu1.data        42255                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu2.data        42304                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu3.data        42295                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu4.data        42272                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu5.data        42298                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total     17060046                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst     44820310                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data     18665209                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data      1604194                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu1.data      1604534                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu2.data      1603961                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu3.data      1604301                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu4.data      1604460                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu5.data      1604533                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total     73111502                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data      4391732                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data        21247                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu1.data        21255                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu2.data        21304                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu3.data        21295                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu4.data        21272                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu5.data        21298                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total      4519404                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst   1166515800                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data    478782896                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data     10437889                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu1.data     10440101                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu2.data     10436373                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu3.data     10438585                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu4.data     10439620                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu5.data     10440095                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total   1707931358                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst   1166515800                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total   1166515800                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data    109352773                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data       274885                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu1.data       274937                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu2.data       275256                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu3.data       275198                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu4.data       275048                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu5.data       275217                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data            7                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total    111003322                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst   1166515800                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data    588135670                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data     10712774                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu1.data     10715038                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu2.data     10711629                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu3.data     10713783                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu4.data     10714668                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu5.data     10715312                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data            7                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total   1818934680                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::8            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::9            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::10            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::11            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::12            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::13            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::14            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::15            0                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE 150347315700                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF   3340261800                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::4                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::5                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::6                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::7                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::4                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::5                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::6                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::7                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::4               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::5               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::6               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::7               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::4              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::5              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::6              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::7              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::4 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::5 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::6 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::7 7389189649.920000                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::4 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::5 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::6 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::7 2145165834.240000                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::4 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::5 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::6 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::7 102161068032                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::4   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::5   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::6   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::7   111695423516.160004                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::4     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::5     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::6     64.413164                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::7     64.413164                       # Core power per rank (mW)
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq             9626235                       # Transaction distribution
system.membus.trans_dist::ReadResp            9626235                       # Transaction distribution
system.membus.trans_dist::WriteReq             127773                       # Transaction distribution
system.membus.trans_dist::WriteResp            127773                       # Transaction distribution
system.membus.trans_dist::Writeback               118                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1898                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1729                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             195                       # Transaction distribution
system.membus.trans_dist::ReadExReq                38                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     19511376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19512016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19512016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave      9923943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9925223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9925223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq   4813117500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   9626746500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq    127773000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp     63886500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback      1947000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       949000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       865497                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        97500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq        19499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp       363000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         6384                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       290579                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         5898                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp        11588                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq        19498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       109000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         12287                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       302170                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                   9753655                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                        12268                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                 19498                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                  9753655                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                      302151                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                94500                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime               19498                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime             109000                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             3448                       # Total snoops (count)
system.membus.snoop_fanout::samples              3816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    3816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3816                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              210500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 320                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          4942735500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             9754023                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         9691093500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.3                       # Layer utilization (%)
system.membus.respLayer3.succeeded            9754225                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq            9626016                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp           9626016                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq            127672                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp           127672                       # Transaction distribution
system.smcxbar.trans_dist::Writeback              118                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq             157                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            38                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp            195                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               22                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              22                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port           29                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls1.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port           30                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port           13                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls4.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port           11                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port           14                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port           24                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave      4876826                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      4876980                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port           27                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port           15                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port           19                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls3.port           18                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port           19                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port           22                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port           15                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave      4876817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      4876980                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls1.port           14                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port           18                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port           10                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port           30                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port           21                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port           28                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave      4876829                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      4876984                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls1.port           11                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port           34                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port           11                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port           13                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port           11                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port           25                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys0.s2p.slave      4876838                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      4876984                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              19507928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls1.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls2.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls7.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave      2470180                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      2481444                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls3.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls7.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave      2469828                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      2482372                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls0.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls1.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls2.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls3.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave      2469692                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      2480444                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls0.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls1.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys0.s2p.slave      2469955                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      2479683                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                9923943                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq  11490434000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp  23527243200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq    270836000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp    184009500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback      1109200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq       218600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        53200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       274605                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq        30800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp       217800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq       303959                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq         8217                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq     67341800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        14500                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq      1652400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                       312179                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           3                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                  9753655                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                      312176                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime             68994200                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                 9753655                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          3                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime               14500                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime           68995400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             14500                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy             199800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded                 57                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy             155400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded                 31                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy             165600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded                 56                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy             210000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded                 36                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy             165000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded                 55                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy             224000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded                 40                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy             152000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded                 40                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy             186200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded                 53                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy        11761223800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              7.7                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            9753655                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.succeeded                  0                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        5927671851                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             3.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           2438474                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        5928118952                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             3.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           2438474                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        5927769651                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             3.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           2438479                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        5928184651                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             3.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           2438478                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq      9626016                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp      9626016                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq       127672                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp       127672                       # Transaction distribution
system.smccontroller.trans_dist::Writeback          118                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq          157                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           38                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp          195                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           22                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           22                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      4876980                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      4876980                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      4876984                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      4876984                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     19507928                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      2481444                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      2482372                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      2480444                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      2479683                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total      9923943                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq   7700812800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   8663516700                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq    114904800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp    102137600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback       472000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq       125600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        30400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp       156000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq        17600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp        88000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           13                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        23298                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp          799                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         1800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    16                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess            9753655                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess           9753655                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                   13                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime         23597                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        25897                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   1954100700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      2438506                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   1954090600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      2438506                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   1954087400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      2438505                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   1954084500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      2438506                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   8765898300                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          5.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      9753905                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            9644114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           9644113                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            127773                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           127773                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1829                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1930                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3253549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3254027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3253502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3254035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3254436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side           89                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3254199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side           85                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19545447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       468992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1836601                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       366848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1815949                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       480768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1860221                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side          124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       385024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1844440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side          120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       416000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1878624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           44                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side          176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       373504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1806535                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           44                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side          168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       145920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        66597                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13746903                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   4822273566                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  10053722920                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq    127773000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp     63886996                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback     59446492                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       965498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       869497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       120991                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq       189486                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp      4161993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq         9514                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          375                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         5900                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          109                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq          150                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          104                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           78                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            5                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq     67931999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      6121467                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      3228000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      2824492                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      1870998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      2672500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        31000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      1631495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        69500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        15903                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         382                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                  9753655                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                       13197                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime             30825500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                 9753655                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime           80159484                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           6221967                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            8220                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                 23773    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5011532039                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            9777748                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          59554962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1832                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        1651560439                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           1627229                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy             16000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded                16                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          46582477                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1433                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        1651575941                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           1627496                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded                28                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         61050954                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1878                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       1658886918                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          1627320                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy            31998                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded               31                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         48886482                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             1504                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       1658486427                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          1627593                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy            30998                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded               30                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         52823476                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1625                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       1659790903                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          1627727                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            11000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               11                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy            45499                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded               45                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         47425980                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1459                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       1654322416                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          1627666                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            11000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               11                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy            43998                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded               43                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         18527994                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              570                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          9369996                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              362                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access              44820310                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access              26369321                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access           3312380                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles               307379017                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts           44132950                       # Number of instructions committed
system.pim_sys0.cpu.committedOps             44134094                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses     39673666                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls               1144                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts      3645644                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts            39673666                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads     77263635                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes     31629513                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads    198316434                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes     24689635                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs             26369321                       # number of memory refs
system.pim_sys0.cpu.num_load_insts           21971384                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts           4397937                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles         307379017                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                  4461572                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu         17764773     40.25%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     40.25% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead        21971384     49.78%     90.04% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite        4397937      9.96%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total          44134094                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples      3306175                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4      3306175    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total      3306175                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples         6205                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4         6205    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total         6205                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean 86053383.654347                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev 1860269.564745                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0-8.38861e+06            4      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.51658e+07-3.35544e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4.1943e+07-5.03316e+07            1      0.01%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::7.54975e+07-8.38861e+07          453      2.95%      2.98% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+07-9.22747e+07        14910     97.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth 86048163.788617      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes          13224700                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean 161504.424779                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev 582691.386708                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0-1.04858e+06        14445     93.99%     93.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+06-2.09715e+06          593      3.86%     97.85% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::2.09715e+06-3.14573e+06          171      1.11%     98.97% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::3.14573e+06-4.1943e+06          120      0.78%     99.75% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::4.1943e+06-5.24288e+06           23      0.15%     99.90% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::5.24288e+06-6.29146e+06            5      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::6.29146e+06-7.34003e+06            7      0.05%     99.97% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::7.34003e+06-8.38861e+06            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::8.38861e+06-9.43718e+06            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::9.43718e+06-1.04858e+07            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+07-1.15343e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.15343e+07-1.25829e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.25829e+07-1.36315e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.36315e+07-1.46801e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.46801e+07-1.57286e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.57286e+07-1.67772e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.67772e+07-1.78258e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.78258e+07-1.88744e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.88744e+07-1.99229e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.99229e+07-2.09715e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth 161494.432784      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes          24820                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples      3306175                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean 32550.871475                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean 30410.261930                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev 14810.417949                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0-16383         2065      0.06%      0.06% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16384-32767      2203735     66.66%     66.72% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::32768-49151       481347     14.56%     81.28% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::49152-65535       579996     17.54%     98.82% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::65536-81919          161      0.00%     98.82% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::81920-98303          211      0.01%     98.83% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::98304-114687         4864      0.15%     98.98% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::114688-131071        29423      0.89%     99.87% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::131072-147455         4365      0.13%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::147456-163839            3      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::163840-180223            2      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::180224-196607            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::196608-212991            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::212992-229375            1      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::245760-262143            2      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total      3306175                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples         6205                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4352-4607         6205    100.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total         6205                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples      3306175                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean   51849.780789                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev  9783272.999844                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000          553      0.02%      0.02% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000           27      0.00%      0.02% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0      0.00%      0.02% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000           24      0.00%      0.02% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000      1208782     36.56%     36.58% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000       313181      9.47%     46.05% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000         1040      0.03%     46.08% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000       971473     29.38%     75.47% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000       147956      4.48%     79.94% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000          540      0.02%     79.96% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000       580551     17.56%     97.52% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000          279      0.01%     97.53% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000          621      0.02%     97.55% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000          318      0.01%     97.56% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000          534      0.02%     97.57% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000          117      0.00%     97.57% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000          374      0.01%     97.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000           36      0.00%     97.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows        79769      2.41%    100.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value        12500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value  17788834500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total       3306175                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples         6205                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean 27626887.590653                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev 233891562.233319                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000         1699     27.38%     27.38% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000            0      0.00%     27.38% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            0      0.00%     27.38% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000          985     15.87%     43.26% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0      0.00%     43.26% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0      0.00%     43.26% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0      0.00%     43.26% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000         1411     22.74%     66.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0      0.00%     66.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0      0.00%     66.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000            6      0.10%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0      0.00%     66.09% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows         2104     33.91%    100.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value        11000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value  17910077500                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total         6205                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples       3312380                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean     51752.651870                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev    9774105.373777                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000            1      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000         3951      0.12%      0.12% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000         2340      0.07%      0.19% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000          101      0.00%      0.19% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000         2729      0.08%      0.28% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000      1208782     36.49%     36.77% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000       313249      9.46%     46.23% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000           61      0.00%     46.23% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000       970101     29.29%     75.51% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000       147956      4.47%     79.98% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000          800      0.02%     80.01% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000       580477     17.52%     97.53% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000          279      0.01%     97.54% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000          924      0.03%     97.57% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000          120      0.00%     97.57% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000          533      0.02%     97.59% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000         1222      0.04%     97.62% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000           78      0.00%     97.62% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000           46      0.00%     97.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows        78630      2.37%    100.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value         7000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value  17788834500                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total         3312380                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean     0.700807                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev     0.457919                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0         4598     29.92%     29.92% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1        10770     70.08%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean     0.000065                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev     0.008067                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0        15367     99.99%     99.99% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            1      0.01%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean   215.133394                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev     4.657660                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0-15            4      0.03%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16-31            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::32-47            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::48-63            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::64-79            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::80-95            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::96-111            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::112-127            1      0.01%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::128-143            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::144-159            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::160-175            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::176-191            0      0.00%      0.03% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::192-207           83      0.54%      0.57% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::208-223        15241     99.17%     99.75% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::224-239           39      0.25%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::240-255            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::256-271            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::272-287            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::288-303            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::304-319            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean     0.403761                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev     1.456728                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0-1        14105     91.78%     91.78% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::2-3          520      3.38%     95.17% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4-5          413      2.69%     97.85% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::6-7          171      1.11%     98.97% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8-9           81      0.53%     99.49% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::10-11           43      0.28%     99.77% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12-13           19      0.12%     99.90% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::14-15            5      0.03%     99.93% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16-17            4      0.03%     99.95% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::18-19            3      0.02%     99.97% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::20-21            0      0.00%     99.97% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::22-23            0      0.00%     99.97% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::24-25            2      0.01%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::26-27            1      0.01%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::28-29            1      0.01%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::30-31            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::32-33            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::34-35            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::36-37            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::38-39            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq     76417677                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp     76417677                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq      4525609                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp      4525609                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave      6624760                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port     46113882                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total     52738642                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port     89640620                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total     89640620                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port     19507310                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total     19507310                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total     161886572                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave     13249520                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port     90390282                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total    103639802                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port    179281240                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total    179281240                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port      9879655                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total      9879655                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total      292800697                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq  38208838500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp  82955422600                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq   4525609000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp   2533167500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq     29513341                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp     39716718                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq      1552517                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp      3159284                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq   3833852000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp  16732569400                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq    108953500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp    631918300                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq             31065858                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp            42876002                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess          9753655                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail             1198958                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime    626792500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess         9753655                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail             263324                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime     54237300                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime   3942805500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime  17364487700                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.occupancy   1659292500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer1.utilization          1.1                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer1.succeeded      3312380                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy  41075155000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization         26.7                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded     77630906                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy  27489377700                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization         17.9                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded     26369321                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy  46553986400                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization         30.3                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded     44820310                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy  11445226000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization          7.4                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded      9753655                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys1.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys1.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys1.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys2.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys2.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys2.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys3.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys3.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys3.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys4.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys4.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys4.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys5.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys5.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys5.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys6.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys6.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys6.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys7.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys7.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys7.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0        15368    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total        15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0        15368    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total        15368                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0        15368    100.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0        15368    100.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0           15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples        15368                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0          15368    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total        15368                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                       180                       # number of replacements
system.l2.tags.tagsinuse                  8043.606404                       # Cycle average of tags in use
system.l2.tags.total_refs                       16818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     93.433333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4739.489444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst          153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data           38                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst          168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data    55.000019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst           86                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data           29                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst            8                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data    19.000226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data    15.881640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    24.011790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     6.000696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker            6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   485.001301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  2200.221287                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.578551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.018677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.004639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.020508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.006714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.010498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.003540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.002319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.001939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.059204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.268582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    124856                       # Number of tag accesses
system.l2.tags.data_accesses                   124856                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker           16                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1832                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data          448                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker           28                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1433                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data          413                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker           31                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1878                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          495                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker           30                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1504                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data          469                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker           44                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           11                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1625                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data          521                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker           42                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           11                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1459                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          347                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          554                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          130                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13328                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1829                       # number of Writeback hits
system.l2.Writeback_hits::total                  1829                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker           16                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1832                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data           461                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker           28                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1433                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data           423                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker           31                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1878                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           514                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker           30                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1504                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data           480                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker           44                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1625                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data           534                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker           42                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           11                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1459                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           361                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           554                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           147                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13425                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker           16                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1832                       # number of overall hits
system.l2.overall_hits::system.cpu0.data          461                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker           28                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1433                       # number of overall hits
system.l2.overall_hits::system.cpu1.data          423                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker           31                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1878                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          514                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker           30                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1504                       # number of overall hits
system.l2.overall_hits::system.cpu3.data          480                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker           44                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           11                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1625                       # number of overall hits
system.l2.overall_hits::system.cpu4.data          534                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker           42                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           11                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1459                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          361                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          554                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          147                       # number of overall hits
system.l2.overall_hits::total                   13425                       # number of overall hits
system.l2.ReadReq_misses::system.cpu1.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    33                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                148                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               38                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  31                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu1.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::total                     64                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu1.data            2                       # number of overall misses
system.l2.overall_misses::system.cpu2.data            4                       # number of overall misses
system.l2.overall_misses::system.cpu3.data            7                       # number of overall misses
system.l2.overall_misses::system.cpu4.data           23                       # number of overall misses
system.l2.overall_misses::system.cpu5.data            7                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           16                       # number of overall misses
system.l2.overall_misses::system.cpu7.data            5                       # number of overall misses
system.l2.overall_misses::total                    64                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu1.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data      1243000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data       373000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst      2017000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         4131000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1761000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       261000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       260000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       456500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3066000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       196000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data       124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data       497000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data       627499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data      1320000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data       497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       254500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3320999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu1.data       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data       497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data       751999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data      2563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data       870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst      2017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data       503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          7451999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu1.data       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data       497000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data       751999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data      2563000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data       870500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst      2017000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data       503500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         7451999                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data          448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data          414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         1504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data          470                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data          531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1459                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data          350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13361                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1829                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1829                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               128                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1832                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data          461                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1433                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data          425                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1878                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          518                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         1504                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data          487                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1625                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data          557                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1459                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data          368                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          570                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          152                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13489                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1832                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data          461                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1433                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data          425                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1878                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          518                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         1504                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data          487                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1625                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data          557                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1459                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data          368                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          570                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          152                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.002415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.002128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.018832                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.008571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.028070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.015152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002470                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.924242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.629630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.684211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783069                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.826087                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.090909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.173913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.352941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.222222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.150000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242188                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu1.data     0.004706                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.007722                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.014374                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.041293                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.019022                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.028070                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.032895                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004745                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu1.data     0.004706                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.007722                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.014374                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.041293                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.019022                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.028070                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.032895                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004745                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu1.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data       124300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 126062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125181.818182                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 28868.852459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 11558.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 20076.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 23636.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 26852.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  9357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20716.216216                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  3852.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        13100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5157.894737                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       124250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 104583.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 101538.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       124375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 84833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       107129                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 107428.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 111434.782609                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 124357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 126062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data       100700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116437.484375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 107428.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 111434.782609                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 124357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 126062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data       100700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116437.484375                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  118                       # number of writebacks
system.l2.writebacks::total                       118                       # number of writebacks
system.l2.ReadReq_mshr_misses::system.cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               33                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           148                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           38                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             31                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                64                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               64                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data      1133000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data       340000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst      1841000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      3768000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data      3311998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       816500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       704500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       596000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       760500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8033498                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       919500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       433500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       272000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2060000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data       113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data       453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data       561499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data      1177000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data       453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2979999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data       453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data       674999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data      2310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data       793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst      1841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data       448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6747999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data       453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data       674999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data      2310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data       793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst      1841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data       448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6747999                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data  48141252451                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data  48151568936                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data  48134206433                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data  48144726435                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data  48149457926                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data  48151773927                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       120000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total 288873106108                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data    638527500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data    638733500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data    640211000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data    639881000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data    639243000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data    639974500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        90000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3836660500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data  48779779951                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data  48790302436                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data  48774417433                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data  48784607435                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data  48788700926                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data  48791748427                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       210000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 292709766608                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.002415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.002128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.018832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.008571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.028070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.015152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002470                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.924242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.629630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.684211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.783069                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.826087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.090909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.173913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.352941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.222222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.150000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242188                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.004706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.007722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.014374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.041293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.019022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.028070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.032895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.004706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.007722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.014374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.041293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.019022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.028070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.032895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004745                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data       113300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115062.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114181.818182                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54295.049180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54235.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54433.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54192.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54181.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54235.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54321.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54280.391892                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54088.235294                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54210.526316                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       113250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 93583.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 90538.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data       113375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 73833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        96129                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 96428.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 100434.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 113357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data        89700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105437.484375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 96428.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 100434.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 113357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data        89700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105437.484375                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      12287                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples      2406490                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       1.001272                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      1.000028                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev      0.569427                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15        2406478    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271           12      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total       2406490                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        31967                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      2.249007                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     1.591629                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     8.155699                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15         31935     99.90%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271           32      0.10%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        31967                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     15675670.223842                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    883130.148040                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-8.38861e+06           20      0.13%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+06-1.67772e+07        15342     99.83%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.51658e+07-3.35544e+07            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-4.1943e+07            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+07-5.87203e+07            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+07-9.22747e+07            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        15678038.296284      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   2409550                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    462773.295159                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   1439722.082476                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06        15346     99.86%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07           17      0.11%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       467787.298572      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                  71894                       # Number of bytes written
system.Lmon0.readLatencyHist::samples         2406490                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11365.569522                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11363.854610                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev        260.573449                       # Read request-response latency
system.Lmon0.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::8192-16383      2406477    100.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-24575            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::24576-32767            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::90112-98303           12      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total           2406490                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples          31935                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11436.067011                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11434.084126                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       215.604241                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287        31587     98.91%     98.91% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311          348      1.09%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total            31935                       # Write request-response latency
system.Lmon0.ittReadRead::samples             2406490                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           63873.946287                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          38267.955943                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   78      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000             1484      0.06%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000            4587      0.19%      0.26% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000           11097      0.46%      0.72% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000           22561      0.94%      1.65% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000           34906      1.45%      3.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000           60325      2.51%      5.61% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000           88557      3.68%      9.29% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000          135812      5.64%     14.93% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000          166620      6.92%     21.86% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000          224959      9.35%     31.21% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000          264016     10.97%     42.18% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000          250250     10.40%     52.58% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000          252085     10.48%     63.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000          258792     10.75%     73.81% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000          238555      9.91%     83.72% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000          185604      7.71%     91.43% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000          150360      6.25%     97.68% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000           23467      0.98%     98.65% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000           1333      0.06%     98.71% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             31042      1.29%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          30406000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total               2406490                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             31967                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         4807941.908843                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        3972039.032770                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             2      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             2      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000          190      0.59%      0.62% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           31769     99.38%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           13000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value        59646000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               31967                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples               2438457                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             63029.809014                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            27541.404151                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     79      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000               1518      0.06%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000              4703      0.19%      0.26% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000             11415      0.47%      0.73% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000             23145      0.95%      1.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000             35951      1.47%      3.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000             62041      2.54%      5.69% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000             90987      3.73%      9.43% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000            139203      5.71%     15.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000            171311      7.03%     22.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000            230665      9.46%     31.62% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000            270759     11.10%     42.72% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000            257663     10.57%     53.29% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000            259054     10.62%     63.91% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000            265785     10.90%     74.81% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000            244974     10.05%     84.86% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000            191050      7.83%     92.69% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000            153860      6.31%     99.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000             23821      0.98%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               82      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                 391      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            12854000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                 2438457                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.189550                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.392123                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            12456     81.05%     81.05% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1             2911     18.94%     99.99% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.002277                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.047670                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           15333     99.77%     99.77% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1              35      0.23%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             15368                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean           156.590773                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            5.075799                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-15                    6      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-31                   4      0.03%      0.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-47                   4      0.03%      0.09% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-63                   8      0.05%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-79                   2      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-95                   0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-111                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-127                 1      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-143                 7      0.05%      0.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-159             15172     98.72%     98.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::160-175               164      1.07%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::176-191                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               15368                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            15368                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            2.079646                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.175455                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1210      7.87%      7.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   3862     25.13%     33.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   4970     32.34%     65.34% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                   3493     22.73%     88.07% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                   1518      9.88%     97.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    285      1.85%     99.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     28      0.18%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              15368                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples      2406561                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       1.001907                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      1.000041                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev      0.697391                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15        2406543    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271           18      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total       2406561                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        31897                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      2.232843                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     1.584965                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     8.039499                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15         31866     99.90%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.90% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271           31      0.10%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        31897                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     15686087.975013                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    1638657.534963                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.67772e+07        15362     99.96%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+07-3.35544e+07            3      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+07-6.71089e+07            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-8.38861e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.17441e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.17441e+08-1.34218e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.84549e+08-2.01327e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        15688455.402927      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   2411151                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    460001.301406                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   1320034.065080                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-4.1943e+06        15343     99.84%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-2.93601e+07           22      0.14%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.4526e+07            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-7.96918e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       463408.339939      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                  71221                       # Number of bytes written
system.Lmon1.readLatencyHist::samples         2406561                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11365.630832                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11363.772444                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev        291.677980                       # Read request-response latency
system.Lmon1.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::8192-16383      2406542    100.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-24575            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::90112-98303           18      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total           2406561                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples          31865                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11437.536482                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11435.524294                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       217.210233                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287        31499     98.85%     98.85% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311          366      1.15%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total            31865                       # Write request-response latency
system.Lmon1.ittReadRead::samples             2406561                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           63871.305568                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          33984.576364                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   82      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000             1481      0.06%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000            4630      0.19%      0.26% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000           10104      0.42%      0.68% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000           21586      0.90%      1.57% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000           36811      1.53%      3.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000           60256      2.50%      5.61% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000           90162      3.75%      9.35% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000          135266      5.62%     14.97% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000          166581      6.92%     21.90% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000          225529      9.37%     31.27% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000          261812     10.88%     42.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000          250034     10.39%     52.54% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000          254675     10.58%     63.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000          257413     10.70%     73.82% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000          237066      9.85%     83.67% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000          185098      7.69%     91.36% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000          151858      6.31%     97.67% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000           23827      0.99%     98.66% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000           1330      0.06%     98.71% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             30960      1.29%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          25232000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total               2406561                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             31897                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         4818546.509076                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        3970653.460904                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             3      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             2      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000          200      0.63%      0.65% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           31690     99.35%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           66000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value        60591000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               31897                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples               2438458                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             63030.479918                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            29216.663447                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     83      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000               1512      0.06%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000              4734      0.19%      0.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000             10401      0.43%      0.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000             22194      0.91%      1.60% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000             37839      1.55%      3.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000             61960      2.54%      5.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000             92701      3.80%      9.49% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000            138674      5.69%     15.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000            171548      7.04%     22.21% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000            231279      9.48%     31.70% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000            268597     11.02%     42.71% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000            257332     10.55%     53.27% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000            261487     10.72%     63.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000            264173     10.83%     74.82% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000            243592      9.99%     84.81% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000            190559      7.81%     92.63% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000            155146      6.36%     98.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000             24182      0.99%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               80      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                 385      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            21942000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                 2438458                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.187402                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.390247                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            12488     81.26%     81.26% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1             2880     18.74%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.002863                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.053433                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           15324     99.71%     99.71% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1              44      0.29%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             15368                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean           156.595393                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            5.068838                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-15                    6      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-31                   4      0.03%      0.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-47                   6      0.04%      0.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-63                   6      0.04%      0.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-79                   2      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-95                   0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-111                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-127                 1      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-143                 6      0.04%      0.20% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-159             15210     98.97%     99.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::160-175               127      0.83%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::176-191                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               15368                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            15368                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            2.074961                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.158198                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1176      7.65%      7.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   3802     24.74%     32.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   5142     33.46%     65.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                   3539     23.03%     88.88% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                   1390      9.04%     97.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                    293      1.91%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     24      0.16%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              15368                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples      2406459                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       1.001589                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      1.000035                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev      0.636642                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15        2406444    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271           15      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total       2406459                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        31997                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      2.192706                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     1.578371                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     7.508781                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15         31970     99.92%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.92% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271           27      0.08%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        31997                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     15680439.875065                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    836350.417967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-4.1943e+06            6      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+06-8.38861e+06           11      0.07%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+06-1.25829e+07            2      0.01%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.25829e+07-1.67772e+07        15341     99.82%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.51658e+07-2.93601e+07            2      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.77487e+07-4.1943e+07            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+07-5.4526e+07            3      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.4526e+07-5.87203e+07            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        15682814.159042      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   2410284                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    451470.588235                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   1271825.704930                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-4.1943e+06        15349     99.88%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-2.93601e+07           15      0.10%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.4526e+07            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-7.96918e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       456504.810802      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                  70160                       # Number of bytes written
system.Lmon2.readLatencyHist::samples         2406459                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11365.576309                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11363.792109                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev        276.508927                       # Read request-response latency
system.Lmon2.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::8192-16383      2406443    100.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-24575            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::90112-98303           15      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total           2406459                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples          31971                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11433.674267                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11431.726365                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       213.708067                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287        31646     98.98%     98.98% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311          324      1.01%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            1      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total            31971                       # Write request-response latency
system.Lmon2.ittReadRead::samples             2406459                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           63872.169856                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          32975.243738                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   77      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000             1483      0.06%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000            4577      0.19%      0.26% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000           11085      0.46%      0.72% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000           22577      0.94%      1.65% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000           34893      1.45%      3.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000           60381      2.51%      5.61% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000           88439      3.68%      9.29% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000          135876      5.65%     14.93% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000          166729      6.93%     21.86% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000          224852      9.34%     31.21% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000          263973     10.97%     42.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000          250134     10.39%     52.57% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000          252026     10.47%     63.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000          259017     10.76%     73.81% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000          238725      9.92%     83.73% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000          185290      7.70%     91.43% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000          150581      6.26%     97.68% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000           23372      0.97%     98.65% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000           1316      0.05%     98.71% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             31056      1.29%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          23302000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total               2406459                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             31997                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         4803137.387880                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        3942329.234161                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             3      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000          194      0.61%      0.63% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           31796     99.37%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           49000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value        72164000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               31997                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples               2438456                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             63025.942236                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            27611.633741                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     79      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000               1523      0.06%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000              4705      0.19%      0.26% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000             11400      0.47%      0.73% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000             23185      0.95%      1.68% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000             35848      1.47%      3.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000             62120      2.55%      5.69% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000             90910      3.73%      9.42% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000            139427      5.72%     15.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000            171470      7.03%     22.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000            230370      9.45%     31.62% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000            270674     11.10%     42.72% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000            257492     10.56%     53.28% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000            258993     10.62%     63.90% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000            265961     10.91%     74.81% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000            245263     10.06%     84.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000            190817      7.83%     92.69% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000            154031      6.32%     99.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000             23743      0.97%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               68      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                 377      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16935000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                 2438456                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.182782                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.386501                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            12559     81.72%     81.72% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1             2809     18.28%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean     0.002343                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev     0.048345                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           15332     99.77%     99.77% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1              36      0.23%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             15368                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean           156.588691                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            5.070320                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-15                    6      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-31                   4      0.03%      0.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-47                   4      0.03%      0.09% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-63                   8      0.05%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-79                   2      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-95                   0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-111                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-127                 3      0.02%      0.18% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-143                 6      0.04%      0.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-159             15192     98.85%     99.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::160-175               143      0.93%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::176-191                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               15368                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            15368                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            2.081598                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.166708                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1161      7.55%      7.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   3822     24.87%     32.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   5141     33.45%     65.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                   3475     22.61%     88.49% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                   1419      9.23%     97.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                    318      2.07%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     30      0.20%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              15368                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples      2406528                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       1.001060                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      1.000023                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev      0.519809                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15        2406518    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271           10      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total       2406528                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        31929                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      2.211313                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     1.586092                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     7.649904                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15         31901     99.91%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271           28      0.09%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        31929                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     15670933.107756                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    641772.991287                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-4.1943e+06            8      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+06-8.38861e+06           11      0.07%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.38861e+06-1.25829e+07            1      0.01%      0.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.25829e+07-1.67772e+07        15343     99.84%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.51658e+07-2.93601e+07            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.93601e+07-3.35544e+07            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+07-5.4526e+07            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        15674967.169278      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   2409078                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    457736.855804                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   1256355.485934                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-4.1943e+06        15344     99.84%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-2.93601e+07           22      0.14%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.4526e+07            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-7.96918e+07            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          15368                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       459400.258932      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                  70605                       # Number of bytes written
system.Lmon3.readLatencyHist::samples         2406528                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11365.294649                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11363.625847                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev        253.412132                       # Read request-response latency
system.Lmon3.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::8192-16383      2406518    100.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-24575            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::90112-98303            9      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::122880-131071            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total           2406528                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples          31901                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11435.252813                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11433.271585                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       215.561866                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287        31525     98.82%     98.82% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311          376      1.18%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total            31901                       # Write request-response latency
system.Lmon3.ittReadRead::samples             2406528                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           63874.883234                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          36013.375535                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   84      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000             1483      0.06%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000            4611      0.19%      0.26% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000           10134      0.42%      0.68% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000           21615      0.90%      1.58% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000           36784      1.53%      3.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000           60201      2.50%      5.61% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000           90211      3.75%      9.35% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000          135257      5.62%     14.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000          166601      6.92%     21.90% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000          225553      9.37%     31.27% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000          261739     10.88%     42.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000          250149     10.39%     52.54% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000          254811     10.59%     63.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000          257327     10.69%     73.82% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000          236995      9.85%     83.67% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000          184939      7.68%     91.36% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000          151835      6.31%     97.66% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000           23868      0.99%     98.66% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000           1319      0.05%     98.71% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             31012      1.29%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          29943000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total               2406528                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             31929                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         4813549.312537                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        3989249.311191                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             3      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000          215      0.67%      0.70% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           31706     99.30%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value        67285000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               31929                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples               2438457                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             63030.146523                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            27391.674666                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     85      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000               1509      0.06%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000              4728      0.19%      0.26% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000             10421      0.43%      0.69% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000             22203      0.91%      1.60% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000             37768      1.55%      3.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000             61994      2.54%      5.69% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000             92720      3.80%      9.49% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000            138913      5.70%     15.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000            171324      7.03%     22.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000            231307      9.49%     31.70% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000            268385     11.01%     42.71% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000            257564     10.56%     53.27% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000            261565     10.73%     63.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000            264025     10.83%     74.82% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000            243552      9.99%     84.81% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000            190395      7.81%     92.62% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000            155260      6.37%     98.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000             24265      1.00%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               81      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                 393      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12810000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                 2438457                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.189420                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.392020                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            12458     81.06%     81.06% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1             2909     18.93%     99.99% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        15368                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.002733                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.052208                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           15326     99.73%     99.73% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1              42      0.27%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             15368                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean           156.593181                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            5.089775                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-15                    6      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-31                   5      0.03%      0.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-47                   5      0.03%      0.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-63                   6      0.04%      0.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-79                   2      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-95                   0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-111                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-127                 1      0.01%      0.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-143                 7      0.05%      0.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-159             15203     98.93%     99.13% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::160-175               133      0.87%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::176-191                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::192-207                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::208-223                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::224-239                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               15368                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            15368                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            2.077303                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.165773                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1226      7.98%      7.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   3749     24.39%     32.37% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   5060     32.93%     65.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                   3654     23.78%     89.07% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                   1336      8.69%     97.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                    309      2.01%     99.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     34      0.22%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              15368                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples      9626054                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        1.001881                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       1.000041                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev       0.692538                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15         9625983    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271           71      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total        9626054                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples       127790                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       2.221457                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      1.585256                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      7.842827                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15         127672     99.91%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.91% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271          118      0.09%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total        127790                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      62713131.181676                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     62648453.183143                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     3334539.651811                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-3.35544e+07           15      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+07-6.71089e+07        15346     99.86%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-1.00663e+08            2      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+08-1.34218e+08            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+08-2.34881e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            15368                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         62724275.027531      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                    9640063                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         15368                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1831982.040604                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    3641577.247005                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07        15293     99.51%     99.51% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07           65      0.42%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07            4      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08            2      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           15368                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1847100.708244      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                  283880                       # Number of bytes written
system.Hmon.readLatencyHist::samples          9626038                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20009.723938                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20009.203731                       # Read request-response latency
system.Hmon.readLatencyHist::stdev         223.219452                       # Read request-response latency
system.Hmon.readLatencyHist::0-8191                 0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::8192-16383             0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-24575      9625969    100.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::24576-32767            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-40959            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::40960-49151            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::90112-98303            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::98304-106495           54      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-139263            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total            9626038                       # Read request-response latency
system.Hmon.writeLatencyHist::samples          127672                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20035.093834                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20034.512095                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        154.689322                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479       120386     94.29%     94.29% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527         7286      5.71%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total            127672                       # Write request-response latency
system.Hmon.ittReadRead::samples              9626054                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            15968.113881                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           18060.331154                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000               2568726     26.69%     26.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000           1799781     18.70%     45.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000          1175472     12.21%     57.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000          1119735     11.63%     69.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000           844327      8.77%     78.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000           658928      6.85%     84.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000           551388      5.73%     90.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000           363315      3.77%     94.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000           230304      2.39%     96.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000           140613      1.46%     98.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            87340      0.91%     99.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            42532      0.44%     99.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            24409      0.25%     99.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            11263      0.12%     99.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             4823      0.05%     99.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             1764      0.02%     99.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              691      0.01%     99.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              250      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              261      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              11      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows                121      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           23175000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                9626054                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples             127790                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          1202672.423507                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         1596651.153654                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                  11      0.01%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               3      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              5      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              5      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              2      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              1      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              1      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              7      0.01%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              3      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             26      0.02%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              4      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             28      0.02%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              5      0.00%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              4      0.00%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              1      0.00%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000         41939     32.82%     32.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            85745     67.10%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         19484000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total               127790                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                9753844                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              15756.814339                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             15993.861054                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 2628919     26.95%     26.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000             1840286     18.87%     45.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000            1201411     12.32%     58.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000            1135375     11.64%     69.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000             853682      8.75%     78.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000             663554      6.80%     85.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000             549873      5.64%     90.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000             358339      3.67%     94.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000             225085      2.31%     96.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000             136208      1.40%     98.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              83009      0.85%     99.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              39768      0.41%     99.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              22313      0.23%     99.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               9810      0.10%     99.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3873      0.04%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               1324      0.01%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                433      0.00%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                190      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                235      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                12      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                  145      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              7605000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                  9753844                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        15368                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.254815                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.985617                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3739     24.33%     24.33% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              5927     38.57%     62.90% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2              4035     26.26%     89.15% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3              1407      9.16%     98.31% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               235      1.53%     99.84% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                24      0.16%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         15368                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        15368                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.016398                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.127003                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            15116     98.36%     98.36% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1              252      1.64%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        15368                       # Outstanding write transactions
system.Hmon.readTransHist::samples              15368                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            626.369079                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           625.097709                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            19.731217                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-31                     4      0.03%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-63                    2      0.01%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-95                    2      0.01%      0.05% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-127                   2      0.01%      0.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-159                  1      0.01%      0.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-191                  5      0.03%      0.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-223                  3      0.02%      0.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-255                  3      0.02%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-287                  0      0.00%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-319                  2      0.01%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-351                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::352-383                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-415                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::416-447                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-479                  0      0.00%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::480-511                  1      0.01%      0.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-543                  4      0.03%      0.19% # Histogram of read transactions per sample period
system.Hmon.readTransHist::544-575                  3      0.02%      0.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-607                  7      0.05%      0.25% # Histogram of read transactions per sample period
system.Hmon.readTransHist::608-639              15329     99.75%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                15368                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             15368                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             8.313509                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.437207                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                       1      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                       0      0.00%      0.01% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                       2      0.01%      0.02% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                       2      0.01%      0.03% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                       2      0.01%      0.05% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                       2      0.01%      0.06% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                    3324     21.63%     21.69% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                     947      6.16%     27.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                     827      5.38%     33.23% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                    8703     56.63%     89.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                   1186      7.72%     97.58% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                    147      0.96%     98.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                    196      1.28%     99.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                     22      0.14%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      2      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      5      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               15368                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    16397983                       # DTB read hits
system.cpu0.dtb.read_misses                         8                       # DTB read misses
system.cpu0.dtb.write_hits                    6598514                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                16397991                       # DTB read accesses
system.cpu0.dtb.write_accesses                6598514                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         22996497                       # DTB hits
system.cpu0.dtb.misses                              8                       # DTB misses
system.cpu0.dtb.accesses                     22996505                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    60652768                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                60652768                       # ITB inst accesses
system.cpu0.itb.hits                         60652768                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     60652768                       # DTB accesses
system.cpu0.numCycles                       307319575                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   54111746                       # Number of instructions committed
system.cpu0.committedOps                     57382667                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             55701629                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                    3278494                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1658227                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    55701629                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           86948631                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          45811991                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           221348026                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           21294273                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     22997952                       # number of memory refs
system.cpu0.num_load_insts                   16398703                       # Number of load instructions
system.cpu0.num_store_insts                   6599249                       # Number of store instructions
system.cpu0.num_idle_cycles              70294.443592                       # Number of idle cycles
system.cpu0.num_busy_cycles              307249280.556408                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999771                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000229                       # Percentage of idle cycles
system.cpu0.Branches                          4944324                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 34385780     59.92%     59.92% # Class of executed instruction
system.cpu0.op_class::IntMult                     698      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu0.op_class::MemRead                16398703     28.58%     88.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                6599249     11.50%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  57384432                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1832                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           60819164                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1832                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         33198.233624                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        121307368                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       121307368                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     60650936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       60650936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     60650936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        60650936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     60650936                       # number of overall hits
system.cpu0.icache.overall_hits::total       60650936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1832                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1832                       # number of overall misses
system.cpu0.icache.overall_misses::total         1832                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     29327462                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     29327462                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     29327462                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     29327462                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     29327462                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     29327462                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     60652768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     60652768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     60652768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     60652768                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     60652768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     60652768                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 16008.439956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16008.439956                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 16008.439956                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16008.439956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 16008.439956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16008.439956                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1832                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1832                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1832                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1832                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     25633538                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     25633538                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     25633538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     25633538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     25633538                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     25633538                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 13992.105895                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13992.105895                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 13992.105895                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13992.105895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 13992.105895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13992.105895                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               254                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements              460                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          201.748293                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1132722                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              460                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2462.439130                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   201.748293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.788079                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.788079                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42743127                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42743127                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     14791967                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14791967                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      6576178                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6576178                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          228                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          228                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data          465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          465                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          407                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          407                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     21368145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        21368145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     21368373                       # number of overall hits
system.cpu0.dcache.overall_hits::total       21368373                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data          822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          822                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          387                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           27                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          278                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data         1209                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1209                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data         1236                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1236                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data      9338481                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9338481                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data      7297996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7297996                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      1287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      8247498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8247498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data     16636477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     16636477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data     16636477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     16636477                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     14792789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14792789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      6576565                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6576565                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          255                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          255                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     21369354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21369354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     21369609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21369609                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.000056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000059                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.105882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.105882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.345070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.345070                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.405839                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.405839                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.000057                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.000058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 11360.682482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11360.682482                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 18857.870801                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18857.870801                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  5255.102041                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5255.102041                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 29667.258993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 29667.258993                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 13760.526882                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13760.526882                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 13459.932848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13459.932848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          281                       # number of writebacks
system.cpu0.dcache.writebacks::total              281                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           23                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data          822                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          822                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          387                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          387                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           27                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data         1209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data         1236                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1236                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data      7676519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      7676519                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data      6521004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6521004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       205000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       205000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data       646500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       646500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      7690502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7690502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data     14197523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     14197523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data     14402523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     14402523                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data  67397291532                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total  67397291532                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data    883589004                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    883589004                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data  68280880536                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  68280880536                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.105882                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.105882                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.312676                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.312676                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.405839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.405839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.000057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.000058                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data  9338.830900                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9338.830900                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 16850.139535                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16850.139535                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  7592.592593                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7592.592593                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  2912.162162                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2912.162162                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 27663.676259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27663.676259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 11743.195203                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11743.195203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 11652.526699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11652.526699                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              2264                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    16398939                       # DTB read hits
system.cpu1.dtb.read_misses                        14                       # DTB read misses
system.cpu1.dtb.write_hits                    6597740                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                16398953                       # DTB read accesses
system.cpu1.dtb.write_accesses                6597740                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         22996679                       # DTB hits
system.cpu1.dtb.misses                             14                       # DTB misses
system.cpu1.dtb.accesses                     22996693                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    60655954                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                60655954                       # ITB inst accesses
system.cpu1.itb.hits                         60655954                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     60655954                       # DTB accesses
system.cpu1.numCycles                       307310891                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   54113543                       # Number of instructions committed
system.cpu1.committedOps                     57383095                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             55702402                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                    3278790                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1657772                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    55702402                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           86946159                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          45813196                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           221351142                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           21294516                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     22997892                       # number of memory refs
system.cpu1.num_load_insts                   16399517                       # Number of load instructions
system.cpu1.num_store_insts                   6598375                       # Number of store instructions
system.cpu1.num_idle_cycles              72208.014616                       # Number of idle cycles
system.cpu1.num_busy_cycles              307238682.985384                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999765                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000235                       # Percentage of idle cycles
system.cpu1.Branches                          4944162                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 34385991     59.92%     59.92% # Class of executed instruction
system.cpu1.op_class::IntMult                     682      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu1.op_class::MemRead                16399517     28.58%     88.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                6598375     11.50%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  57384567                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1433                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           60802863                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1433                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         42430.469644                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        121313341                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       121313341                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     60654521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       60654521                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     60654521                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        60654521                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     60654521                       # number of overall hits
system.cpu1.icache.overall_hits::total       60654521                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1433                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1433                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1433                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1433                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1433                       # number of overall misses
system.cpu1.icache.overall_misses::total         1433                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     23620977                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     23620977                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     23620977                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     23620977                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     23620977                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     23620977                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     60655954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     60655954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     60655954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     60655954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     60655954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     60655954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16483.584787                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16483.584787                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16483.584787                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16483.584787                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16483.584787                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16483.584787                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1433                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1433                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1433                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1433                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1433                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1433                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     20735023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20735023                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     20735023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20735023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     20735023                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20735023                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14469.660154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14469.660154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14469.660154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14469.660154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14469.660154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14469.660154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               223                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements              418                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          196.556923                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3293541                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              418                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          7879.284689                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   196.556923                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.767800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.767800                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42742790                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42742790                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     14792758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14792758                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      6575474                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6575474                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          107                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          416                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          416                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          408                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          408                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     21368232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21368232                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     21368339                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21368339                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data          820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          820                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           21                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          256                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          256                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data         1151                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1151                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data         1172                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1172                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data      9487471                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      9487471                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data      3846000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3846000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      1178500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1178500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      7274500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7274500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data     13333471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     13333471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data     13333471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     13333471                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     14793578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14793578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      6575805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6575805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data          665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data          664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     21369383                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21369383                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     21369511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21369511                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.000055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000050                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000050                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.164062                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.164062                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.374436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.385542                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.385542                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.000054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.000055                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 11570.086585                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11570.086585                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 11619.335347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11619.335347                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  4732.931727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4732.931727                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 28416.015625                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28416.015625                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 11584.249348                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11584.249348                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 11376.681741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11376.681741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          235                       # number of writebacks
system.cpu1.dcache.writebacks::total              235                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           20                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data          820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          331                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           21                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          256                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          256                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data         1151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1151                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data         1172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data      7820529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7820529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data      3184000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3184000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      6762500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6762500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data     11004529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     11004529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data     11235029                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     11235029                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data  67411787030                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total  67411787030                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data    883902500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    883902500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data  68295689530                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  68295689530                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.164062                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.164062                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.344361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.344361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.385542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.385542                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.000054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.000055                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data  9537.230488                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9537.230488                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data  9619.335347                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9619.335347                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 10976.190476                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 10976.190476                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  2157.205240                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2157.205240                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 26416.015625                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26416.015625                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data  9560.841877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9560.841877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data  9586.202218                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9586.202218                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              2434                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    16398443                       # DTB read hits
system.cpu2.dtb.read_misses                        16                       # DTB read misses
system.cpu2.dtb.write_hits                    6599631                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                16398459                       # DTB read accesses
system.cpu2.dtb.write_accesses                6599631                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         22998074                       # DTB hits
system.cpu2.dtb.misses                             16                       # DTB misses
system.cpu2.dtb.accesses                     22998090                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    60657847                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                60657847                       # ITB inst accesses
system.cpu2.itb.hits                         60657847                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     60657847                       # DTB accesses
system.cpu2.numCycles                       307328584                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   54116580                       # Number of instructions committed
system.cpu2.committedOps                     57388967                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             55706212                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    3279099                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1659298                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    55706212                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           86956136                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          45813859                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           221368716                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           21296593                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     22999614                       # number of memory refs
system.cpu2.num_load_insts                   16399167                       # Number of load instructions
system.cpu2.num_store_insts                   6600447                       # Number of store instructions
system.cpu2.num_idle_cycles              62374.830213                       # Number of idle cycles
system.cpu2.num_busy_cycles              307266209.169787                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999797                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000203                       # Percentage of idle cycles
system.cpu2.Branches                          4946200                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 34390453     59.92%     59.92% # Class of executed instruction
system.cpu2.op_class::IntMult                     754      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                20      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu2.op_class::MemRead                16399167     28.57%     88.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                6600447     11.50%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  57390841                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1878                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           60782229                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1878                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         32365.404153                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        121317572                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       121317572                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     60655969                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       60655969                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     60655969                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        60655969                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     60655969                       # number of overall hits
system.cpu2.icache.overall_hits::total       60655969                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1878                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1878                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1878                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1878                       # number of overall misses
system.cpu2.icache.overall_misses::total         1878                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     30243954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30243954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     30243954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30243954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     30243954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30243954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     60657847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     60657847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     60657847                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     60657847                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     60657847                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     60657847                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 16104.341853                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16104.341853                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 16104.341853                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16104.341853                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 16104.341853                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16104.341853                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1878                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1878                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1878                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     26456046                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26456046                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     26456046                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26456046                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     26456046                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26456046                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 14087.351438                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14087.351438                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 14087.351438                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14087.351438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 14087.351438                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14087.351438                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               264                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              550                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          226.920465                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1673235                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              550                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          3042.245455                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   226.920465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.886408                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886408                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         42746868                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        42746868                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     14792388                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14792388                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      6577072                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6577072                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          157                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          157                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data          590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          590                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          519                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          519                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     21369460                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21369460                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     21369617                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21369617                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          974                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          974                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          399                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          399                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           30                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          310                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          310                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          320                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          320                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data         1373                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1373                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data         1403                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1403                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data     10722470                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     10722470                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      4897493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4897493                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      1980998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1980998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      9299499                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9299499                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data     15619963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     15619963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data     15619963                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     15619963                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     14793362                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     14793362                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      6577471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6577471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data          900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          839                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          839                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     21370833                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21370833                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     21371020                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21371020                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.000066                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000061                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.160428                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.160428                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.344444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.344444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.381406                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.381406                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.000064                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.000066                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 11008.696099                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 11008.696099                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 12274.418546                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12274.418546                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  6390.316129                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6390.316129                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 29060.934375                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 29060.934375                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 11376.520757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11376.520757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 11133.259444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11133.259444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          317                       # number of writebacks
system.cpu2.dcache.writebacks::total              317                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          974                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          399                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          399                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           30                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          320                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          320                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data         1373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data         1403                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1403                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data      8749530                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8749530                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      4095507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4095507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       320000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       320000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      1100002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1100002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      8658501                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8658501                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data     12845037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     12845037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data     13165037                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     13165037                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data  67387068042                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total  67387068042                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data    885926000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    885926000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data  68272994042                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  68272994042                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.160428                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.160428                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.314444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.314444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.381406                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.381406                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.000064                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.000066                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data  8983.090349                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8983.090349                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 10264.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10264.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 10666.666667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 10666.666667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  3886.932862                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3886.932862                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 27057.815625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 27057.815625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data  9355.453023                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9355.453023                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data  9383.490378                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9383.490378                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              2400                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16398911                       # DTB read hits
system.cpu3.dtb.read_misses                        15                       # DTB read misses
system.cpu3.dtb.write_hits                    6598657                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16398926                       # DTB read accesses
system.cpu3.dtb.write_accesses                6598657                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         22997568                       # DTB hits
system.cpu3.dtb.misses                             15                       # DTB misses
system.cpu3.dtb.accesses                     22997583                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    60659759                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                60659759                       # ITB inst accesses
system.cpu3.itb.hits                         60659759                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     60659759                       # DTB accesses
system.cpu3.numCycles                       307344799                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   54117414                       # Number of instructions committed
system.cpu3.committedOps                     57388079                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             55706219                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                    3279092                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1658745                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    55706219                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           86953513                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          45814550                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           221367217                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           21297331                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     22999164                       # number of memory refs
system.cpu3.num_load_insts                   16399505                       # Number of load instructions
system.cpu3.num_store_insts                   6599659                       # Number of store instructions
system.cpu3.num_idle_cycles              61389.281271                       # Number of idle cycles
system.cpu3.num_busy_cycles              307283409.718729                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999800                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000200                       # Percentage of idle cycles
system.cpu3.Branches                          4945588                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 34390045     59.92%     59.92% # Class of executed instruction
system.cpu3.op_class::IntMult                     728      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu3.op_class::MemRead                16399505     28.58%     88.50% # Class of executed instruction
system.cpu3.op_class::MemWrite                6599659     11.50%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  57389939                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     106                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             1504                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           60763460                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1504                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         40401.236702                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        121321022                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       121321022                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     60658255                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       60658255                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     60658255                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        60658255                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     60658255                       # number of overall hits
system.cpu3.icache.overall_hits::total       60658255                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         1504                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1504                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         1504                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1504                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         1504                       # number of overall misses
system.cpu3.icache.overall_misses::total         1504                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     24804982                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     24804982                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     24804982                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     24804982                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     24804982                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     24804982                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     60659759                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     60659759                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     60659759                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     60659759                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     60659759                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     60659759                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16492.674202                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16492.674202                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16492.674202                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16492.674202                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16492.674202                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16492.674202                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         1504                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1504                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         1504                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1504                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         1504                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1504                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     21784018                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21784018                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     21784018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21784018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     21784018                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21784018                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14484.054521                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14484.054521                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14484.054521                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14484.054521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14484.054521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14484.054521                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               234                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements              510                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          219.439700                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1679377                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              510                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          3292.896078                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   219.439700                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.857186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.857186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         42745162                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        42745162                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     14792628                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       14792628                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      6576212                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6576212                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          105                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data          551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          551                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          453                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     21368840                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21368840                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     21368945                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21368945                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data          972                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          972                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          385                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          385                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           28                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          289                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          289                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          294                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          294                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data         1357                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1357                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data         1385                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1385                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data     10906480                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     10906480                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data      4879000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4879000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      1724996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1724996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      8142000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8142000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data     15785480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     15785480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data     15785480                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     15785480                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     14793600                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     14793600                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      6576597                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6576597                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     21370197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21370197                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     21370330                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21370330                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.000066                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000059                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.210526                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.210526                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.344048                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.344048                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.393574                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.393574                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.000063                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.000065                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 11220.658436                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11220.658436                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 12672.727273                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12672.727273                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  5968.844291                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5968.844291                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27693.877551                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27693.877551                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 11632.630803                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11632.630803                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 11397.458484                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11397.458484                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          285                       # number of writebacks
system.cpu3.dcache.writebacks::total              285                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data          972                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          972                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          385                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data         1357                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1357                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data         1385                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1385                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data      8944520                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      8944520                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data      4109000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4109000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       314000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       314000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data       888004                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       888004                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      7554000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      7554000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data     13053520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     13053520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data     13367520                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     13367520                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data  67402407549                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total  67402407549                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data    885406000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    885406000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data  68287813549                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  68287813549                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.315476                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.315476                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.393574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.393574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.000063                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.000065                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data  9202.181070                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9202.181070                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 10672.727273                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10672.727273                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 11214.285714                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 11214.285714                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  3350.958491                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3350.958491                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25693.877551                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25693.877551                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data  9619.395726                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9619.395726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data  9651.638989                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9651.638989                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              2262                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    16401243                       # DTB read hits
system.cpu4.dtb.read_misses                        23                       # DTB read misses
system.cpu4.dtb.write_hits                    6600299                       # DTB write hits
system.cpu4.dtb.write_misses                        2                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                16401266                       # DTB read accesses
system.cpu4.dtb.write_accesses                6600301                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         23001542                       # DTB hits
system.cpu4.dtb.misses                             25                       # DTB misses
system.cpu4.dtb.accesses                     23001567                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    60667346                       # ITB inst hits
system.cpu4.itb.inst_misses                         6                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                60667352                       # ITB inst accesses
system.cpu4.itb.hits                         60667346                       # DTB hits
system.cpu4.itb.misses                              6                       # DTB misses
system.cpu4.itb.accesses                     60667352                       # DTB accesses
system.cpu4.numCycles                       307368855                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   54124846                       # Number of instructions committed
system.cpu4.committedOps                     57395969                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             55713905                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                    3279310                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1659218                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    55713905                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           86967736                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          45820446                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           221397942                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           21299293                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     23003108                       # number of memory refs
system.cpu4.num_load_insts                   16401872                       # Number of load instructions
system.cpu4.num_store_insts                   6601236                       # Number of store instructions
system.cpu4.num_idle_cycles              12728.597177                       # Number of idle cycles
system.cpu4.num_busy_cycles              307356126.402823                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999959                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000041                       # Percentage of idle cycles
system.cpu4.Branches                          4946238                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 34393968     59.92%     59.92% # Class of executed instruction
system.cpu4.op_class::IntMult                     729      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu4.op_class::MemRead                16401872     28.58%     88.50% # Class of executed instruction
system.cpu4.op_class::MemWrite                6601236     11.50%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  57397813                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1625                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           60719370                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1625                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         37365.766154                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        121336317                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       121336317                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     60665721                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       60665721                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     60665721                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        60665721                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     60665721                       # number of overall hits
system.cpu4.icache.overall_hits::total       60665721                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1625                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1625                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1625                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1625                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1625                       # number of overall misses
system.cpu4.icache.overall_misses::total         1625                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     26004976                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     26004976                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     26004976                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     26004976                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     26004976                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     26004976                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     60667346                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     60667346                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     60667346                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     60667346                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     60667346                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     60667346                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000027                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000027                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 16003.062154                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16003.062154                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 16003.062154                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16003.062154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 16003.062154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16003.062154                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1625                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1625                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1625                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1625                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1625                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1625                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     22733024                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     22733024                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     22733024                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     22733024                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     22733024                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     22733024                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 13989.553231                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13989.553231                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 13989.553231                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13989.553231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 13989.553231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13989.553231                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               199                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements              634                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          224.632830                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           18115412                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              634                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         28573.205047                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   224.632830                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.877472                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.877472                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         42752878                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        42752878                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     14794824                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14794824                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      6577917                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6577917                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          132                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data          470                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          446                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          446                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     21372741                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21372741                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     21372873                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21372873                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data         1025                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1025                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          365                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          365                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           28                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          268                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          268                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          282                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data         1390                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1390                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data         1418                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1418                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data     12335477                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     12335477                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data      4982999                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4982999                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      1427500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      1427500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      8075000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      8075000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data     17318476                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     17318476                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data     17318476                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     17318476                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     14795849                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14795849                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      6578282                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6578282                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          160                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          160                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data          738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          728                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     21374131                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21374131                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     21374291                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21374291                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.000069                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000055                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000055                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.175000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.175000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.363144                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.363144                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.387363                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.387363                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.000065                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.000066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 12034.611707                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 12034.611707                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 13652.052055                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 13652.052055                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  5326.492537                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5326.492537                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 28634.751773                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 28634.751773                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 12459.335252                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 12459.335252                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 12213.311707                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 12213.311707                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          348                       # number of writebacks
system.cpu4.dcache.writebacks::total              348                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           26                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data         1025                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          365                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          365                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          242                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          282                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          282                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data         1390                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1390                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data         1418                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1418                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data     10265521                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     10265521                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data      4252001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4252001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       396500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       396500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      7511000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      7511000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data     14517522                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     14517522                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data     14914022                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     14914022                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data  67410117074                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total  67410117074                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data    884605000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total    884605000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data  68294722074                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total  68294722074                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.175000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.175000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.327913                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.327913                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.387363                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.387363                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.000065                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.000066                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 10015.142439                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 10015.142439                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 11649.317808                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 11649.317808                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 14160.714286                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 14160.714286                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  2285.123967                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2285.123967                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 26634.751773                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 26634.751773                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 10444.260432                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 10444.260432                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 10517.645980                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 10517.645980                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              2466                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    16400877                       # DTB read hits
system.cpu5.dtb.read_misses                        21                       # DTB read misses
system.cpu5.dtb.write_hits                    6599892                       # DTB write hits
system.cpu5.dtb.write_misses                        1                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                16400898                       # DTB read accesses
system.cpu5.dtb.write_accesses                6599893                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         23000769                       # DTB hits
system.cpu5.dtb.misses                             22                       # DTB misses
system.cpu5.dtb.accesses                     23000791                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    60665494                       # ITB inst hits
system.cpu5.itb.inst_misses                         6                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                60665500                       # ITB inst accesses
system.cpu5.itb.hits                         60665494                       # DTB hits
system.cpu5.itb.misses                              6                       # DTB misses
system.cpu5.itb.accesses                     60665500                       # DTB accesses
system.cpu5.numCycles                       307354358                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   54122260                       # Number of instructions committed
system.cpu5.committedOps                     57392750                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             55711531                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                    3279501                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1658049                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    55711531                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           86962305                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          45819202                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           221386747                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           21297631                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     23002259                       # number of memory refs
system.cpu5.num_load_insts                   16401450                       # Number of load instructions
system.cpu5.num_store_insts                   6600809                       # Number of store instructions
system.cpu5.num_idle_cycles              32712.413487                       # Number of idle cycles
system.cpu5.num_busy_cycles              307321645.586513                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999894                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000106                       # Percentage of idle cycles
system.cpu5.Branches                          4945317                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 34391504     59.92%     59.92% # Class of executed instruction
system.cpu5.op_class::IntMult                     733      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     59.92% # Class of executed instruction
system.cpu5.op_class::MemRead                16401450     28.58%     88.50% # Class of executed instruction
system.cpu5.op_class::MemWrite                6600809     11.50%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  57394498                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1459                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           60669597                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1459                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                41583                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        121332447                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       121332447                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     60664035                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       60664035                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     60664035                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        60664035                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     60664035                       # number of overall hits
system.cpu5.icache.overall_hits::total       60664035                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1459                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1459                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1459                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1459                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1459                       # number of overall misses
system.cpu5.icache.overall_misses::total         1459                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     23986480                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     23986480                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     23986480                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     23986480                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     23986480                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     23986480                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     60665494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     60665494                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     60665494                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     60665494                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     60665494                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     60665494                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000024                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000024                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 16440.356408                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16440.356408                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 16440.356408                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16440.356408                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 16440.356408                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16440.356408                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1459                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1459                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1459                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1459                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1459                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1459                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     21051520                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     21051520                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     21051520                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     21051520                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     21051520                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     21051520                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 14428.732008                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14428.732008                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 14428.732008                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14428.732008                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 14428.732008                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14428.732008                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               223                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements              458                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          241.017012                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              35286                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              458                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            77.043668                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   241.017012                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.941473                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.941473                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         42750961                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        42750961                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     14794543                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14794543                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      6577472                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6577472                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          112                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          112                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          494                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          494                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          466                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          466                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     21372015                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21372015                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     21372127                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21372127                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data          869                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          358                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          358                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           20                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          268                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          268                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          282                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         1227                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1227                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         1247                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1247                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data      9286972                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      9286972                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data      4282997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4282997                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      1305500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      1305500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      7958000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      7958000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     13569969                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     13569969                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     13569969                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     13569969                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     14795412                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14795412                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      6577830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6577830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          132                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          132                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     21373242                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21373242                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     21373374                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21373374                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.000059                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000054                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000054                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.151515                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.151515                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.351706                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.351706                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.377005                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.377005                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.000057                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.000058                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 10686.964327                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 10686.964327                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 11963.678771                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 11963.678771                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  4871.268657                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  4871.268657                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 28219.858156                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 28219.858156                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 11059.469438                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 11059.469438                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 10882.092221                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10882.092221                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu5.dcache.writebacks::total              255                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           16                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data          869                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          358                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          358                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           20                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          252                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          252                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          282                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          282                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         1227                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1227                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         1247                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1247                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data      7529028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      7529028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data      3564003                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      3564003                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       243500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       243500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data       567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      7394000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      7394000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     11093031                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     11093031                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     11336531                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     11336531                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data  67412967553                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total  67412967553                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data    885705000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total    885705000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data  68298672553                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total  68298672553                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.151515                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.151515                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.330709                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.330709                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.377005                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.377005                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.000057                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.000058                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  8664.013809                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8664.013809                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data  9955.315642                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9955.315642                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        12175                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        12175                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data         2250                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2250                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 26219.858156                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 26219.858156                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data  9040.775061                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9040.775061                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data  9091.043304                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  9091.043304                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              2434                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       339994499                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              339993521.200214                       # Number of idle cycles
system.cpu6.num_busy_cycles                977.799786                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          176.129931                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   176.129931                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.688008                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.688008                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        12500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        12500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        12500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        12500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         4000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data  4166.666667                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  4166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data  4166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  4166.666667                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data         6500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total         6500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data         6500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total         6500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  2166.666667                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        6842                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       5207                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    6846                       # DTB read accesses
system.cpu7.dtb.write_accesses                   5207                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            12049                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                        12053                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       31802                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   31802                       # ITB inst accesses
system.cpu7.itb.hits                            31802                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        31802                       # DTB accesses
system.cpu7.numCycles                       307379093                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      31182                       # Number of instructions committed
system.cpu7.committedOps                        36957                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                33275                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1824                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4110                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       33275                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              57563                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             22949                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              134403                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              14458                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        12853                       # number of memory refs
system.cpu7.num_load_insts                       7036                       # Number of load instructions
system.cpu7.num_store_insts                      5817                       # Number of store instructions
system.cpu7.num_idle_cycles              307220606.694815                       # Number of idle cycles
system.cpu7.num_busy_cycles              158486.305185                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000516                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999484                       # Percentage of idle cycles
system.cpu7.Branches                             6041                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    24925     65.82%     65.82% # Class of executed instruction
system.cpu7.op_class::IntMult                      80      0.21%     66.03% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     66.03% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.03%     66.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     66.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     66.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     66.06% # Class of executed instruction
system.cpu7.op_class::MemRead                    7036     18.58%     84.64% # Class of executed instruction
system.cpu7.op_class::MemWrite                   5817     15.36%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     37868                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              570                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              37145                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              570                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            65.166667                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            64174                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           64174                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        31232                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          31232                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        31232                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           31232                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        31232                       # number of overall hits
system.cpu7.icache.overall_hits::total          31232                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          570                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          570                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          570                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           570                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          570                       # number of overall misses
system.cpu7.icache.overall_misses::total          570                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     12307494                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     12307494                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     12307494                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     12307494                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     12307494                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     12307494                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        31802                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        31802                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        31802                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        31802                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        31802                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        31802                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017923                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017923                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017923                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017923                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017923                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017923                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 21592.094737                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 21592.094737                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 21592.094737                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 21592.094737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 21592.094737                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 21592.094737                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          570                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          570                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          570                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     11161506                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     11161506                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     11161506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     11161506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     11161506                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     11161506                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017923                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017923                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017923                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017923                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017923                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017923                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 19581.589474                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 19581.589474                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 19581.589474                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 19581.589474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 19581.589474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 19581.589474                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               131                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              188                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          225.066478                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               6621                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              188                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            35.218085                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   225.066478                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.879166                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.879166                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            24365                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           24365                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         6333                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6333                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         4972                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          4972                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           87                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           87                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          143                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          137                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          137                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        11305                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           11305                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        11392                       # number of overall hits
system.cpu7.dcache.overall_hits::total          11392                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          237                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          237                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           69                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           15                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           25                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          306                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           306                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          321                       # number of overall misses
system.cpu7.dcache.overall_misses::total          321                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      3527498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3527498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2053998                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2053998                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       303000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       500500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       500500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      5581496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      5581496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      5581496                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      5581496                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         6570                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         6570                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         5041                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5041                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        11611                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        11611                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        11713                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        11713                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.036073                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036073                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013688                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013688                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.147059                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.147059                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.128049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.128049                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.154321                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.154321                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.026354                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.026354                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.027405                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027405                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 14883.957806                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14883.957806                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 29768.086957                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 29768.086957                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 14428.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 14428.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        20020                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        20020                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 18240.183007                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 18240.183007                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 17387.838006                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17387.838006                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu7.dcache.writebacks::total              108                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          237                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           69                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           15                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           25                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          306                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          321                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      3051502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      3051502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1914002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1914002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       228000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       228000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       450500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       450500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      4965504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      4965504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      5193504                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      5193504                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       218000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       218000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       371000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       371000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.036073                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036073                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013688                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013688                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.147059                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.036585                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.036585                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.154321                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.154321                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.026354                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.026354                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.027405                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027405                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 12875.535865                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12875.535865                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 27739.159420                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 27739.159420                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        15200                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        15200                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        18020                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        18020                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 16227.137255                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 16227.137255                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 16179.140187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 16179.140187                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                85                       # Number of times sendTimingReq failed
sim_ticks.pim 153689508500 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -69945724.800000
system.mem_ctrls.total_actEnergy                       70076966.400000
system.pim_vault_ctrls.total_actEnergy                       -3257788464.000000
system.pim_vault_ctrls.total_actEnergy                       3925139904.000000
system.mem_ctrls.total_preEnergy                       -47185608.000000
system.mem_ctrls.total_preEnergy                       47274144.000000
system.pim_vault_ctrls.total_preEnergy                       -2197714440.000000
system.pim_vault_ctrls.total_preEnergy                       2647911840.000000
system.mem_ctrls.total_readEnergy                       -272705472.000000
system.mem_ctrls.total_readEnergy                       272921126.400000
system.pim_vault_ctrls.total_readEnergy                       -7316026099.199999
system.pim_vault_ctrls.total_readEnergy                       8965437811.199999
system.mem_ctrls.total_writeEnergy                       -119721369.600000
system.mem_ctrls.total_writeEnergy                       120129454.080000
system.pim_vault_ctrls.total_writeEnergy                       -332850539.520000
system.pim_vault_ctrls.total_writeEnergy                       334363438.080000
system.mem_ctrls.total_refreshEnergy                       -430994551480.320251
system.mem_ctrls.total_refreshEnergy                       472908137594.879761
system.pim_vault_ctrls.total_refreshEnergy                       -430994551480.320251
system.pim_vault_ctrls.total_refreshEnergy                       472908137594.879761
system.mem_ctrls.total_actBackEnergy                       -127000703275.199966
system.mem_ctrls.total_actBackEnergy                       139174852924.800018
system.pim_vault_ctrls.total_actBackEnergy                       -429726885119.999329
system.pim_vault_ctrls.total_actBackEnergy                       504653883874.559631
system.mem_ctrls.total_preBackEnergy                       -5957174293008.000000
system.mem_ctrls.total_preBackEnergy                       6536655518880.000000
system.pim_vault_ctrls.total_preBackEnergy                       -5691625010688.000977
system.pim_vault_ctrls.total_preBackEnergy                       6216059871168.000000
total_sim_seconds                       0.15369
system.cpu.totalNumCycles                       2491400654.000000
system.pim.totalNumCycles                       307379017.000000
system.cpu.totalIdleCycles                       647525835.475385
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       334275515.000000
system.pim.int_instructions                       39673666.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       29677928.000000
system.pim.branch_instructions                       4461572.000000
system.cpu.load_instructions                       98407318.000000
system.pim.load_instructions                       21971384.000000
system.cpu.store_instructions                       39605658.000000
system.pim.store_instructions                       4397937.000000
system.cpu.committed_instructions                       324737852.000000
system.pim.committed_instructions                       44132950.000000
system.cpu.int_regfile_reads                       521792617.000000
system.pim.int_regfile_reads                       77263635.000000
system.cpu.int_regfile_writes                       274916441.000000
system.pim.int_regfile_writes                       31629513.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       19676142.000000
system.pim.function_calls                       1144.000000
system.cpu.ialu_accesses                       334275515.000000
system.pim.ialu_accesses                       39673666.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       363991269.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       12.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       363991257.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       10301.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       88771221.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       39467652.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       138003410.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       104.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       5721.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       2295.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       39040137
system.mem_ctrls.total_reads                       55.000000
system.pim_vault_ctrls.total_reads                       3306175.000000
system.mem_ctrls.total_writes                       118.000000
system.pim_vault_ctrls.total_writes                       6205.000000
system.mem_ctrls.activations                       218.000000
system.pim_vault_ctrls.activations                       1103425.000000
system.mem_ctrls.total_readRowHits                       385.000000
system.pim_vault_ctrls.total_readRowHits                       2203777.000000
system.mem_ctrls.total_writeRowHits                       821.000000
system.pim_vault_ctrls.total_writeRowHits                       556.000000
system.smcxbar.reads_from_pim                       9626016.000000
                       0.000000
system.smcxbar.writes_to_pim                       127672.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       19507310.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
