/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [10:0] celloutsig_0_40z;
  wire [19:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  reg [6:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [10:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [13:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [3:0] celloutsig_0_73z;
  wire [2:0] celloutsig_0_74z;
  wire [9:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_84z;
  wire [12:0] celloutsig_0_85z;
  wire celloutsig_0_89z;
  reg [11:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [11:0] celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_8z[2] ? celloutsig_0_21z : in_data[47];
  assign celloutsig_0_48z = celloutsig_0_20z ? celloutsig_0_33z[0] : celloutsig_0_4z;
  assign celloutsig_0_53z = celloutsig_0_50z[5] ? celloutsig_0_8z[3] : celloutsig_0_8z[8];
  assign celloutsig_0_63z = celloutsig_0_7z[0] ? celloutsig_0_17z : celloutsig_0_56z[1];
  assign celloutsig_0_66z = celloutsig_0_27z[1] ? celloutsig_0_33z[3] : celloutsig_0_5z;
  assign celloutsig_0_72z = celloutsig_0_39z[8] ? celloutsig_0_50z[0] : celloutsig_0_33z[5];
  assign celloutsig_1_1z = in_data[128] ? celloutsig_1_0z[5] : in_data[116];
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_1z : in_data[184];
  assign celloutsig_1_10z = celloutsig_1_1z ? celloutsig_1_7z : celloutsig_1_0z[4];
  assign celloutsig_0_16z = celloutsig_0_14z[2] ? celloutsig_0_5z : celloutsig_0_1z[16];
  assign celloutsig_0_17z = in_data[38] ? celloutsig_0_4z : celloutsig_0_15z[3];
  assign celloutsig_1_7z = ~(celloutsig_1_5z[3] | celloutsig_1_1z);
  assign celloutsig_0_20z = ~(celloutsig_0_0z | celloutsig_0_17z);
  assign celloutsig_0_36z = ~celloutsig_0_8z[2];
  assign celloutsig_0_4z = ~in_data[38];
  assign celloutsig_0_46z = ~celloutsig_0_30z[6];
  assign celloutsig_0_29z = ~celloutsig_0_23z[3];
  assign celloutsig_0_32z = ~celloutsig_0_6z;
  assign celloutsig_0_43z = ~((celloutsig_0_21z | celloutsig_0_36z) & in_data[33]);
  assign celloutsig_0_18z = ~((celloutsig_0_11z[11] | celloutsig_0_5z) & celloutsig_0_2z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_5z) & celloutsig_0_8z[8]);
  assign celloutsig_0_42z = celloutsig_0_31z[2] ^ celloutsig_0_17z;
  assign celloutsig_1_2z = celloutsig_1_0z[1] ^ celloutsig_1_0z[2];
  assign celloutsig_1_9z = celloutsig_1_4z[2] ^ celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_9z ^ celloutsig_1_1z;
  assign celloutsig_0_25z = in_data[31] ^ celloutsig_0_1z[0];
  assign celloutsig_0_35z = { in_data[17:14], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_30z } / { 1'h1, celloutsig_0_33z[4:3], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_2z = in_data[16:9] / { 1'h1, celloutsig_0_1z[13:7] };
  assign celloutsig_0_31z = { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z } / { 1'h1, celloutsig_0_7z[7:6] };
  assign celloutsig_0_3z = celloutsig_0_1z[22:6] === in_data[28:12];
  assign celloutsig_0_6z = { in_data[73:69], celloutsig_0_3z } === { celloutsig_0_1z[15:13], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } === { in_data[150:146], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_12z[4:2], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z } === { in_data[143:140], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_5z[5:3] === { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_26z = { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_17z } === { celloutsig_0_14z[6:4], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_21z = { celloutsig_0_11z[11:7], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_15z } >= { in_data[91:89], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_2z[6:1], celloutsig_0_3z } <= celloutsig_0_11z[8:2];
  assign celloutsig_0_0z = in_data[18:15] && in_data[56:53];
  assign celloutsig_0_38z = { celloutsig_0_35z[12:6], celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_26z } && { celloutsig_0_30z[6:4], celloutsig_0_9z };
  assign celloutsig_0_71z = { celloutsig_0_65z[13:5], celloutsig_0_7z } && { celloutsig_0_1z[19:2], celloutsig_0_46z };
  assign celloutsig_0_57z = celloutsig_0_7z[9:6] < celloutsig_0_35z[9:6];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[17:9] };
  assign celloutsig_0_9z = { celloutsig_0_2z[5:4], celloutsig_0_7z } % { 1'h1, celloutsig_0_1z[16:6] };
  assign celloutsig_0_22z = { celloutsig_0_14z[3:2], celloutsig_0_15z, celloutsig_0_16z } % { 1'h1, in_data[37:31] };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z } % { 1'h1, celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_58z = celloutsig_0_9z[11:1] % { 1'h1, celloutsig_0_34z[0], celloutsig_0_14z, celloutsig_0_53z };
  assign celloutsig_0_73z = { celloutsig_0_15z[4:3], celloutsig_0_24z, celloutsig_0_18z } % { 1'h1, celloutsig_0_22z[4:2] };
  assign celloutsig_0_74z = { celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_71z } % { 1'h1, celloutsig_0_44z[2:1] };
  assign celloutsig_0_85z = { celloutsig_0_84z[11:1], celloutsig_0_36z, celloutsig_0_21z } % { 1'h1, celloutsig_0_74z, celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_42z };
  assign celloutsig_0_11z = { celloutsig_0_7z[4:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[22:6] };
  assign celloutsig_0_13z = { celloutsig_0_11z[9:4], celloutsig_0_2z } % { 1'h1, in_data[69:61], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_8z[10:3] % { 1'h1, celloutsig_0_13z[9:3] };
  assign celloutsig_0_30z = { celloutsig_0_8z[7:3], celloutsig_0_18z, celloutsig_0_25z } % { 1'h1, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_55z = celloutsig_0_49z[4:0] != { celloutsig_0_34z[2:1], celloutsig_0_27z };
  assign celloutsig_0_62z = { celloutsig_0_50z[2:0], celloutsig_0_23z } != { celloutsig_0_41z[9:5], celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_48z };
  assign celloutsig_0_89z = { celloutsig_0_7z, celloutsig_0_6z } != { celloutsig_0_8z[11:3], celloutsig_0_18z, celloutsig_0_43z };
  assign celloutsig_0_90z = { celloutsig_0_30z[6:3], celloutsig_0_62z } != { celloutsig_0_85z[12:10], celloutsig_0_72z, celloutsig_0_66z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } != { in_data[179:169], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_11z[10:6], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z } != { celloutsig_0_14z[3:0], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_5z } | { celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_5z = ^ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_19z } >> { celloutsig_0_13z[11:1], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_15z[2:0], celloutsig_0_26z } >> { celloutsig_0_8z[6:5], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_65z = { celloutsig_0_58z[3:1], celloutsig_0_7z, celloutsig_0_46z } >> { celloutsig_0_30z[1], celloutsig_0_60z, celloutsig_0_33z };
  assign celloutsig_0_84z = { celloutsig_0_40z[9:4], celloutsig_0_22z } >> { celloutsig_0_57z, celloutsig_0_15z, celloutsig_0_55z, celloutsig_0_26z, celloutsig_0_72z, celloutsig_0_63z, celloutsig_0_73z };
  assign celloutsig_0_33z = { celloutsig_0_14z[7:4], celloutsig_0_29z, celloutsig_0_6z } << in_data[76:71];
  assign celloutsig_0_34z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_19z } << { in_data[67:66], celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_8z[10:6], celloutsig_0_37z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_30z[5:0], celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_49z = { celloutsig_0_30z[4:0], celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_26z } << { celloutsig_0_8z[8:0], celloutsig_0_20z };
  assign celloutsig_0_50z = { celloutsig_0_30z[6:3], celloutsig_0_0z, celloutsig_0_16z } << celloutsig_0_1z[8:3];
  assign celloutsig_0_60z = { celloutsig_0_2z[7:2], celloutsig_0_37z } << { celloutsig_0_38z, celloutsig_0_50z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } << celloutsig_1_0z[3:0];
  assign celloutsig_0_1z = { in_data[79:57], celloutsig_0_0z, celloutsig_0_0z } << { in_data[27:4], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_14z[5:1] << celloutsig_0_7z[4:0];
  assign celloutsig_0_23z = { celloutsig_0_1z[16:8], celloutsig_0_20z } << celloutsig_0_7z;
  always_latch
    if (clkin_data[96]) celloutsig_0_40z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_40z = { celloutsig_0_34z[1:0], celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_24z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_56z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_56z = { celloutsig_0_14z[1], celloutsig_0_55z, celloutsig_0_42z, celloutsig_0_29z, celloutsig_0_46z, celloutsig_0_43z, celloutsig_0_43z };
  always_latch
    if (clkin_data[96]) celloutsig_0_8z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_2z[6:0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (clkin_data[160]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[118:112];
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_0z[5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_10z = celloutsig_0_7z[9:7];
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_12z[6], celloutsig_1_14z, celloutsig_1_8z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
