Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/pipeline_18.v" into library work
Parsing module <pipeline_18>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/shifter_8.v" into library work
Parsing module <shifter_8>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/seven_seg_16.v" into library work
Parsing module <seven_seg_16>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/edge_detector_10.v" into library work
Parsing module <edge_detector_10>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/decoder_17.v" into library work
Parsing module <decoder_17>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/counter_15.v" into library work
Parsing module <counter_15>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/comparer_6.v" into library work
Parsing module <comparer_6>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/button_conditioner_9.v" into library work
Parsing module <button_conditioner_9>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/boolean_7.v" into library work
Parsing module <boolean_7>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/adder_5.v" into library work
Parsing module <adder_5>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/multi_seven_seg_4.v" into library work
Parsing module <multi_seven_seg_4>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/button_3.v" into library work
Parsing module <button_3>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_5>.
WARNING:HDLCompiler:413 - "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/adder_5.v" Line 39: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <comparer_6>.

Elaborating module <boolean_7>.

Elaborating module <shifter_8>.

Elaborating module <reset_conditioner_2>.

Elaborating module <button_3>.

Elaborating module <button_conditioner_9>.

Elaborating module <pipeline_18>.

Elaborating module <edge_detector_10>.

Elaborating module <multi_seven_seg_4>.

Elaborating module <counter_15>.

Elaborating module <seven_seg_16>.

Elaborating module <decoder_17>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <M_score0_q>.
    Found 4-bit register for signal <M_score1_q>.
    Found 8-bit register for signal <M_shift_q>.
    Found 8-bit register for signal <led>.
    Found 4-bit register for signal <M_state_q>.
    Found 30-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 37                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <M_counter_q[29]_GND_1_o_add_135_OUT> created at line 297.
    Found 4-bit adder for signal <M_score1_q[3]_GND_1_o_add_141_OUT> created at line 309.
    Found 4-bit adder for signal <M_score0_q[3]_GND_1_o_add_142_OUT> created at line 312.
    Found 59-bit shifter logical right for signal <n0152> created at line 257
    Found 4x14-bit Read Only RAM for signal <_n0387>
    Found 1-bit tristate buffer for signal <spi_miso> created at line 86
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 86
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 86
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 86
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 86
    Found 1-bit tristate buffer for signal <avr_rx> created at line 86
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/alu_1.v".
    Found 8-bit 4-to-1 multiplexer for signal <out> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_5>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/adder_5.v".
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_4_OUT> created at line 36.
    Found 8-bit adder for signal <a[7]_b[7]_add_0_OUT> created at line 27.
    Found 8x8-bit multiplier for signal <n0022> created at line 33.
    Found 8-bit 4-to-1 multiplexer for signal <sum> created at line 25.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_5> synthesized.

Synthesizing Unit <comparer_6>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/comparer_6.v".
    Found 8-bit 4-to-1 multiplexer for signal <cmp> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comparer_6> synthesized.

Synthesizing Unit <boolean_7>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/boolean_7.v".
    Found 8-bit 7-to-1 multiplexer for signal <_n0041> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
Unit <boolean_7> synthesized.

Synthesizing Unit <shifter_8>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/shifter_8.v".
WARNING:Xst:647 - Input <b<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_0_OUT> created at line 21
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_1_OUT> created at line 24
    Found 8-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 27
    Found 8-bit 4-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_8> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <button_3>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/button_3.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <button_3> synthesized.

Synthesizing Unit <button_conditioner_9>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/button_conditioner_9.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_10_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_9> synthesized.

Synthesizing Unit <pipeline_18>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/pipeline_18.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_18> synthesized.

Synthesizing Unit <edge_detector_10>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/edge_detector_10.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_10> synthesized.

Synthesizing Unit <multi_seven_seg_4>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/multi_seven_seg_4.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_13_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_4> synthesized.

Synthesizing Unit <counter_15>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/counter_15.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_15> synthesized.

Synthesizing Unit <seven_seg_16>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/seven_seg_16.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_16> synthesized.

Synthesizing Unit <decoder_17>.
    Related source file is "E:/mojo/External IO/work/planAhead/External IO/External IO.srcs/sources_1/imports/verilog/decoder_17.v".
    Summary:
	no macro.
Unit <decoder_17> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x14-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 18-bit adder                                          : 1
 20-bit adder                                          : 3
 30-bit adder                                          : 1
 4-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 16
 1-bit register                                        : 3
 18-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 3
 30-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 2
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 7
 18-bit 2-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 5
 31-bit shifter logical right                          : 1
 59-bit shifter logical right                          : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 2-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_9>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_9> synthesized (advanced).

Synthesizing (advanced) Unit <counter_15>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_15> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0387> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 14-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_buttons_button_pressed<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x14-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 30-bit adder                                          : 1
 4-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 20-bit up counter                                     : 3
# Registers                                            : 67
 Flip-Flops                                            : 67
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 7
 30-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 5
 31-bit shifter logical right                          : 1
 59-bit shifter logical right                          : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 2-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0101  | 0101
 0001  | 0001
 0111  | 0111
 0010  | 0010
 0011  | 0011
 1000  | 1000
 0100  | 0100
 0110  | 0110
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <adder_5> ...
WARNING:Xst:1293 - FF/Latch <M_shift_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_shift_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
WARNING:Xst:2677 - Node <alu/add/Mmult_n0022> of sequential type is unconnected in block <mojo_top_0>.
FlipFlop M_state_q_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <buttons/buttonR_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttons/buttonY_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttons/buttonB_cond/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 136
 Flip-Flops                                            : 136
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 636
#      GND                         : 10
#      INV                         : 12
#      LUT1                        : 103
#      LUT2                        : 14
#      LUT3                        : 7
#      LUT4                        : 26
#      LUT5                        : 72
#      LUT6                        : 117
#      MUXCY                       : 117
#      MUXF7                       : 25
#      VCC                         : 9
#      XORCY                       : 124
# FlipFlops/Latches                : 139
#      FD                          : 3
#      FDE                         : 3
#      FDR                         : 31
#      FDRE                        : 98
#      FDS                         : 4
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 4
#      OBUF                        : 26
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  11440     1%  
 Number of Slice LUTs:                  354  out of   5720     6%  
    Number used as Logic:               351  out of   5720     6%  
    Number used as Memory:                3  out of   1440     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    421
   Number with an unused Flip Flop:     282  out of    421    66%  
   Number with an unused LUT:            67  out of    421    15%  
   Number of fully used LUT-FF pairs:    72  out of    421    17%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  37  out of    102    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 142   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.806ns (Maximum Frequency: 101.978MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 14.514ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.806ns (frequency: 101.978MHz)
  Total number of paths / destination ports: 232582 / 365
-------------------------------------------------------------------------
Delay:               9.806ns (Levels of Logic = 16)
  Source:            buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:       M_state_q_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: buttons/buttonR_cond/M_ctr_q_3 to M_state_q_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            4   0.254   1.032  out1 (buttons/buttonR_cond/out)
     LUT5:I2->O            4   0.235   1.032  out4_1 (out4)
     end scope: 'buttons/buttonR_cond:out4'
     end scope: 'buttons:buttons/buttonR_cond/out4'
     LUT6:I3->O            3   0.235   0.994  Mmux_M_alu_a2_SW0 (N8)
     begin scope: 'alu:N8'
     begin scope: 'alu/add:N8'
     LUT6:I3->O            1   0.235   0.000  Msub_a[7]_b[7]_sub_4_OUT_lut<0> (Msub_a[7]_b[7]_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<0> (Msub_a[7]_b[7]_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<1> (Msub_a[7]_b[7]_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<2> (Msub_a[7]_b[7]_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<3> (Msub_a[7]_b[7]_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<4> (Msub_a[7]_b[7]_sub_4_OUT_cy<4>)
     XORCY:CI->O           1   0.206   0.790  Msub_a[7]_b[7]_sub_4_OUT_xor<5> (a[7]_b[7]_sub_4_OUT<5>)
     LUT6:I4->O           11   0.250   1.147  Mmux_sum61 (s<5>)
     LUT6:I4->O            4   0.250   0.804  z_SW0 (N14)
     end scope: 'alu/add:N14'
     end scope: 'alu:N14'
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd3-In4 (M_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_state_q_FSM_FFd3
    ----------------------------------------
    Total                      9.806ns (2.826ns logic, 6.980ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33802 / 22
-------------------------------------------------------------------------
Offset:              14.514ns (Levels of Logic = 18)
  Source:            buttons/buttonR_cond/M_ctr_q_3 (FF)
  Destination:       bled (PAD)
  Source Clock:      clk rising

  Data Path: buttons/buttonR_cond/M_ctr_q_3 to bled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            4   0.254   1.032  out1 (buttons/buttonR_cond/out)
     LUT5:I2->O            4   0.235   1.032  out4_1 (out4)
     end scope: 'buttons/buttonR_cond:out4'
     end scope: 'buttons:buttons/buttonR_cond/out4'
     LUT6:I3->O            3   0.235   0.994  Mmux_M_alu_a2_SW0 (N8)
     begin scope: 'alu:N8'
     begin scope: 'alu/add:N8'
     LUT6:I3->O            1   0.235   0.000  Msub_a[7]_b[7]_sub_4_OUT_lut<0> (Msub_a[7]_b[7]_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<0> (Msub_a[7]_b[7]_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<1> (Msub_a[7]_b[7]_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<2> (Msub_a[7]_b[7]_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<3> (Msub_a[7]_b[7]_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[7]_b[7]_sub_4_OUT_cy<4> (Msub_a[7]_b[7]_sub_4_OUT_cy<4>)
     XORCY:CI->O           1   0.206   0.790  Msub_a[7]_b[7]_sub_4_OUT_xor<5> (a[7]_b[7]_sub_4_OUT<5>)
     LUT6:I4->O           11   0.250   1.147  Mmux_sum61 (s<5>)
     LUT6:I4->O            4   0.250   0.804  z_SW0 (N14)
     LUT6:I5->O            2   0.254   0.954  z (z)
     end scope: 'alu/add:z'
     end scope: 'alu:M_add_z'
     LUT6:I3->O            1   0.235   0.681  Mmux_bled1 (bled_OBUF)
     OBUF:I->O                 2.912          bled_OBUF (bled)
    ----------------------------------------
    Total                     14.514ns (5.899ns logic, 8.615ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.806|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.92 secs
 
--> 

Total memory usage is 251972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    3 (   0 filtered)

