// Seed: 1453149820
module module_0 (
    input wire id_0,
    input wand id_1
    , id_3
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  uwire id_2,
    output logic id_3,
    input  uwire id_4
);
  logic id_6;
  always @(-1'd0) begin : LABEL_0
    id_1 = id_6;
    id_1 <= -1;
  end
  assign id_6 = 1;
  for (id_7 = id_7; 1; id_6++) begin : LABEL_1
    always @(posedge -1 or posedge 1)
      if (-1) begin : LABEL_2
        deassign id_1.id_4;
      end else if (1 + 1) begin : LABEL_3
        id_3 = 1'b0;
      end
  end
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
