

================================================================
== Vitis HLS Report for 'pingpong_game'
================================================================
* Date:           Fri Sep 13 03:36:26 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_pingpong
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.758 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |        ?|        ?|         5|          2|          1|   inf|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1078|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    164|    -|
|Register         |        -|   -|    374|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    374|   1242|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_241_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln21_fu_195_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln22_1_fu_247_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln22_fu_201_p2                |         +|   0|  0|  38|          31|          31|
    |add_ln36_fu_356_p2                |         +|   0|  0|  13|           5|           3|
    |add_ln38_fu_402_p2                |         +|   0|  0|  13|           5|           3|
    |add_ln49_fu_528_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln62_fu_446_p2                |         +|   0|  0|  14|           7|           7|
    |state_ball_x_4_fu_316_p2          |         +|   0|  0|  39|          32|          32|
    |state_ball_y_4_fu_322_p2          |         +|   0|  0|  39|          32|          32|
    |state_score2_1_fu_455_p2          |         +|   0|  0|  39|          32|           1|
    |sub_ln32_fu_502_p2                |         -|   0|  0|  39|           1|          32|
    |and_ln36_1_fu_378_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_372_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln38_1_fu_424_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_418_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_159                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_273_p2             |      icmp|   0|  0|  38|          31|           5|
    |icmp_ln23_fu_227_p2               |      icmp|   0|  0|  38|          31|           5|
    |icmp_ln31_1_fu_491_p2             |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln31_fu_486_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln36_1_fu_344_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln36_2_fu_366_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln36_fu_338_p2               |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln38_1_fu_390_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln38_2_fu_412_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln38_fu_384_p2               |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln48_fu_523_p2               |      icmp|   0|  0|  39|          32|           7|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_496_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln22_1_fu_261_p3           |    select|   0|  0|  31|           1|           1|
    |select_ln22_fu_215_p3             |    select|   0|  0|  31|           1|           1|
    |state_ball_dx_4_fu_430_p3         |    select|   0|  0|  32|           1|           2|
    |state_ball_dx_5_fu_542_p3         |    select|   0|  0|  32|           1|           2|
    |state_ball_dy_3_fu_507_p3         |    select|   0|  0|  32|           1|          32|
    |state_ball_x_5_fu_557_p3          |    select|   0|  0|   7|           1|           6|
    |state_ball_y_5_fu_550_p3          |    select|   0|  0|  32|           1|           4|
    |state_paddle1_y_3_fu_292_p3       |    select|   0|  0|   5|           1|           5|
    |state_paddle2_y_3_fu_302_p3       |    select|   0|  0|   5|           1|           5|
    |state_score1_1_fu_534_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_fu_350_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_396_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1078|         643|         501|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_sig_allocacmp_state_ball_dx_load  |  13|          3|   32|         96|
    |grp_load_fu_127_p1                   |  13|          3|   32|         96|
    |input1_TDATA_blk_n                   |   9|          2|    1|          2|
    |input2_TDATA_blk_n                   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n                 |   9|          2|    1|          2|
    |state_ball_dx_fu_92                  |  13|          3|   32|         96|
    |state_ball_dy_fu_96                  |   9|          2|   32|         64|
    |state_ball_x_fu_84                   |   9|          2|    7|         14|
    |state_ball_y_fu_88                   |   9|          2|   32|         64|
    |state_paddle1_y_fu_76                |   9|          2|    5|         10|
    |state_paddle2_y_fu_80                |   9|          2|    5|         10|
    |state_score1_fu_100                  |   9|          2|   32|         64|
    |state_score2_fu_104                  |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 164|         37|  247|        592|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln62_reg_754           |   7|   0|    7|          0|
    |and_ln36_1_reg_741         |   1|   0|    1|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |icmp_ln23_1_reg_708        |   1|   0|    1|          0|
    |icmp_ln23_reg_698          |   1|   0|    1|          0|
    |state_ball_dx_4_reg_745    |  32|   0|   32|          0|
    |state_ball_dx_fu_92        |  32|   0|   32|          0|
    |state_ball_dy_2_reg_713    |  32|   0|   32|          0|
    |state_ball_dy_3_reg_759    |  32|   0|   32|          0|
    |state_ball_dy_fu_96        |  32|   0|   32|          0|
    |state_ball_x_4_reg_729     |  32|   0|   32|          0|
    |state_ball_x_fu_84         |   7|   0|    7|          0|
    |state_ball_y_4_reg_734     |  32|   0|   32|          0|
    |state_ball_y_fu_88         |  32|   0|   32|          0|
    |state_paddle1_y_fu_76      |   5|   0|    5|          0|
    |state_paddle2_y_3_reg_724  |   5|   0|    5|          0|
    |state_paddle2_y_fu_80      |   5|   0|    5|          0|
    |state_score1_fu_100        |  32|   0|   32|          0|
    |state_score2_fu_104        |  32|   0|   32|          0|
    |tmp_3_reg_750              |   1|   0|    1|          0|
    |trunc_ln23_1_reg_703       |   5|   0|    5|          0|
    |trunc_ln23_reg_693         |   5|   0|    5|          0|
    |zext_ln62_reg_719          |   5|   0|   32|         27|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 374|   0|  401|         27|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-----------------+-----+-----+--------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  pingpong_game|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  pingpong_game|  return value|
|input1_TDATA     |   in|   32|          axis|         input1|       pointer|
|input1_TVALID    |   in|    1|          axis|         input1|       pointer|
|input1_TREADY    |  out|    1|          axis|         input1|       pointer|
|input2_TDATA     |   in|   32|          axis|         input2|       pointer|
|input2_TVALID    |   in|    1|          axis|         input2|       pointer|
|input2_TREADY    |  out|    1|          axis|         input2|       pointer|
|output_r_TDATA   |  out|  256|          axis|       output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|       output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|       output_r|       pointer|
+-----------------+-----+-----+--------------+---------------+--------------+

