{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@91:101@HdlIdDef", "wire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_reset = 1'b1;\nwire up_resetn = ~up_reset;\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@96:106", "wire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_reset = 1'b1;\nwire up_resetn = ~up_reset;\n\nreg  [31:0]  up_rdata = 'd0;\nreg          up_wack = 1'b0;\nreg          up_rack = 1'b0;\nwire         up_wreq;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@93:103", "wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_reset = 1'b1;\nwire up_resetn = ~up_reset;\n\nreg  [31:0]  up_rdata = 'd0;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@88:98", "\nwire [7:0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@92:102", "\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_reset = 1'b1;\nwire up_resetn = ~up_reset;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@89:99", "wire [7:0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@95:105", "\nwire [7:0] sdi_fifo_out_data;\nwire sdi_fifo_out_ready;\nwire sdi_fifo_out_valid;\n\nreg up_reset = 1'b1;\nwire up_resetn = ~up_reset;\n\nreg  [31:0]  up_rdata = 'd0;\nreg          up_wack = 1'b0;\nreg          up_rack = 1'b0;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@86:96", "wire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\nwire [7:0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n\nwire [7:0] sdi_fifo_out_data;\n"]], "Diff Content": {"Delete": [[96, "wire [7:0] sdi_fifo_out_data;\n"]], "Add": [[96, "wire [31:0] sdi_fifo_out_data;\n"]]}}