do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:42 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module countDown0
# -- Compiling module countDown1
# -- Compiling module countDown2
# -- Compiling module countDown3
# -- Compiling module count
# -- Compiling module mux
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Part2
# End time: 17:09:42 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 17:09:42 on Feb 14,2018
# Loading work.Part2
# Loading work.mux
# Loading work.countDown0
# Loading work.countDown1
# Loading work.countDown2
# Loading work.countDown3
# Loading work.count
# Loading work.hex_decoder
# ** Warning: (vsim-3015) Part2.v(18): [PCDPC] - Port size (29) does not match connection size (1) for port 'total'. The port definition is at: Part2.v(51).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/cd0 File: Part2.v
# ** Warning: (vsim-3015) Part2.v(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part2.v(161).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/p File: Part2.v
# ** Warning: (vsim-3015) Part2.v(176): [PCDPC] - Port size (4) does not match connection size (8) for port 'hex_digit'. The port definition is at: Part2.v(198).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/p/ok File: Part2.v
pwd
# /h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2
pwd
# /h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 5/Part2
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:26 on Feb 14,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module countDown0
# -- Compiling module countDown1
# -- Compiling module countDown2
# -- Compiling module countDown3
# -- Compiling module count
# -- Compiling module mux
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Part2
# End time: 17:14:27 on Feb 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:14:27 on Feb 14,2018, Elapsed time: 0:04:45
# Errors: 0, Warnings: 3
# vsim Part2 
# Start time: 17:14:28 on Feb 14,2018
# Loading work.Part2
# Loading work.mux
# Loading work.countDown0
# Loading work.countDown1
# Loading work.countDown2
# Loading work.countDown3
# Loading work.count
# Loading work.hex_decoder
# ** Warning: (vsim-3015) Part2.v(18): [PCDPC] - Port size (29) does not match connection size (1) for port 'total'. The port definition is at: Part2.v(51).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/cd0 File: Part2.v
# ** Warning: (vsim-3015) Part2.v(39): [PCDPC] - Port size (8) does not match connection size (1) for port 'out'. The port definition is at: Part2.v(159).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/p File: Part2.v
# ** Warning: (vsim-3015) Part2.v(174): [PCDPC] - Port size (4) does not match connection size (8) for port 'hex_digit'. The port definition is at: Part2.v(196).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/p/ok File: Part2.v
# End time: 17:16:13 on Feb 14,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 3
