LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY modulo_1000 is
	PORT( CLK   : IN STD_LOGIC;
			R,Q,P : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END modulo_1000;

ARCHITECTURE Behavioral of modulo_1000 is
SIGNAL X,Y: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL Z: STD_LOGIC_VECTOR(3 DOWNTO 0);

COMPONENT modulo_10 IS
	PORT( CLK: IN STD_LOGIC;
			P  : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
			);
END COMPONENT;

BEGIN

ELEMENT1: modulo_10 PORT MAP(CLK,X);
ELEMENT2: modulo_10 PORT MAP(X(3),Y);
ELEMENT3: modulo_10 PORT MAP(Y(3),Z);

	P <= X;
	Q <= Y;
	R <= Z;
END Behavioral;